
EugenioProyect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011630  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b04  080117c8  080117c8  000217c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080132cc  080132cc  000300fc  2**0
                  CONTENTS
  4 .ARM          00000008  080132cc  080132cc  000232cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080132d4  080132d4  000300fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080132d4  080132d4  000232d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080132d8  080132d8  000232d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  080132dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a18  200000fc  080133d8  000300fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b14  080133d8  00032b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003012c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023ca9  00000000  00000000  0003016f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000066ca  00000000  00000000  00053e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c0  00000000  00000000  0005a4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000138a  00000000  00000000  0005bea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e3bf  00000000  00000000  0005d232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b8c5  00000000  00000000  0007b5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092768  00000000  00000000  000a6eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000069ac  00000000  00000000  00139620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0013ffcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200000fc 	.word	0x200000fc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080117b0 	.word	0x080117b0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000100 	.word	0x20000100
 80001d4:	080117b0 	.word	0x080117b0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 80004d4:	b590      	push	{r4, r7, lr}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	4603      	mov	r3, r0
 80004dc:	603a      	str	r2, [r7, #0]
 80004de:	80fb      	strh	r3, [r7, #6]
 80004e0:	460b      	mov	r3, r1
 80004e2:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 80004e4:	2300      	movs	r3, #0
 80004e6:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 80004e8:	2200      	movs	r2, #0
 80004ea:	6839      	ldr	r1, [r7, #0]
 80004ec:	481c      	ldr	r0, [pc, #112]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004ee:	f000 f8f9 	bl	80006e4 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80004f2:	4b1b      	ldr	r3, [pc, #108]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004f4:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <AUDIO_OUT_Init+0x90>)
 80004f6:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80004f8:	4819      	ldr	r0, [pc, #100]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 80004fa:	f006 ff89 	bl	8007410 <HAL_I2S_GetState>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d103      	bne.n	800050c <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8000504:	2100      	movs	r1, #0
 8000506:	4816      	ldr	r0, [pc, #88]	; (8000560 <AUDIO_OUT_Init+0x8c>)
 8000508:	f000 f94a 	bl	80007a0 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 800050c:	6838      	ldr	r0, [r7, #0]
 800050e:	f000 fa0f 	bl	8000930 <I2S3_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8000518:	2301      	movs	r3, #1
 800051a:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 800051c:	7bfb      	ldrb	r3, [r7, #15]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d10e      	bne.n	8000540 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8000522:	4b11      	ldr	r3, [pc, #68]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	2094      	movs	r0, #148	; 0x94
 8000528:	4798      	blx	r3
 800052a:	4603      	mov	r3, r0
 800052c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8000530:	2be0      	cmp	r3, #224	; 0xe0
 8000532:	d103      	bne.n	800053c <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8000534:	4b0d      	ldr	r3, [pc, #52]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000536:	4a0c      	ldr	r2, [pc, #48]	; (8000568 <AUDIO_OUT_Init+0x94>)
 8000538:	601a      	str	r2, [r3, #0]
 800053a:	e001      	b.n	8000540 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8000540:	7bfb      	ldrb	r3, [r7, #15]
 8000542:	2b00      	cmp	r3, #0
 8000544:	d107      	bne.n	8000556 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8000546:	4b09      	ldr	r3, [pc, #36]	; (800056c <AUDIO_OUT_Init+0x98>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	681c      	ldr	r4, [r3, #0]
 800054c:	797a      	ldrb	r2, [r7, #5]
 800054e:	88f9      	ldrh	r1, [r7, #6]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	2094      	movs	r0, #148	; 0x94
 8000554:	47a0      	blx	r4
  }
  
  return ret;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	bd90      	pop	{r4, r7, pc}
 8000560:	2000011c 	.word	0x2000011c
 8000564:	40003c00 	.word	0x40003c00
 8000568:	20000004 	.word	0x20000004
 800056c:	20000118 	.word	0x20000118

08000570 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800057a:	4b10      	ldr	r3, [pc, #64]	; (80005bc <AUDIO_OUT_Play+0x4c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	683a      	ldr	r2, [r7, #0]
 8000582:	b292      	uxth	r2, r2
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	2094      	movs	r0, #148	; 0x94
 8000588:	4798      	blx	r3
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	e00f      	b.n	80005b4 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800059a:	d203      	bcs.n	80005a4 <AUDIO_OUT_Play+0x34>
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	085b      	lsrs	r3, r3, #1
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	e001      	b.n	80005a8 <AUDIO_OUT_Play+0x38>
 80005a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005a8:	461a      	mov	r2, r3
 80005aa:	6879      	ldr	r1, [r7, #4]
 80005ac:	4804      	ldr	r0, [pc, #16]	; (80005c0 <AUDIO_OUT_Play+0x50>)
 80005ae:	f006 fbad 	bl	8006d0c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005b2:	2300      	movs	r3, #0
  }
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3708      	adds	r7, #8
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000118 	.word	0x20000118
 80005c0:	2000011c 	.word	0x2000011c

080005c4 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <AUDIO_OUT_Pause+0x24>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	2094      	movs	r0, #148	; 0x94
 80005d0:	4798      	blx	r3
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e003      	b.n	80005e4 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 80005dc:	4803      	ldr	r0, [pc, #12]	; (80005ec <AUDIO_OUT_Pause+0x28>)
 80005de:	f006 fc3d 	bl	8006e5c <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80005e2:	2300      	movs	r3, #0
  }
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000118 	.word	0x20000118
 80005ec:	2000011c 	.word	0x2000011c

080005f0 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <AUDIO_OUT_Resume+0x24>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	2094      	movs	r0, #148	; 0x94
 80005fc:	4798      	blx	r3
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	e003      	b.n	8000610 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8000608:	4803      	ldr	r0, [pc, #12]	; (8000618 <AUDIO_OUT_Resume+0x28>)
 800060a:	f006 fc89 	bl	8006f20 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800060e:	2300      	movs	r3, #0
  }
}
 8000610:	4618      	mov	r0, r3
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000118 	.word	0x20000118
 8000618:	2000011c 	.word	0x2000011c

0800061c <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 8000624:	480e      	ldr	r0, [pc, #56]	; (8000660 <AUDIO_OUT_Stop+0x44>)
 8000626:	f006 fd0f 	bl	8007048 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <AUDIO_OUT_Stop+0x48>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	2094      	movs	r0, #148	; 0x94
 8000634:	4798      	blx	r3
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 800063c:	2301      	movs	r3, #1
 800063e:	e00b      	b.n	8000658 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d107      	bne.n	8000656 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 8000646:	2001      	movs	r0, #1
 8000648:	f002 fb3a 	bl	8002cc0 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	4805      	ldr	r0, [pc, #20]	; (8000668 <AUDIO_OUT_Stop+0x4c>)
 8000652:	f003 fb33 	bl	8003cbc <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000656:	2300      	movs	r3, #0
  }
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}
 8000660:	2000011c 	.word	0x2000011c
 8000664:	20000118 	.word	0x20000118
 8000668:	40020c00 	.word	0x40020c00

0800066c <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <AUDIO_OUT_SetVolume+0x2c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	6a1b      	ldr	r3, [r3, #32]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	4611      	mov	r1, r2
 8000680:	2094      	movs	r0, #148	; 0x94
 8000682:	4798      	blx	r3
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e000      	b.n	8000690 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800068e:	2300      	movs	r3, #0
  }
}
 8000690:	4618      	mov	r0, r3
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000118 	.word	0x20000118

0800069c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a04      	ldr	r2, [pc, #16]	; (80006bc <HAL_I2S_TxCpltCallback+0x20>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d101      	bne.n	80006b2 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 80006ae:	f002 fa43 	bl	8002b38 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40003c00 	.word	0x40003c00

080006c0 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a04      	ldr	r2, [pc, #16]	; (80006e0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d101      	bne.n	80006d6 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 80006d2:	f002 fa45 	bl	8002b60 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40003c00 	.word	0x40003c00

080006e4 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08c      	sub	sp, #48	; 0x30
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80006f0:	2300      	movs	r3, #0
 80006f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80006f6:	23ff      	movs	r3, #255	; 0xff
 80006f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  
  for(index = 0; index < 8; index++)
 80006fc:	2300      	movs	r3, #0
 80006fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000702:	e010      	b.n	8000726 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8000704:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <AUDIO_OUT_ClockConfig+0xb0>)
 800070a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800070e:	68ba      	ldr	r2, [r7, #8]
 8000710:	429a      	cmp	r2, r3
 8000712:	d103      	bne.n	800071c <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000718:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  for(index = 0; index < 8; index++)
 800071c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000720:	3301      	adds	r3, #1
 8000722:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000726:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800072a:	2b07      	cmp	r3, #7
 800072c:	d9ea      	bls.n	8000704 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	4618      	mov	r0, r3
 8000734:	f007 ffd2 	bl	80086dc <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8000738:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800073c:	f003 0307 	and.w	r3, r3, #7
 8000740:	2b00      	cmp	r3, #0
 8000742:	d115      	bne.n	8000770 <AUDIO_OUT_ClockConfig+0x8c>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000744:	2301      	movs	r3, #1
 8000746:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000748:	2308      	movs	r3, #8
 800074a:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 800074c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <AUDIO_OUT_ClockConfig+0xb4>)
 8000752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000756:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000758:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800075c:	4a0f      	ldr	r2, [pc, #60]	; (800079c <AUDIO_OUT_ClockConfig+0xb8>)
 800075e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000762:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4618      	mov	r0, r3
 800076a:	f007 fec7 	bl	80084fc <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800076e:	e00d      	b.n	800078c <AUDIO_OUT_ClockConfig+0xa8>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000770:	2301      	movs	r3, #1
 8000772:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SM = 8;
 8000774:	2308      	movs	r3, #8
 8000776:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000778:	f44f 7381 	mov.w	r3, #258	; 0x102
 800077c:	61fb      	str	r3, [r7, #28]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 800077e:	2303      	movs	r3, #3
 8000780:	623b      	str	r3, [r7, #32]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4618      	mov	r0, r3
 8000788:	f007 feb8 	bl	80084fc <HAL_RCCEx_PeriphCLKConfig>
}
 800078c:	bf00      	nop
 800078e:	3730      	adds	r7, #48	; 0x30
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	08011930 	.word	0x08011930
 8000798:	08011950 	.word	0x08011950
 800079c:	08011970 	.word	0x08011970

080007a0 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	4b56      	ldr	r3, [pc, #344]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b2:	4a55      	ldr	r2, [pc, #340]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007b8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ba:	4b53      	ldr	r3, [pc, #332]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	4b4f      	ldr	r3, [pc, #316]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a4e      	ldr	r2, [pc, #312]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b4c      	ldr	r3, [pc, #304]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b48      	ldr	r3, [pc, #288]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a47      	ldr	r2, [pc, #284]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007ec:	f043 0301 	orr.w	r3, r3, #1
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b45      	ldr	r3, [pc, #276]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0301 	and.w	r3, r3, #1
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80007fe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000804:	2302      	movs	r3, #2
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 800080c:	2302      	movs	r3, #2
 800080e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8000810:	2306      	movs	r3, #6
 8000812:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	483c      	ldr	r0, [pc, #240]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 800081c:	f002 ffe6 	bl	80037ec <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8000820:	2310      	movs	r3, #16
 8000822:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8000824:	f107 031c 	add.w	r3, r7, #28
 8000828:	4619      	mov	r1, r3
 800082a:	4839      	ldr	r0, [pc, #228]	; (8000910 <AUDIO_OUT_MspInit+0x170>)
 800082c:	f002 ffde 	bl	80037ec <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	4b34      	ldr	r3, [pc, #208]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000838:	4a33      	ldr	r2, [pc, #204]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800083a:	f043 0304 	orr.w	r3, r3, #4
 800083e:	6313      	str	r3, [r2, #48]	; 0x30
 8000840:	4b31      	ldr	r3, [pc, #196]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	f003 0304 	and.w	r3, r3, #4
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	482d      	ldr	r0, [pc, #180]	; (800090c <AUDIO_OUT_MspInit+0x16c>)
 8000858:	f002 ffc8 	bl	80037ec <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b29      	ldr	r3, [pc, #164]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000864:	4a28      	ldr	r2, [pc, #160]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 8000866:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800086a:	6313      	str	r3, [r2, #48]	; 0x30
 800086c:	4b26      	ldr	r3, [pc, #152]	; (8000908 <AUDIO_OUT_MspInit+0x168>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a25      	ldr	r2, [pc, #148]	; (8000914 <AUDIO_OUT_MspInit+0x174>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d136      	bne.n	80008f0 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000882:	4b25      	ldr	r3, [pc, #148]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000888:	4b23      	ldr	r3, [pc, #140]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800088a:	2240      	movs	r2, #64	; 0x40
 800088c:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 800088e:	4b22      	ldr	r3, [pc, #136]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000894:	4b20      	ldr	r3, [pc, #128]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 8000896:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800089a:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 800089c:	4b1e      	ldr	r3, [pc, #120]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 800089e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008a2:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80008a4:	4b1c      	ldr	r3, [pc, #112]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008aa:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 80008b2:	4b19      	ldr	r3, [pc, #100]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008b4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008b8:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008bc:	2204      	movs	r2, #4
 80008be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008c0:	4b15      	ldr	r3, [pc, #84]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008d4:	4a11      	ldr	r2, [pc, #68]	; (800091c <AUDIO_OUT_MspInit+0x17c>)
 80008d6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a0f      	ldr	r2, [pc, #60]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008dc:	639a      	str	r2, [r3, #56]	; 0x38
 80008de:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008e6:	f002 fbcf 	bl	8003088 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <AUDIO_OUT_MspInit+0x178>)
 80008ec:	f002 fb1e 	bl	8002f2c <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80008f0:	2200      	movs	r2, #0
 80008f2:	210e      	movs	r1, #14
 80008f4:	202f      	movs	r0, #47	; 0x2f
 80008f6:	f002 fae2 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 80008fa:	202f      	movs	r0, #47	; 0x2f
 80008fc:	f002 fafb 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
}
 8000900:	bf00      	nop
 8000902:	3730      	adds	r7, #48	; 0x30
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020800 	.word	0x40020800
 8000910:	40020000 	.word	0x40020000
 8000914:	40003c00 	.word	0x40003c00
 8000918:	20000164 	.word	0x20000164
 800091c:	400260b8 	.word	0x400260b8

08000920 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
	...

08000930 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <I2S3_Init+0x68>)
 800093a:	4a18      	ldr	r2, [pc, #96]	; (800099c <I2S3_Init+0x6c>)
 800093c:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <I2S3_Init+0x68>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	69da      	ldr	r2, [r3, #28]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <I2S3_Init+0x68>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800094c:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <I2S3_Init+0x68>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8000954:	4b10      	ldr	r3, [pc, #64]	; (8000998 <I2S3_Init+0x68>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <I2S3_Init+0x68>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000960:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <I2S3_Init+0x68>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000966:	4b0c      	ldr	r3, [pc, #48]	; (8000998 <I2S3_Init+0x68>)
 8000968:	f44f 7200 	mov.w	r2, #512	; 0x200
 800096c:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 800096e:	4b0a      	ldr	r3, [pc, #40]	; (8000998 <I2S3_Init+0x68>)
 8000970:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000974:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000976:	4b08      	ldr	r3, [pc, #32]	; (8000998 <I2S3_Init+0x68>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 800097c:	4806      	ldr	r0, [pc, #24]	; (8000998 <I2S3_Init+0x68>)
 800097e:	f006 f885 	bl	8006a8c <HAL_I2S_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000988:	2301      	movs	r3, #1
 800098a:	e000      	b.n	800098e <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 800098c:	2300      	movs	r3, #0
  }
}
 800098e:	4618      	mov	r0, r3
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	2000011c 	.word	0x2000011c
 800099c:	40003c00 	.word	0x40003c00

080009a0 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_I2S_ErrorCallback+0x20>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d101      	bne.n	80009b6 <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80009b2:	f7ff ffb5 	bl	8000920 <AUDIO_OUT_Error_CallBack>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40003c00 	.word	0x40003c00

080009c4 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80009c8:	4814      	ldr	r0, [pc, #80]	; (8000a1c <I2Cx_Init+0x58>)
 80009ca:	f005 fc73 	bl	80062b4 <HAL_I2C_GetState>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d121      	bne.n	8000a18 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <I2Cx_Init+0x58>)
 80009d6:	4a12      	ldr	r2, [pc, #72]	; (8000a20 <I2Cx_Init+0x5c>)
 80009d8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <I2Cx_Init+0x58>)
 80009dc:	2243      	movs	r2, #67	; 0x43
 80009de:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80009e0:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <I2Cx_Init+0x58>)
 80009e2:	4a10      	ldr	r2, [pc, #64]	; (8000a24 <I2Cx_Init+0x60>)
 80009e4:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009e6:	4b0d      	ldr	r3, [pc, #52]	; (8000a1c <I2Cx_Init+0x58>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <I2Cx_Init+0x58>)
 80009ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009f2:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80009f4:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <I2Cx_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80009fa:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <I2Cx_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <I2Cx_Init+0x58>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a06:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <I2Cx_Init+0x58>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <I2Cx_Init+0x58>)
 8000a0e:	f000 f86b 	bl	8000ae8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000a12:	4802      	ldr	r0, [pc, #8]	; (8000a1c <I2Cx_Init+0x58>)
 8000a14:	f004 fd8e 	bl	8005534 <HAL_I2C_Init>
  }
}
 8000a18:	bf00      	nop
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200001c4 	.word	0x200001c4
 8000a20:	40005400 	.word	0x40005400
 8000a24:	000186a0 	.word	0x000186a0

08000a28 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af04      	add	r7, sp, #16
 8000a2e:	4603      	mov	r3, r0
 8000a30:	80fb      	strh	r3, [r7, #6]
 8000a32:	460b      	mov	r3, r1
 8000a34:	717b      	strb	r3, [r7, #5]
 8000a36:	4613      	mov	r3, r2
 8000a38:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000a3e:	797b      	ldrb	r3, [r7, #5]
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <I2Cx_WriteData+0x48>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	88f9      	ldrh	r1, [r7, #6]
 8000a48:	9302      	str	r3, [sp, #8]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	1d3b      	adds	r3, r7, #4
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2301      	movs	r3, #1
 8000a54:	4807      	ldr	r0, [pc, #28]	; (8000a74 <I2Cx_WriteData+0x4c>)
 8000a56:	f004 ffdf 	bl	8005a18 <HAL_I2C_Mem_Write>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000a64:	f000 f834 	bl	8000ad0 <I2Cx_Error>
  }
}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000000 	.word	0x20000000
 8000a74:	200001c4 	.word	0x200001c4

08000a78 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af04      	add	r7, sp, #16
 8000a7e:	4603      	mov	r3, r0
 8000a80:	460a      	mov	r2, r1
 8000a82:	80fb      	strh	r3, [r7, #6]
 8000a84:	4613      	mov	r3, r2
 8000a86:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000a90:	797b      	ldrb	r3, [r7, #5]
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <I2Cx_ReadData+0x50>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	88f9      	ldrh	r1, [r7, #6]
 8000a9a:	9302      	str	r3, [sp, #8]
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	9301      	str	r3, [sp, #4]
 8000aa0:	f107 030e 	add.w	r3, r7, #14
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	4808      	ldr	r0, [pc, #32]	; (8000acc <I2Cx_ReadData+0x54>)
 8000aaa:	f005 f8af 	bl	8005c0c <HAL_I2C_Mem_Read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000ab8:	f000 f80a 	bl	8000ad0 <I2Cx_Error>
  }
  return value;
 8000abc:	7bbb      	ldrb	r3, [r7, #14]
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000000 	.word	0x20000000
 8000acc:	200001c4 	.word	0x200001c4

08000ad0 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <I2Cx_Error+0x14>)
 8000ad6:	f004 fe71 	bl	80057bc <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000ada:	f7ff ff73 	bl	80009c4 <I2Cx_Init>
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200001c4 	.word	0x200001c4

08000ae8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08a      	sub	sp, #40	; 0x28
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000af0:	2300      	movs	r3, #0
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af8:	4a24      	ldr	r2, [pc, #144]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000afa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000afe:	6413      	str	r3, [r2, #64]	; 0x40
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	4b1e      	ldr	r3, [pc, #120]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b16:	f043 0302 	orr.w	r3, r3, #2
 8000b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1c:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b20:	f003 0302 	and.w	r3, r3, #2
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000b28:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000b2e:	2312      	movs	r3, #18
 8000b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000b36:	2302      	movs	r3, #2
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000b3a:	2304      	movs	r3, #4
 8000b3c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	4812      	ldr	r0, [pc, #72]	; (8000b90 <I2Cx_MspInit+0xa8>)
 8000b46:	f002 fe51 	bl	80037ec <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000b4a:	4b10      	ldr	r3, [pc, #64]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b4c:	6a1b      	ldr	r3, [r3, #32]
 8000b4e:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b54:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000b56:	4b0d      	ldr	r3, [pc, #52]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b58:	6a1b      	ldr	r3, [r3, #32]
 8000b5a:	4a0c      	ldr	r2, [pc, #48]	; (8000b8c <I2Cx_MspInit+0xa4>)
 8000b5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000b60:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	210f      	movs	r1, #15
 8000b66:	201f      	movs	r0, #31
 8000b68:	f002 f9a9 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000b6c:	201f      	movs	r0, #31
 8000b6e:	f002 f9c2 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	210f      	movs	r1, #15
 8000b76:	2020      	movs	r0, #32
 8000b78:	f002 f9a1 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000b7c:	2020      	movs	r0, #32
 8000b7e:	f002 f9ba 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
}
 8000b82:	bf00      	nop
 8000b84:	3728      	adds	r7, #40	; 0x28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400

08000b94 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a16      	ldr	r2, [pc, #88]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000ba4:	f043 0308 	orr.w	r3, r3, #8
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <AUDIO_IO_Init+0x68>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000bc6:	1d3b      	adds	r3, r7, #4
 8000bc8:	4619      	mov	r1, r3
 8000bca:	480d      	ldr	r0, [pc, #52]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bcc:	f002 fe0e 	bl	80037ec <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000bd0:	f7ff fef8 	bl	80009c4 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2110      	movs	r1, #16
 8000bd8:	4809      	ldr	r0, [pc, #36]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bda:	f003 f86f 	bl	8003cbc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bde:	2005      	movs	r0, #5
 8000be0:	f002 f86e 	bl	8002cc0 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000be4:	2201      	movs	r2, #1
 8000be6:	2110      	movs	r1, #16
 8000be8:	4805      	ldr	r0, [pc, #20]	; (8000c00 <AUDIO_IO_Init+0x6c>)
 8000bea:	f003 f867 	bl	8003cbc <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000bee:	2005      	movs	r0, #5
 8000bf0:	f002 f866 	bl	8002cc0 <HAL_Delay>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020c00 	.word	0x40020c00

08000c04 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	b082      	sub	sp, #8
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	4603      	mov	r3, r0
 8000c1a:	71fb      	strb	r3, [r7, #7]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	71bb      	strb	r3, [r7, #6]
 8000c20:	4613      	mov	r3, r2
 8000c22:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000c24:	79fb      	ldrb	r3, [r7, #7]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	797a      	ldrb	r2, [r7, #5]
 8000c2a:	79b9      	ldrb	r1, [r7, #6]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fefb 	bl	8000a28 <I2Cx_WriteData>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b082      	sub	sp, #8
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	460a      	mov	r2, r1
 8000c44:	71fb      	strb	r3, [r7, #7]
 8000c46:	4613      	mov	r3, r2
 8000c48:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	79ba      	ldrb	r2, [r7, #6]
 8000c50:	4611      	mov	r1, r2
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff ff10 	bl	8000a78 <I2Cx_ReadData>
 8000c58:	4603      	mov	r3, r0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <AUDIO_StorageParse>:

USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b0d6      	sub	sp, #344	; 0x158
 8000c68:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FILINFO fno;
  DIR dir;
  char *fn;


  res = f_opendir(&dir, USBHPath);
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	4945      	ldr	r1, [pc, #276]	; (8000d88 <AUDIO_StorageParse+0x124>)
 8000c74:	4618      	mov	r0, r3
 8000c76:	f00f fee7 	bl	8010a48 <f_opendir>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  FileList.ptr = 0;
 8000c80:	4b42      	ldr	r3, [pc, #264]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000c88:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d16b      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
  {
    while(Appli_state == APPLICATION_READY)
 8000c90:	e066      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
    {
      res = f_readdir(&dir, &fno);
 8000c92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f00f ff6d 	bl	8010b7a <f_readdir>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if(res != FR_OK || fno.fname[0] == 0)
 8000ca6:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d15c      	bne.n	8000d68 <AUDIO_StorageParse+0x104>
 8000cae:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cb2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cb6:	7d9b      	ldrb	r3, [r3, #22]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d055      	beq.n	8000d68 <AUDIO_StorageParse+0x104>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000cbc:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000cc0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000cc4:	7d9b      	ldrb	r3, [r3, #22]
 8000cc6:	2b2e      	cmp	r3, #46	; 0x2e
 8000cc8:	d100      	bne.n	8000ccc <AUDIO_StorageParse+0x68>
      {
        continue;
 8000cca:	e049      	b.n	8000d60 <AUDIO_StorageParse+0xfc>
      }

      fn = fno.fname;
 8000ccc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cd0:	3316      	adds	r3, #22
 8000cd2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000cd6:	4b2d      	ldr	r3, [pc, #180]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000cd8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000cdc:	2b17      	cmp	r3, #23
 8000cde:	d83f      	bhi.n	8000d60 <AUDIO_StorageParse+0xfc>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000ce0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000ce4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ce8:	7a1b      	ldrb	r3, [r3, #8]
 8000cea:	f003 0310 	and.w	r3, r3, #16
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d136      	bne.n	8000d60 <AUDIO_StorageParse+0xfc>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000cf2:	4927      	ldr	r1, [pc, #156]	; (8000d90 <AUDIO_StorageParse+0x12c>)
 8000cf4:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000cf8:	f010 fcad 	bl	8011656 <strstr>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d107      	bne.n	8000d12 <AUDIO_StorageParse+0xae>
 8000d02:	4924      	ldr	r1, [pc, #144]	; (8000d94 <AUDIO_StorageParse+0x130>)
 8000d04:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 8000d08:	f010 fca5 	bl	8011656 <strstr>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d026      	beq.n	8000d60 <AUDIO_StorageParse+0xfc>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d12:	4b1e      	ldr	r3, [pc, #120]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d14:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	4413      	add	r3, r2
 8000d24:	4a19      	ldr	r2, [pc, #100]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d26:	4413      	add	r3, r2
 8000d28:	3301      	adds	r3, #1
 8000d2a:	2228      	movs	r2, #40	; 0x28
 8000d2c:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8000d30:	4618      	mov	r0, r3
 8000d32:	f010 fc7d 	bl	8011630 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d38:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4913      	ldr	r1, [pc, #76]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d40:	4613      	mov	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	4413      	add	r3, r2
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	4413      	add	r3, r2
 8000d4a:	440b      	add	r3, r1
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d52:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d56:	3301      	adds	r3, #1
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d5c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
    while(Appli_state == APPLICATION_READY)
 8000d60:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <AUDIO_StorageParse+0x134>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d094      	beq.n	8000c92 <AUDIO_StorageParse+0x2e>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <AUDIO_StorageParse+0x128>)
 8000d6a:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <AUDIO_StorageParse+0x138>)
 8000d70:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	4618      	mov	r0, r3
 8000d76:	f00f feda 	bl	8010b2e <f_closedir>
  return res;
 8000d7a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20001e80 	.word	0x20001e80
 8000d8c:	20001840 	.word	0x20001840
 8000d90:	080117c8 	.word	0x080117c8
 8000d94:	080117cc 	.word	0x080117cc
 8000d98:	200026c4 	.word	0x200026c4
 8000d9c:	2000021a 	.word	0x2000021a

08000da0 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK) return NumObs;
 8000da4:	f7ff ff5e 	bl	8000c64 <AUDIO_StorageParse>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d102      	bne.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
 8000dae:	4b02      	ldr	r3, [pc, #8]	; (8000db8 <AUDIO_GetWavObjectNumber+0x18>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	e7ff      	b.n	8000db4 <AUDIO_GetWavObjectNumber+0x14>
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	2000021a 	.word	0x2000021a

08000dbc <Mount_USB>:

void Mount_USB (void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
	fresult = f_mount(&USBHFatFS, USBHPath, 1);
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	4905      	ldr	r1, [pc, #20]	; (8000dd8 <Mount_USB+0x1c>)
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <Mount_USB+0x20>)
 8000dc6:	f00f f84b 	bl	800fe60 <f_mount>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <Mount_USB+0x24>)
 8000dd0:	701a      	strb	r2, [r3, #0]
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20001e80 	.word	0x20001e80
 8000ddc:	20001e84 	.word	0x20001e84
 8000de0:	20000218 	.word	0x20000218

08000de4 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	4603      	mov	r3, r0
 8000dee:	81fb      	strh	r3, [r7, #14]
 8000df0:	460b      	mov	r3, r1
 8000df2:	81bb      	strh	r3, [r7, #12]
 8000df4:	4613      	mov	r3, r2
 8000df6:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000dfc:	f7ff feca 	bl	8000b94 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2201      	movs	r2, #1
 8000e06:	2102      	movs	r1, #2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fb01 	bl	8001410 <CODEC_IO_Write>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	4413      	add	r3, r2
 8000e16:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e18:	89bb      	ldrh	r3, [r7, #12]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d81b      	bhi.n	8000e58 <cs43l22_Init+0x74>
 8000e20:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <cs43l22_Init+0x44>)
 8000e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e26:	bf00      	nop
 8000e28:	08000e39 	.word	0x08000e39
 8000e2c:	08000e41 	.word	0x08000e41
 8000e30:	08000e49 	.word	0x08000e49
 8000e34:	08000e51 	.word	0x08000e51
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e38:	4b5b      	ldr	r3, [pc, #364]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e3a:	22fa      	movs	r2, #250	; 0xfa
 8000e3c:	701a      	strb	r2, [r3, #0]
    break;
 8000e3e:	e00f      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e40:	4b59      	ldr	r3, [pc, #356]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e42:	22af      	movs	r2, #175	; 0xaf
 8000e44:	701a      	strb	r2, [r3, #0]
    break;
 8000e46:	e00b      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e48:	4b57      	ldr	r3, [pc, #348]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e4a:	22aa      	movs	r2, #170	; 0xaa
 8000e4c:	701a      	strb	r2, [r3, #0]
    break;
 8000e4e:	e007      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e50:	4b55      	ldr	r3, [pc, #340]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e52:	2205      	movs	r2, #5
 8000e54:	701a      	strb	r2, [r3, #0]
    break;    
 8000e56:	e003      	b.n	8000e60 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000e58:	4b53      	ldr	r3, [pc, #332]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e5a:	2205      	movs	r2, #5
 8000e5c:	701a      	strb	r2, [r3, #0]
    break;    
 8000e5e:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000e60:	89fb      	ldrh	r3, [r7, #14]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	4a50      	ldr	r2, [pc, #320]	; (8000fa8 <cs43l22_Init+0x1c4>)
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 facf 	bl	8001410 <CODEC_IO_Write>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	4413      	add	r3, r2
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000e7c:	89fb      	ldrh	r3, [r7, #14]
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	2281      	movs	r2, #129	; 0x81
 8000e82:	2105      	movs	r1, #5
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fac3 	bl	8001410 <CODEC_IO_Write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4413      	add	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000e94:	89fb      	ldrh	r3, [r7, #14]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	2204      	movs	r2, #4
 8000e9a:	2106      	movs	r1, #6
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fab7 	bl	8001410 <CODEC_IO_Write>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000eac:	7afa      	ldrb	r2, [r7, #11]
 8000eae:	89fb      	ldrh	r3, [r7, #14]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f964 	bl	8001180 <cs43l22_SetVolume>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000ec0:	89bb      	ldrh	r3, [r7, #12]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d023      	beq.n	8000f0e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000ec6:	89fb      	ldrh	r3, [r7, #14]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2206      	movs	r2, #6
 8000ecc:	210f      	movs	r1, #15
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 fa9e 	bl	8001410 <CODEC_IO_Write>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	4413      	add	r3, r2
 8000edc:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000ede:	89fb      	ldrh	r3, [r7, #14]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2124      	movs	r1, #36	; 0x24
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fa92 	bl	8001410 <CODEC_IO_Write>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461a      	mov	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2200      	movs	r2, #0
 8000efc:	2125      	movs	r1, #37	; 0x25
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 fa86 	bl	8001410 <CODEC_IO_Write>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2200      	movs	r2, #0
 8000f14:	210a      	movs	r1, #10
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fa7a 	bl	8001410 <CODEC_IO_Write>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	461a      	mov	r2, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	4413      	add	r3, r2
 8000f24:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2204      	movs	r2, #4
 8000f2c:	210e      	movs	r1, #14
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f000 fa6e 	bl	8001410 <CODEC_IO_Write>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2200      	movs	r2, #0
 8000f44:	2127      	movs	r1, #39	; 0x27
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fa62 	bl	8001410 <CODEC_IO_Write>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	461a      	mov	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	4413      	add	r3, r2
 8000f54:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	220f      	movs	r2, #15
 8000f5c:	211f      	movs	r1, #31
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fa56 	bl	8001410 <CODEC_IO_Write>
 8000f64:	4603      	mov	r3, r0
 8000f66:	461a      	mov	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000f6e:	89fb      	ldrh	r3, [r7, #14]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	220a      	movs	r2, #10
 8000f74:	211a      	movs	r1, #26
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 fa4a 	bl	8001410 <CODEC_IO_Write>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	4413      	add	r3, r2
 8000f84:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	220a      	movs	r2, #10
 8000f8c:	211b      	movs	r1, #27
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fa3e 	bl	8001410 <CODEC_IO_Write>
 8000f94:	4603      	mov	r3, r0
 8000f96:	461a      	mov	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000f9e:	697b      	ldr	r3, [r7, #20]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3718      	adds	r7, #24
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	2000021c 	.word	0x2000021c

08000fac <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000fb0:	f7ff fe28 	bl	8000c04 <AUDIO_IO_DeInit>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000fc2:	f7ff fde7 	bl	8000b94 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff fe34 	bl	8000c3a <AUDIO_IO_Read>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	f023 0307 	bic.w	r3, r3, #7
 8000fdc:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	6039      	str	r1, [r7, #0]
 8000ff2:	80fb      	strh	r3, [r7, #6]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <cs43l22_Play+0x70>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d123      	bne.n	800104c <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2206      	movs	r2, #6
 800100a:	210e      	movs	r1, #14
 800100c:	4618      	mov	r0, r3
 800100e:	f000 f9ff 	bl	8001410 <CODEC_IO_Write>
 8001012:	4603      	mov	r3, r0
 8001014:	461a      	mov	r2, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4413      	add	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f919 	bl	8001258 <cs43l22_SetMute>
 8001026:	4602      	mov	r2, r0
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	229e      	movs	r2, #158	; 0x9e
 8001034:	2102      	movs	r1, #2
 8001036:	4618      	mov	r0, r3
 8001038:	f000 f9ea 	bl	8001410 <CODEC_IO_Write>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4413      	add	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001046:	4b04      	ldr	r3, [pc, #16]	; (8001058 <cs43l22_Play+0x70>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 800104c:	68fb      	ldr	r3, [r7, #12]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000034 	.word	0x20000034

0800105c <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2101      	movs	r1, #1
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f8f2 	bl	8001258 <cs43l22_SetMute>
 8001074:	4602      	mov	r2, r0
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 800107c:	88fb      	ldrh	r3, [r7, #6]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2201      	movs	r2, #1
 8001082:	2102      	movs	r1, #2
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f9c3 	bl	8001410 <CODEC_IO_Write>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4413      	add	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001094:	68fb      	ldr	r3, [r7, #12]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f8ce 	bl	8001258 <cs43l22_SetMute>
 80010bc:	4602      	mov	r2, r0
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	4413      	add	r3, r2
 80010c2:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80010c4:	2300      	movs	r3, #0
 80010c6:	60bb      	str	r3, [r7, #8]
 80010c8:	e002      	b.n	80010d0 <cs43l22_Resume+0x30>
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	3301      	adds	r3, #1
 80010ce:	60bb      	str	r3, [r7, #8]
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	2bfe      	cmp	r3, #254	; 0xfe
 80010d4:	d9f9      	bls.n	80010ca <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80010d6:	88fb      	ldrh	r3, [r7, #6]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4a0e      	ldr	r2, [pc, #56]	; (8001114 <cs43l22_Resume+0x74>)
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	2104      	movs	r1, #4
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f994 	bl	8001410 <CODEC_IO_Write>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	4413      	add	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	229e      	movs	r2, #158	; 0x9e
 80010f8:	2102      	movs	r1, #2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f988 	bl	8001410 <CODEC_IO_Write>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
  
  return counter;
 800110a:	68fb      	ldr	r3, [r7, #12]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000021c 	.word	0x2000021c

08001118 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	6039      	str	r1, [r7, #0]
 8001122:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	2101      	movs	r1, #1
 800112c:	4618      	mov	r0, r3
 800112e:	f000 f893 	bl	8001258 <cs43l22_SetMute>
 8001132:	4602      	mov	r2, r0
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4413      	add	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2204      	movs	r2, #4
 8001140:	210e      	movs	r1, #14
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f964 	bl	8001410 <CODEC_IO_Write>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	4413      	add	r3, r2
 8001150:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	229f      	movs	r2, #159	; 0x9f
 8001158:	2102      	movs	r1, #2
 800115a:	4618      	mov	r0, r3
 800115c:	f000 f958 	bl	8001410 <CODEC_IO_Write>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800116a:	4b04      	ldr	r3, [pc, #16]	; (800117c <cs43l22_Stop+0x64>)
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001170:	68fb      	ldr	r3, [r7, #12]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000034 	.word	0x20000034

08001180 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	460a      	mov	r2, r1
 800118a:	80fb      	strh	r3, [r7, #6]
 800118c:	4613      	mov	r3, r2
 800118e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001194:	797b      	ldrb	r3, [r7, #5]
 8001196:	2b64      	cmp	r3, #100	; 0x64
 8001198:	d80b      	bhi.n	80011b2 <cs43l22_SetVolume+0x32>
 800119a:	797a      	ldrb	r2, [r7, #5]
 800119c:	4613      	mov	r3, r2
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	4a25      	ldr	r2, [pc, #148]	; (8001238 <cs43l22_SetVolume+0xb8>)
 80011a4:	fb82 1203 	smull	r1, r2, r2, r3
 80011a8:	1152      	asrs	r2, r2, #5
 80011aa:	17db      	asrs	r3, r3, #31
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	e000      	b.n	80011b4 <cs43l22_SetVolume+0x34>
 80011b2:	23ff      	movs	r3, #255	; 0xff
 80011b4:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 80011b6:	7afb      	ldrb	r3, [r7, #11]
 80011b8:	2be6      	cmp	r3, #230	; 0xe6
 80011ba:	d91c      	bls.n	80011f6 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	b2d8      	uxtb	r0, r3
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	3319      	adds	r3, #25
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	2120      	movs	r1, #32
 80011ca:	f000 f921 	bl	8001410 <CODEC_IO_Write>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461a      	mov	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	4413      	add	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2d8      	uxtb	r0, r3
 80011dc:	7afb      	ldrb	r3, [r7, #11]
 80011de:	3319      	adds	r3, #25
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	2121      	movs	r1, #33	; 0x21
 80011e6:	f000 f913 	bl	8001410 <CODEC_IO_Write>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4413      	add	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	e01b      	b.n	800122e <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	b2d8      	uxtb	r0, r3
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	3319      	adds	r3, #25
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	2120      	movs	r1, #32
 8001204:	f000 f904 	bl	8001410 <CODEC_IO_Write>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	4413      	add	r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	b2d8      	uxtb	r0, r3
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	3319      	adds	r3, #25
 800121a:	b2db      	uxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	2121      	movs	r1, #33	; 0x21
 8001220:	f000 f8f6 	bl	8001410 <CODEC_IO_Write>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4413      	add	r3, r2
 800122c:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800122e:	68fb      	ldr	r3, [r7, #12]
}
 8001230:	4618      	mov	r0, r3
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	51eb851f 	.word	0x51eb851f

0800123c <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d124      	bne.n	80012b8 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	22ff      	movs	r2, #255	; 0xff
 8001274:	2104      	movs	r1, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f8ca 	bl	8001410 <CODEC_IO_Write>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2201      	movs	r2, #1
 800128c:	2122      	movs	r1, #34	; 0x22
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f8be 	bl	8001410 <CODEC_IO_Write>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2201      	movs	r2, #1
 80012a4:	2123      	movs	r1, #35	; 0x23
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 f8b2 	bl	8001410 <CODEC_IO_Write>
 80012ac:	4603      	mov	r3, r0
 80012ae:	461a      	mov	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	e025      	b.n	8001304 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	2122      	movs	r1, #34	; 0x22
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f8a5 	bl	8001410 <CODEC_IO_Write>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4413      	add	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2200      	movs	r2, #0
 80012d6:	2123      	movs	r1, #35	; 0x23
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f899 	bl	8001410 <CODEC_IO_Write>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4a08      	ldr	r2, [pc, #32]	; (8001310 <cs43l22_SetMute+0xb8>)
 80012ee:	7812      	ldrb	r2, [r2, #0]
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	2104      	movs	r1, #4
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 f88b 	bl	8001410 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4413      	add	r3, r2
 8001302:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001304:	68fb      	ldr	r3, [r7, #12]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	2000021c 	.word	0x2000021c

08001314 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	460a      	mov	r2, r1
 800131e:	80fb      	strh	r3, [r7, #6]
 8001320:	4613      	mov	r3, r2
 8001322:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001328:	797b      	ldrb	r3, [r7, #5]
 800132a:	3b01      	subs	r3, #1
 800132c:	2b03      	cmp	r3, #3
 800132e:	d84b      	bhi.n	80013c8 <cs43l22_SetOutputMode+0xb4>
 8001330:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <cs43l22_SetOutputMode+0x24>)
 8001332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001336:	bf00      	nop
 8001338:	08001349 	.word	0x08001349
 800133c:	08001369 	.word	0x08001369
 8001340:	08001389 	.word	0x08001389
 8001344:	080013a9 	.word	0x080013a9
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	22fa      	movs	r2, #250	; 0xfa
 800134e:	2104      	movs	r1, #4
 8001350:	4618      	mov	r0, r3
 8001352:	f000 f85d 	bl	8001410 <CODEC_IO_Write>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4413      	add	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001362:	22fa      	movs	r2, #250	; 0xfa
 8001364:	701a      	strb	r2, [r3, #0]
      break;
 8001366:	e03f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8001368:	88fb      	ldrh	r3, [r7, #6]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	22af      	movs	r2, #175	; 0xaf
 800136e:	2104      	movs	r1, #4
 8001370:	4618      	mov	r0, r3
 8001372:	f000 f84d 	bl	8001410 <CODEC_IO_Write>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001380:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 8001382:	22af      	movs	r2, #175	; 0xaf
 8001384:	701a      	strb	r2, [r3, #0]
      break;
 8001386:	e02f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	22aa      	movs	r2, #170	; 0xaa
 800138e:	2104      	movs	r1, #4
 8001390:	4618      	mov	r0, r3
 8001392:	f000 f83d 	bl	8001410 <CODEC_IO_Write>
 8001396:	4603      	mov	r3, r0
 8001398:	461a      	mov	r2, r3
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013a2:	22aa      	movs	r2, #170	; 0xaa
 80013a4:	701a      	strb	r2, [r3, #0]
      break;
 80013a6:	e01f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013a8:	88fb      	ldrh	r3, [r7, #6]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2205      	movs	r2, #5
 80013ae:	2104      	movs	r1, #4
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f82d 	bl	8001410 <CODEC_IO_Write>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4413      	add	r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013c2:	2205      	movs	r2, #5
 80013c4:	701a      	strb	r2, [r3, #0]
      break;    
 80013c6:	e00f      	b.n	80013e8 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2205      	movs	r2, #5
 80013ce:	2104      	movs	r1, #4
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f81d 	bl	8001410 <CODEC_IO_Write>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <cs43l22_SetOutputMode+0xe0>)
 80013e2:	2205      	movs	r2, #5
 80013e4:	701a      	strb	r2, [r3, #0]
      break;
 80013e6:	bf00      	nop
  }  
  return counter;
 80013e8:	68fb      	ldr	r3, [r7, #12]
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	2000021c 	.word	0x2000021c

080013f8 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001402:	2300      	movs	r3, #0
}
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	460b      	mov	r3, r1
 800141c:	71bb      	strb	r3, [r7, #6]
 800141e:	4613      	mov	r3, r2
 8001420:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001426:	797a      	ldrb	r2, [r7, #5]
 8001428:	79b9      	ldrb	r1, [r7, #6]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fbf0 	bl	8000c12 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	b2db      	uxtb	r3, r3
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <display_cancion>:
	SSD1306_Puts("* CI:Silencio ", &Font_7x10, WHITE);
	SSD1306_UpdateScreen();
}

void display_cancion(int idx)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	switch(idx){
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b03      	cmp	r3, #3
 800144c:	f200 80a7 	bhi.w	800159e <display_cancion+0x15e>
 8001450:	a201      	add	r2, pc, #4	; (adr r2, 8001458 <display_cancion+0x18>)
 8001452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001456:	bf00      	nop
 8001458:	08001469 	.word	0x08001469
 800145c:	080014bb 	.word	0x080014bb
 8001460:	0800150d 	.word	0x0800150d
 8001464:	0800155f 	.word	0x0800155f

	case 0:
		SSD1306_Clear();
 8001468:	f000 ff43 	bl	80022f2 <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 800146c:	2100      	movs	r1, #0
 800146e:	201e      	movs	r0, #30
 8001470:	f000 fe84 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 8001474:	2201      	movs	r2, #1
 8001476:	494c      	ldr	r1, [pc, #304]	; (80015a8 <display_cancion+0x168>)
 8001478:	484c      	ldr	r0, [pc, #304]	; (80015ac <display_cancion+0x16c>)
 800147a:	f000 ff15 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 800147e:	2119      	movs	r1, #25
 8001480:	2008      	movs	r0, #8
 8001482:	f000 fe7b 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 8001486:	2201      	movs	r2, #1
 8001488:	4949      	ldr	r1, [pc, #292]	; (80015b0 <display_cancion+0x170>)
 800148a:	484a      	ldr	r0, [pc, #296]	; (80015b4 <display_cancion+0x174>)
 800148c:	f000 ff0c 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 8001490:	2128      	movs	r1, #40	; 0x28
 8001492:	2012      	movs	r0, #18
 8001494:	f000 fe72 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CD:Musica ", &Font_7x10, WHITE);
 8001498:	2201      	movs	r2, #1
 800149a:	4945      	ldr	r1, [pc, #276]	; (80015b0 <display_cancion+0x170>)
 800149c:	4846      	ldr	r0, [pc, #280]	; (80015b8 <display_cancion+0x178>)
 800149e:	f000 ff03 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,50);
 80014a2:	2132      	movs	r1, #50	; 0x32
 80014a4:	2012      	movs	r0, #18
 80014a6:	f000 fe69 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CI:Silencio ", &Font_7x10, WHITE);
 80014aa:	2201      	movs	r2, #1
 80014ac:	4940      	ldr	r1, [pc, #256]	; (80015b0 <display_cancion+0x170>)
 80014ae:	4843      	ldr	r0, [pc, #268]	; (80015bc <display_cancion+0x17c>)
 80014b0:	f000 fefa 	bl	80022a8 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 80014b4:	f000 fdbc 	bl	8002030 <SSD1306_UpdateScreen>
		break;
 80014b8:	e071      	b.n	800159e <display_cancion+0x15e>


	case 1:
		SSD1306_Clear();
 80014ba:	f000 ff1a 	bl	80022f2 <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 80014be:	2100      	movs	r1, #0
 80014c0:	201e      	movs	r0, #30
 80014c2:	f000 fe5b 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 80014c6:	2201      	movs	r2, #1
 80014c8:	4937      	ldr	r1, [pc, #220]	; (80015a8 <display_cancion+0x168>)
 80014ca:	4838      	ldr	r0, [pc, #224]	; (80015ac <display_cancion+0x16c>)
 80014cc:	f000 feec 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 80014d0:	2119      	movs	r1, #25
 80014d2:	2008      	movs	r0, #8
 80014d4:	f000 fe52 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 80014d8:	2201      	movs	r2, #1
 80014da:	4935      	ldr	r1, [pc, #212]	; (80015b0 <display_cancion+0x170>)
 80014dc:	4835      	ldr	r0, [pc, #212]	; (80015b4 <display_cancion+0x174>)
 80014de:	f000 fee3 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 80014e2:	2128      	movs	r1, #40	; 0x28
 80014e4:	2012      	movs	r0, #18
 80014e6:	f000 fe49 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CD:Electronica", &Font_7x10, WHITE);
 80014ea:	2201      	movs	r2, #1
 80014ec:	4930      	ldr	r1, [pc, #192]	; (80015b0 <display_cancion+0x170>)
 80014ee:	4834      	ldr	r0, [pc, #208]	; (80015c0 <display_cancion+0x180>)
 80014f0:	f000 feda 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,50);
 80014f4:	2132      	movs	r1, #50	; 0x32
 80014f6:	2012      	movs	r0, #18
 80014f8:	f000 fe40 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CI:The Strokes", &Font_7x10, WHITE);
 80014fc:	2201      	movs	r2, #1
 80014fe:	492c      	ldr	r1, [pc, #176]	; (80015b0 <display_cancion+0x170>)
 8001500:	4830      	ldr	r0, [pc, #192]	; (80015c4 <display_cancion+0x184>)
 8001502:	f000 fed1 	bl	80022a8 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001506:	f000 fd93 	bl	8002030 <SSD1306_UpdateScreen>
		break;
 800150a:	e048      	b.n	800159e <display_cancion+0x15e>

	case 2:
		SSD1306_Clear();
 800150c:	f000 fef1 	bl	80022f2 <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 8001510:	2100      	movs	r1, #0
 8001512:	201e      	movs	r0, #30
 8001514:	f000 fe32 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 8001518:	2201      	movs	r2, #1
 800151a:	4923      	ldr	r1, [pc, #140]	; (80015a8 <display_cancion+0x168>)
 800151c:	4823      	ldr	r0, [pc, #140]	; (80015ac <display_cancion+0x16c>)
 800151e:	f000 fec3 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 8001522:	2119      	movs	r1, #25
 8001524:	2008      	movs	r0, #8
 8001526:	f000 fe29 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 800152a:	2201      	movs	r2, #1
 800152c:	4920      	ldr	r1, [pc, #128]	; (80015b0 <display_cancion+0x170>)
 800152e:	4821      	ldr	r0, [pc, #132]	; (80015b4 <display_cancion+0x174>)
 8001530:	f000 feba 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 8001534:	2128      	movs	r1, #40	; 0x28
 8001536:	2012      	movs	r0, #18
 8001538:	f000 fe20 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CD:Murmullo ", &Font_7x10, WHITE);
 800153c:	2201      	movs	r2, #1
 800153e:	491c      	ldr	r1, [pc, #112]	; (80015b0 <display_cancion+0x170>)
 8001540:	4821      	ldr	r0, [pc, #132]	; (80015c8 <display_cancion+0x188>)
 8001542:	f000 feb1 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,50);
 8001546:	2132      	movs	r1, #50	; 0x32
 8001548:	2012      	movs	r0, #18
 800154a:	f000 fe17 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* CI:Normal ", &Font_7x10, WHITE);
 800154e:	2201      	movs	r2, #1
 8001550:	4917      	ldr	r1, [pc, #92]	; (80015b0 <display_cancion+0x170>)
 8001552:	481e      	ldr	r0, [pc, #120]	; (80015cc <display_cancion+0x18c>)
 8001554:	f000 fea8 	bl	80022a8 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001558:	f000 fd6a 	bl	8002030 <SSD1306_UpdateScreen>
		break;
 800155c:	e01f      	b.n	800159e <display_cancion+0x15e>



	case 3:
		SSD1306_Clear();
 800155e:	f000 fec8 	bl	80022f2 <SSD1306_Clear>
		SSD1306_GotoXY(30,0);
 8001562:	2100      	movs	r1, #0
 8001564:	201e      	movs	r0, #30
 8001566:	f000 fe09 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("STATUS", &Font_11x18, WHITE);
 800156a:	2201      	movs	r2, #1
 800156c:	490e      	ldr	r1, [pc, #56]	; (80015a8 <display_cancion+0x168>)
 800156e:	480f      	ldr	r0, [pc, #60]	; (80015ac <display_cancion+0x16c>)
 8001570:	f000 fe9a 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(8,25);
 8001574:	2119      	movs	r1, #25
 8001576:	2008      	movs	r0, #8
 8001578:	f000 fe00 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("Reproduciendo...", &Font_7x10, WHITE);
 800157c:	2201      	movs	r2, #1
 800157e:	490c      	ldr	r1, [pc, #48]	; (80015b0 <display_cancion+0x170>)
 8001580:	480c      	ldr	r0, [pc, #48]	; (80015b4 <display_cancion+0x174>)
 8001582:	f000 fe91 	bl	80022a8 <SSD1306_Puts>
		SSD1306_GotoXY(18,40);
 8001586:	2128      	movs	r1, #40	; 0x28
 8001588:	2012      	movs	r0, #18
 800158a:	f000 fdf7 	bl	800217c <SSD1306_GotoXY>
		SSD1306_Puts("* Cancion", &Font_7x10, WHITE);
 800158e:	2201      	movs	r2, #1
 8001590:	4907      	ldr	r1, [pc, #28]	; (80015b0 <display_cancion+0x170>)
 8001592:	480f      	ldr	r0, [pc, #60]	; (80015d0 <display_cancion+0x190>)
 8001594:	f000 fe88 	bl	80022a8 <SSD1306_Puts>
		SSD1306_UpdateScreen();
 8001598:	f000 fd4a 	bl	8002030 <SSD1306_UpdateScreen>

	}

}
 800159c:	e7ff      	b.n	800159e <display_cancion+0x15e>
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000040 	.word	0x20000040
 80015ac:	08011854 	.word	0x08011854
 80015b0:	20000038 	.word	0x20000038
 80015b4:	0801185c 	.word	0x0801185c
 80015b8:	08011870 	.word	0x08011870
 80015bc:	08011880 	.word	0x08011880
 80015c0:	08011890 	.word	0x08011890
 80015c4:	080118a4 	.word	0x080118a4
 80015c8:	080118b8 	.word	0x080118b8
 80015cc:	080118c8 	.word	0x080118c8
 80015d0:	080118d8 	.word	0x080118d8

080015d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <MX_DMA_Init+0x78>)
 80015e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e2:	4a1a      	ldr	r2, [pc, #104]	; (800164c <MX_DMA_Init+0x78>)
 80015e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015e8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <MX_DMA_Init+0x78>)
 80015ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <MX_DMA_Init+0x78>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a13      	ldr	r2, [pc, #76]	; (800164c <MX_DMA_Init+0x78>)
 8001600:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <MX_DMA_Init+0x78>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2100      	movs	r1, #0
 8001616:	2010      	movs	r0, #16
 8001618:	f001 fc51 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800161c:	2010      	movs	r0, #16
 800161e:	f001 fc6a 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	203a      	movs	r0, #58	; 0x3a
 8001628:	f001 fc49 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800162c:	203a      	movs	r0, #58	; 0x3a
 800162e:	f001 fc62 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	2046      	movs	r0, #70	; 0x46
 8001638:	f001 fc41 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800163c:	2046      	movs	r0, #70	; 0x46
 800163e:	f001 fc5a 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023800 	.word	0x40023800

08001650 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	; 0x28
 8001654:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	4b59      	ldr	r3, [pc, #356]	; (80017d0 <MX_GPIO_Init+0x180>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	4a58      	ldr	r2, [pc, #352]	; (80017d0 <MX_GPIO_Init+0x180>)
 8001670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
 8001676:	4b56      	ldr	r3, [pc, #344]	; (80017d0 <MX_GPIO_Init+0x180>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	4b52      	ldr	r3, [pc, #328]	; (80017d0 <MX_GPIO_Init+0x180>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a51      	ldr	r2, [pc, #324]	; (80017d0 <MX_GPIO_Init+0x180>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b4f      	ldr	r3, [pc, #316]	; (80017d0 <MX_GPIO_Init+0x180>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0304 	and.w	r3, r3, #4
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	4a4a      	ldr	r2, [pc, #296]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6313      	str	r3, [r2, #48]	; 0x30
 80016ae:	4b48      	ldr	r3, [pc, #288]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
 80016be:	4b44      	ldr	r3, [pc, #272]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a43      	ldr	r2, [pc, #268]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016c4:	f043 0308 	orr.w	r3, r3, #8
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b41      	ldr	r3, [pc, #260]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	4b3d      	ldr	r3, [pc, #244]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	4a3c      	ldr	r2, [pc, #240]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	6313      	str	r3, [r2, #48]	; 0x30
 80016e6:	4b3a      	ldr	r3, [pc, #232]	; (80017d0 <MX_GPIO_Init+0x180>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|PC1_Pin|PC3_Pin, GPIO_PIN_RESET);
 80016f2:	2200      	movs	r2, #0
 80016f4:	210b      	movs	r1, #11
 80016f6:	4837      	ldr	r0, [pc, #220]	; (80017d4 <MX_GPIO_Init+0x184>)
 80016f8:	f002 fae0 	bl	8003cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin, GPIO_PIN_SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	21aa      	movs	r1, #170	; 0xaa
 8001700:	4835      	ldr	r0, [pc, #212]	; (80017d8 <MX_GPIO_Init+0x188>)
 8001702:	f002 fadb 	bl	8003cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PC1_Pin|PC3_Pin;
 8001706:	230b      	movs	r3, #11
 8001708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170a:	2301      	movs	r3, #1
 800170c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	482d      	ldr	r0, [pc, #180]	; (80017d4 <MX_GPIO_Init+0x184>)
 800171e:	f002 f865 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001722:	2301      	movs	r3, #1
 8001724:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001726:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800172a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800172c:	2302      	movs	r3, #2
 800172e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4619      	mov	r1, r3
 8001736:	4828      	ldr	r0, [pc, #160]	; (80017d8 <MX_GPIO_Init+0x188>)
 8001738:	f002 f858 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PA1_Pin|PA3_Pin|PA5_Pin|PA7_Pin;
 800173c:	23aa      	movs	r3, #170	; 0xaa
 800173e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001740:	2301      	movs	r3, #1
 8001742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	4619      	mov	r1, r3
 8001752:	4821      	ldr	r0, [pc, #132]	; (80017d8 <MX_GPIO_Init+0x188>)
 8001754:	f002 f84a 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PD9_Pin|PD11_Pin|PD13_Pin|PD15_Pin;
 8001758:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
 800175c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800175e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001764:	2301      	movs	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4619      	mov	r1, r3
 800176e:	481b      	ldr	r0, [pc, #108]	; (80017dc <MX_GPIO_Init+0x18c>)
 8001770:	f002 f83c 	bl	80037ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800177a:	2312      	movs	r3, #18
 800177c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800177e:	2301      	movs	r3, #1
 8001780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001782:	2303      	movs	r3, #3
 8001784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001786:	2304      	movs	r3, #4
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	4619      	mov	r1, r3
 8001790:	4813      	ldr	r0, [pc, #76]	; (80017e0 <MX_GPIO_Init+0x190>)
 8001792:	f002 f82b 	bl	80037ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	2006      	movs	r0, #6
 800179c:	f001 fb8f 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017a0:	2006      	movs	r0, #6
 80017a2:	f001 fba8 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	2017      	movs	r0, #23
 80017ac:	f001 fb87 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017b0:	2017      	movs	r0, #23
 80017b2:	f001 fba0 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2100      	movs	r1, #0
 80017ba:	2028      	movs	r0, #40	; 0x28
 80017bc:	f001 fb7f 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017c0:	2028      	movs	r0, #40	; 0x28
 80017c2:	f001 fb98 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	; 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020800 	.word	0x40020800
 80017d8:	40020000 	.word	0x40020000
 80017dc:	40020c00 	.word	0x40020c00
 80017e0:	40020400 	.word	0x40020400

080017e4 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <MX_I2C3_Init+0x50>)
 80017ea:	4a13      	ldr	r2, [pc, #76]	; (8001838 <MX_I2C3_Init+0x54>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_I2C3_Init+0x50>)
 80017f0:	4a12      	ldr	r2, [pc, #72]	; (800183c <MX_I2C3_Init+0x58>)
 80017f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_I2C3_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_I2C3_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <MX_I2C3_Init+0x50>)
 8001802:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001806:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <MX_I2C3_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <MX_I2C3_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <MX_I2C3_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <MX_I2C3_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <MX_I2C3_Init+0x50>)
 8001822:	f003 fe87 	bl	8005534 <HAL_I2C_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800182c:	f000 fb02 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000220 	.word	0x20000220
 8001838:	40005c00 	.word	0x40005c00
 800183c:	00061a80 	.word	0x00061a80

08001840 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a29      	ldr	r2, [pc, #164]	; (8001904 <HAL_I2C_MspInit+0xc4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d14b      	bne.n	80018fa <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	4b28      	ldr	r3, [pc, #160]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a27      	ldr	r2, [pc, #156]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b25      	ldr	r3, [pc, #148]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	4b21      	ldr	r3, [pc, #132]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a20      	ldr	r2, [pc, #128]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b1e      	ldr	r3, [pc, #120]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800189a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800189e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018a0:	2312      	movs	r3, #18
 80018a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018ac:	2304      	movs	r3, #4
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	4619      	mov	r1, r3
 80018b6:	4815      	ldr	r0, [pc, #84]	; (800190c <HAL_I2C_MspInit+0xcc>)
 80018b8:	f001 ff98 	bl	80037ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c2:	2312      	movs	r3, #18
 80018c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ca:	2303      	movs	r3, #3
 80018cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018ce:	2304      	movs	r3, #4
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	480d      	ldr	r0, [pc, #52]	; (8001910 <HAL_I2C_MspInit+0xd0>)
 80018da:	f001 ff87 	bl	80037ec <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b09      	ldr	r3, [pc, #36]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	4a08      	ldr	r2, [pc, #32]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 80018e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018ec:	6413      	str	r3, [r2, #64]	; 0x40
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <HAL_I2C_MspInit+0xc8>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	; 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40005c00 	.word	0x40005c00
 8001908:	40023800 	.word	0x40023800
 800190c:	40020800 	.word	0x40020800
 8001910:	40020000 	.word	0x40020000

08001914 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0b      	ldr	r2, [pc, #44]	; (8001950 <HAL_I2C_MspDeInit+0x3c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d10f      	bne.n	8001946 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_I2C_MspDeInit+0x40>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	4a0a      	ldr	r2, [pc, #40]	; (8001954 <HAL_I2C_MspDeInit+0x40>)
 800192c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001930:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001936:	4808      	ldr	r0, [pc, #32]	; (8001958 <HAL_I2C_MspDeInit+0x44>)
 8001938:	f002 f8dc 	bl	8003af4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 800193c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001940:	4806      	ldr	r0, [pc, #24]	; (800195c <HAL_I2C_MspDeInit+0x48>)
 8001942:	f002 f8d7 	bl	8003af4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40005c00 	.word	0x40005c00
 8001954:	40023800 	.word	0x40023800
 8001958:	40020800 	.word	0x40020800
 800195c:	40020000 	.word	0x40020000

08001960 <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001966:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <MX_I2S3_Init+0x58>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <MX_I2S3_Init+0x54>)
 800196c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001970:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001978:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <MX_I2S3_Init+0x54>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001984:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001986:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001988:	f64a 4244 	movw	r2, #44100	; 0xac44
 800198c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001994:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <MX_I2S3_Init+0x54>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800199a:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <MX_I2S3_Init+0x54>)
 800199c:	2200      	movs	r2, #0
 800199e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80019a0:	4804      	ldr	r0, [pc, #16]	; (80019b4 <MX_I2S3_Init+0x54>)
 80019a2:	f005 f873 	bl	8006a8c <HAL_I2S_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80019ac:	f000 fa42 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000274 	.word	0x20000274
 80019b8:	40003c00 	.word	0x40003c00

080019bc <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b090      	sub	sp, #64	; 0x40
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
 80019e4:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a4f      	ldr	r2, [pc, #316]	; (8001b28 <HAL_I2S_MspInit+0x16c>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	f040 8097 	bne.w	8001b20 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80019f2:	2301      	movs	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80019f6:	23c8      	movs	r3, #200	; 0xc8
 80019f8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80019fa:	2305      	movs	r3, #5
 80019fc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80019fe:	2302      	movs	r3, #2
 8001a00:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4618      	mov	r0, r3
 8001a08:	f006 fd78 	bl	80084fc <HAL_RCCEx_PeriphCLKConfig>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 8001a12:	f000 fa0f 	bl	8001e34 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b44      	ldr	r3, [pc, #272]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	4a43      	ldr	r2, [pc, #268]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a24:	6413      	str	r3, [r2, #64]	; 0x40
 8001a26:	4b41      	ldr	r3, [pc, #260]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b3d      	ldr	r3, [pc, #244]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a3c      	ldr	r2, [pc, #240]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b3a      	ldr	r3, [pc, #232]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a35      	ldr	r2, [pc, #212]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b33      	ldr	r3, [pc, #204]	; (8001b2c <HAL_I2S_MspInit+0x170>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0304 	and.w	r3, r3, #4
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a6a:	2310      	movs	r3, #16
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2300      	movs	r3, #0
 8001a78:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a7a:	2306      	movs	r3, #6
 8001a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a82:	4619      	mov	r1, r3
 8001a84:	482a      	ldr	r0, [pc, #168]	; (8001b30 <HAL_I2S_MspInit+0x174>)
 8001a86:	f001 feb1 	bl	80037ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8001a8a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a9c:	2306      	movs	r3, #6
 8001a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4823      	ldr	r0, [pc, #140]	; (8001b34 <HAL_I2S_MspInit+0x178>)
 8001aa8:	f001 fea0 	bl	80037ec <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001aac:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001aae:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <HAL_I2S_MspInit+0x180>)
 8001ab0:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ab8:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001aba:	2240      	movs	r2, #64	; 0x40
 8001abc:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ac6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001aca:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001acc:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ace:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ad2:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ad6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ada:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001adc:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ade:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ae2:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001ae6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001aea:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001aec:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001aee:	2204      	movs	r2, #4
 8001af0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001af2:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001af4:	2203      	movs	r2, #3
 8001af6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001b06:	f001 fa11 	bl	8002f2c <HAL_DMA_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <HAL_I2S_MspInit+0x158>
    {
      Error_Handler();
 8001b10:	f000 f990 	bl	8001e34 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a08      	ldr	r2, [pc, #32]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001b18:	639a      	str	r2, [r3, #56]	; 0x38
 8001b1a:	4a07      	ldr	r2, [pc, #28]	; (8001b38 <HAL_I2S_MspInit+0x17c>)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b20:	bf00      	nop
 8001b22:	3740      	adds	r7, #64	; 0x40
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40003c00 	.word	0x40003c00
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020000 	.word	0x40020000
 8001b34:	40020800 	.word	0x40020800
 8001b38:	200002bc 	.word	0x200002bc
 8001b3c:	40026088 	.word	0x40026088

08001b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b44:	f001 f84a 	bl	8002bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b48:	f000 f8dc 	bl	8001d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b4c:	f7ff fd80 	bl	8001650 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b50:	f7ff fd40 	bl	80015d4 <MX_DMA_Init>
  MX_I2S3_Init();
 8001b54:	f7ff ff04 	bl	8001960 <MX_I2S3_Init>
  MX_FATFS_Init();
 8001b58:	f008 fd5c 	bl	800a614 <MX_FATFS_Init>
  MX_USB_HOST_Init();
 8001b5c:	f00f f96c 	bl	8010e38 <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 8001b60:	f000 fd5a 	bl	8002618 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 8001b64:	f7ff fe3e 	bl	80017e4 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8001b68:	f000 f99e 	bl	8001ea8 <SSD1306_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001b6c:	f00f f98a 	bl	8010e84 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

   	    if (Appli_state == APPLICATION_READY)
 8001b70:	4b5b      	ldr	r3, [pc, #364]	; (8001ce0 <main+0x1a0>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d1f9      	bne.n	8001b6c <main+0x2c>
   	    {
   	    	Mount_USB();
 8001b78:	f7ff f920 	bl	8000dbc <Mount_USB>
   	    	AUDIO_PLAYER_Start(idx);
 8001b7c:	4b59      	ldr	r3, [pc, #356]	; (8001ce4 <main+0x1a4>)
 8001b7e:	f993 3000 	ldrsb.w	r3, [r3]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 fe3f 	bl	8002808 <AUDIO_PLAYER_Start>
   	    	Activar_Parlante(idS);
 8001b8a:	4b57      	ldr	r3, [pc, #348]	; (8001ce8 <main+0x1a8>)
 8001b8c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	4618      	mov	r0, r3
 8001b94:	f000 f954 	bl	8001e40 <Activar_Parlante>
   	    	while (1)
   	    	{
   	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001b98:	4b52      	ldr	r3, [pc, #328]	; (8001ce4 <main+0x1a4>)
 8001b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f000 fe90 	bl	80028c8 <AUDIO_PLAYER_Process>

   	    		if (next_song)
 8001ba8:	4b50      	ldr	r3, [pc, #320]	; (8001cec <main+0x1ac>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d022      	beq.n	8001bf6 <main+0xb6>
   	    		{
   	    			AudioState = AUDIO_STATE_PAUSE;
 8001bb0:	4b4f      	ldr	r3, [pc, #316]	; (8001cf0 <main+0x1b0>)
 8001bb2:	220a      	movs	r2, #10
 8001bb4:	701a      	strb	r2, [r3, #0]
   	    			idx = idx + 1;
 8001bb6:	4b4b      	ldr	r3, [pc, #300]	; (8001ce4 <main+0x1a4>)
 8001bb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	b25a      	sxtb	r2, r3
 8001bc4:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <main+0x1a4>)
 8001bc6:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx>(cantidad_wavs-1))
 8001bc8:	4b4a      	ldr	r3, [pc, #296]	; (8001cf4 <main+0x1b4>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b45      	ldr	r3, [pc, #276]	; (8001ce4 <main+0x1a4>)
 8001bd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	dc02      	bgt.n	8001bde <main+0x9e>
   	    			{
   	    				idx = 0;
 8001bd8:	4b42      	ldr	r3, [pc, #264]	; (8001ce4 <main+0x1a4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			next_song = false;
 8001bde:	4b43      	ldr	r3, [pc, #268]	; (8001cec <main+0x1ac>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001be4:	4b3f      	ldr	r3, [pc, #252]	; (8001ce4 <main+0x1a4>)
 8001be6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff fc28 	bl	8001440 <display_cancion>
   	    			AudioState = AUDIO_STATE_NEXT;
 8001bf0:	4b3f      	ldr	r3, [pc, #252]	; (8001cf0 <main+0x1b0>)
 8001bf2:	2205      	movs	r2, #5
 8001bf4:	701a      	strb	r2, [r3, #0]
      	    		};

   	    		if (next_speaker)
 8001bf6:	4b40      	ldr	r3, [pc, #256]	; (8001cf8 <main+0x1b8>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d023      	beq.n	8001c46 <main+0x106>
   	    		{
   	    			idS = idS + 1;
 8001bfe:	4b3a      	ldr	r3, [pc, #232]	; (8001ce8 <main+0x1a8>)
 8001c00:	f993 3000 	ldrsb.w	r3, [r3]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	3301      	adds	r3, #1
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	b25a      	sxtb	r2, r3
 8001c0c:	4b36      	ldr	r3, [pc, #216]	; (8001ce8 <main+0x1a8>)
 8001c0e:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS>NUM_PARLANTES - 1)
 8001c10:	4b35      	ldr	r3, [pc, #212]	; (8001ce8 <main+0x1a8>)
 8001c12:	f993 3000 	ldrsb.w	r3, [r3]
 8001c16:	2b05      	cmp	r3, #5
 8001c18:	dd02      	ble.n	8001c20 <main+0xe0>
   	    			{
   	    				idS = 0;
 8001c1a:	4b33      	ldr	r3, [pc, #204]	; (8001ce8 <main+0x1a8>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001c20:	4b31      	ldr	r3, [pc, #196]	; (8001ce8 <main+0x1a8>)
 8001c22:	f993 3000 	ldrsb.w	r3, [r3]
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f909 	bl	8001e40 <Activar_Parlante>
   	    			next_speaker = false;
 8001c2e:	4b32      	ldr	r3, [pc, #200]	; (8001cf8 <main+0x1b8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001c34:	4b2b      	ldr	r3, [pc, #172]	; (8001ce4 <main+0x1a4>)
 8001c36:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fc00 	bl	8001440 <display_cancion>
   	    			AudioState = AUDIO_STATE_PLAY;
 8001c40:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <main+0x1b0>)
 8001c42:	2203      	movs	r2, #3
 8001c44:	701a      	strb	r2, [r3, #0]
   	    		}

   	    		if (prev_song)
 8001c46:	4b2d      	ldr	r3, [pc, #180]	; (8001cfc <main+0x1bc>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d020      	beq.n	8001c90 <main+0x150>
   	    		{
   	    			idx = idx - 1;
 8001c4e:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <main+0x1a4>)
 8001c50:	f993 3000 	ldrsb.w	r3, [r3]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	3b01      	subs	r3, #1
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	b25a      	sxtb	r2, r3
 8001c5c:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <main+0x1a4>)
 8001c5e:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idx<0)
 8001c60:	4b20      	ldr	r3, [pc, #128]	; (8001ce4 <main+0x1a4>)
 8001c62:	f993 3000 	ldrsb.w	r3, [r3]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	da06      	bge.n	8001c78 <main+0x138>
   	    			{
   	    				idx = cantidad_wavs-1;
 8001c6a:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <main+0x1b4>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	b25a      	sxtb	r2, r3
 8001c74:	4b1b      	ldr	r3, [pc, #108]	; (8001ce4 <main+0x1a4>)
 8001c76:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			AudioState = AUDIO_STATE_PREVIOUS;
 8001c78:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <main+0x1b0>)
 8001c7a:	2206      	movs	r2, #6
 8001c7c:	701a      	strb	r2, [r3, #0]
   	    			prev_song = false;
 8001c7e:	4b1f      	ldr	r3, [pc, #124]	; (8001cfc <main+0x1bc>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <main+0x1a4>)
 8001c86:	f993 3000 	ldrsb.w	r3, [r3]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fbd8 	bl	8001440 <display_cancion>
   	    		};

   	    		if (prev_speaker)
 8001c90:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <main+0x1c0>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f43f af7f 	beq.w	8001b98 <main+0x58>

   	    		{
   	    			idS = idS - 1;
 8001c9a:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <main+0x1a8>)
 8001c9c:	f993 3000 	ldrsb.w	r3, [r3]
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	b25a      	sxtb	r2, r3
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <main+0x1a8>)
 8001caa:	701a      	strb	r2, [r3, #0]
   	    			/* Control de indice */
   	    			if(idS<0)
 8001cac:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <main+0x1a8>)
 8001cae:	f993 3000 	ldrsb.w	r3, [r3]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	da02      	bge.n	8001cbc <main+0x17c>
   	    			{
   	    				idS = NUM_PARLANTES - 1;
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <main+0x1a8>)
 8001cb8:	2205      	movs	r2, #5
 8001cba:	701a      	strb	r2, [r3, #0]
   	    			}
   	    			Activar_Parlante(idS);
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	; (8001ce8 <main+0x1a8>)
 8001cbe:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f000 f8bb 	bl	8001e40 <Activar_Parlante>
   	    			prev_speaker = false;
 8001cca:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <main+0x1c0>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]
   	    			display_cancion(idx);
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <main+0x1a4>)
 8001cd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fbb2 	bl	8001440 <display_cancion>
   	    		AUDIO_PLAYER_Process(TRUE,idx);
 8001cdc:	e75c      	b.n	8001b98 <main+0x58>
 8001cde:	bf00      	nop
 8001ce0:	200026c4 	.word	0x200026c4
 8001ce4:	20000320 	.word	0x20000320
 8001ce8:	20000321 	.word	0x20000321
 8001cec:	2000031c 	.word	0x2000031c
 8001cf0:	2000183c 	.word	0x2000183c
 8001cf4:	20000048 	.word	0x20000048
 8001cf8:	2000031e 	.word	0x2000031e
 8001cfc:	2000031d 	.word	0x2000031d
 8001d00:	2000031f 	.word	0x2000031f

08001d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b094      	sub	sp, #80	; 0x50
 8001d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d0a:	f107 0320 	add.w	r3, r7, #32
 8001d0e:	2230      	movs	r2, #48	; 0x30
 8001d10:	2100      	movs	r1, #0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f00f fc84 	bl	8011620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	4b27      	ldr	r3, [pc, #156]	; (8001dcc <SystemClock_Config+0xc8>)
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	4a26      	ldr	r2, [pc, #152]	; (8001dcc <SystemClock_Config+0xc8>)
 8001d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d36:	6413      	str	r3, [r2, #64]	; 0x40
 8001d38:	4b24      	ldr	r3, [pc, #144]	; (8001dcc <SystemClock_Config+0xc8>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d44:	2300      	movs	r3, #0
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	4b21      	ldr	r3, [pc, #132]	; (8001dd0 <SystemClock_Config+0xcc>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a20      	ldr	r2, [pc, #128]	; (8001dd0 <SystemClock_Config+0xcc>)
 8001d4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <SystemClock_Config+0xcc>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d5c:	607b      	str	r3, [r7, #4]
 8001d5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d60:	2301      	movs	r3, #1
 8001d62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d6e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d74:	2304      	movs	r3, #4
 8001d76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001d78:	23c0      	movs	r3, #192	; 0xc0
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001d80:	2308      	movs	r3, #8
 8001d82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d84:	f107 0320 	add.w	r3, r7, #32
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f005 ff1f 	bl	8007bcc <HAL_RCC_OscConfig>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d94:	f000 f84e 	bl	8001e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d98:	230f      	movs	r3, #15
 8001d9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001da4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001da8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001dae:	f107 030c 	add.w	r3, r7, #12
 8001db2:	2103      	movs	r1, #3
 8001db4:	4618      	mov	r0, r3
 8001db6:	f006 f981 	bl	80080bc <HAL_RCC_ClockConfig>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001dc0:	f000 f838 	bl	8001e34 <Error_Handler>
  }
}
 8001dc4:	bf00      	nop
 8001dc6:	3750      	adds	r7, #80	; 0x50
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	40007000 	.word	0x40007000

08001dd4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == PD15_Pin)
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001de4:	d102      	bne.n	8001dec <HAL_GPIO_EXTI_Callback+0x18>
	{
		next_song = true;
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <HAL_GPIO_EXTI_Callback+0x50>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD13_Pin)
 8001dec:	88fb      	ldrh	r3, [r7, #6]
 8001dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001df2:	d102      	bne.n	8001dfa <HAL_GPIO_EXTI_Callback+0x26>
	{
		next_speaker = true;
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <HAL_GPIO_EXTI_Callback+0x54>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD11_Pin)
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e00:	d102      	bne.n	8001e08 <HAL_GPIO_EXTI_Callback+0x34>
	{
		prev_speaker = true;
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_GPIO_EXTI_Callback+0x58>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
	}

	if (GPIO_Pin == PD9_Pin)
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e0e:	d102      	bne.n	8001e16 <HAL_GPIO_EXTI_Callback+0x42>
	{
		prev_song = true;
 8001e10:	4b07      	ldr	r3, [pc, #28]	; (8001e30 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001e12:	2201      	movs	r2, #1
 8001e14:	701a      	strb	r2, [r3, #0]
	}
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	2000031c 	.word	0x2000031c
 8001e28:	2000031e 	.word	0x2000031e
 8001e2c:	2000031f 	.word	0x2000031f
 8001e30:	2000031d 	.word	0x2000031d

08001e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e38:	b672      	cpsid	i
}
 8001e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <Error_Handler+0x8>
	...

08001e40 <Activar_Parlante>:
};


void Parlantes_Init(void) {}

void Activar_Parlante(uint8_t numero) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e021      	b.n	8001e94 <Activar_Parlante+0x54>
        if (i == (numero)) {
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d10d      	bne.n	8001e74 <Activar_Parlante+0x34>
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_RESET);
 8001e58:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <Activar_Parlante+0x64>)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001e60:	4a10      	ldr	r2, [pc, #64]	; (8001ea4 <Activar_Parlante+0x64>)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	4413      	add	r3, r2
 8001e68:	889b      	ldrh	r3, [r3, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f001 ff25 	bl	8003cbc <HAL_GPIO_WritePin>
 8001e72:	e00c      	b.n	8001e8e <Activar_Parlante+0x4e>
        } else {
            HAL_GPIO_WritePin(parlantes[i].puerto, parlantes[i].pin, GPIO_PIN_SET);
 8001e74:	4a0b      	ldr	r2, [pc, #44]	; (8001ea4 <Activar_Parlante+0x64>)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001e7c:	4a09      	ldr	r2, [pc, #36]	; (8001ea4 <Activar_Parlante+0x64>)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	4413      	add	r3, r2
 8001e84:	889b      	ldrh	r3, [r3, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f001 ff17 	bl	8003cbc <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_PARLANTES; i++) {
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	3301      	adds	r3, #1
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2b05      	cmp	r3, #5
 8001e98:	ddda      	ble.n	8001e50 <Activar_Parlante+0x10>
        }
    }
}
 8001e9a:	bf00      	nop
 8001e9c:	bf00      	nop
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	2000004c 	.word	0x2000004c

08001ea8 <SSD1306_Init>:
        }
    }
}

uint8_t SSD1306_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
	SSD1306_I2C_Init();
 8001eae:	f000 fa29 	bl	8002304 <SSD1306_I2C_Init>
	if(HAL_I2C_IsDeviceReady(&hi2c3, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK){
 8001eb2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2178      	movs	r1, #120	; 0x78
 8001eba:	485b      	ldr	r0, [pc, #364]	; (8002028 <SSD1306_Init+0x180>)
 8001ebc:	f004 f8cc 	bl	8006058 <HAL_I2C_IsDeviceReady>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <SSD1306_Init+0x22>
		return 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e0a9      	b.n	800201e <SSD1306_Init+0x176>
	}

	uint32_t p = 2500;
 8001eca:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001ece:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ed0:	e002      	b.n	8001ed8 <SSD1306_Init+0x30>
		p--;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f9      	bne.n	8001ed2 <SSD1306_Init+0x2a>

	SSD1306_WRITECOMMAND(0xAE);
 8001ede:	22ae      	movs	r2, #174	; 0xae
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	2078      	movs	r0, #120	; 0x78
 8001ee4:	f000 fa8a 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001ee8:	2220      	movs	r2, #32
 8001eea:	2100      	movs	r1, #0
 8001eec:	2078      	movs	r0, #120	; 0x78
 8001eee:	f000 fa85 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001ef2:	2210      	movs	r2, #16
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	2078      	movs	r0, #120	; 0x78
 8001ef8:	f000 fa80 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 8001efc:	22b0      	movs	r2, #176	; 0xb0
 8001efe:	2100      	movs	r1, #0
 8001f00:	2078      	movs	r0, #120	; 0x78
 8001f02:	f000 fa7b 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 8001f06:	22c8      	movs	r2, #200	; 0xc8
 8001f08:	2100      	movs	r1, #0
 8001f0a:	2078      	movs	r0, #120	; 0x78
 8001f0c:	f000 fa76 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2100      	movs	r1, #0
 8001f14:	2078      	movs	r0, #120	; 0x78
 8001f16:	f000 fa71 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001f1a:	2210      	movs	r2, #16
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	2078      	movs	r0, #120	; 0x78
 8001f20:	f000 fa6c 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 8001f24:	2240      	movs	r2, #64	; 0x40
 8001f26:	2100      	movs	r1, #0
 8001f28:	2078      	movs	r0, #120	; 0x78
 8001f2a:	f000 fa67 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001f2e:	2281      	movs	r2, #129	; 0x81
 8001f30:	2100      	movs	r1, #0
 8001f32:	2078      	movs	r0, #120	; 0x78
 8001f34:	f000 fa62 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001f38:	22ff      	movs	r2, #255	; 0xff
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	2078      	movs	r0, #120	; 0x78
 8001f3e:	f000 fa5d 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 8001f42:	22a1      	movs	r2, #161	; 0xa1
 8001f44:	2100      	movs	r1, #0
 8001f46:	2078      	movs	r0, #120	; 0x78
 8001f48:	f000 fa58 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 8001f4c:	22a6      	movs	r2, #166	; 0xa6
 8001f4e:	2100      	movs	r1, #0
 8001f50:	2078      	movs	r0, #120	; 0x78
 8001f52:	f000 fa53 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 8001f56:	22a8      	movs	r2, #168	; 0xa8
 8001f58:	2100      	movs	r1, #0
 8001f5a:	2078      	movs	r0, #120	; 0x78
 8001f5c:	f000 fa4e 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 8001f60:	223f      	movs	r2, #63	; 0x3f
 8001f62:	2100      	movs	r1, #0
 8001f64:	2078      	movs	r0, #120	; 0x78
 8001f66:	f000 fa49 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 8001f6a:	22a4      	movs	r2, #164	; 0xa4
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2078      	movs	r0, #120	; 0x78
 8001f70:	f000 fa44 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 8001f74:	22d3      	movs	r2, #211	; 0xd3
 8001f76:	2100      	movs	r1, #0
 8001f78:	2078      	movs	r0, #120	; 0x78
 8001f7a:	f000 fa3f 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2100      	movs	r1, #0
 8001f82:	2078      	movs	r0, #120	; 0x78
 8001f84:	f000 fa3a 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 8001f88:	22d5      	movs	r2, #213	; 0xd5
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	2078      	movs	r0, #120	; 0x78
 8001f8e:	f000 fa35 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 8001f92:	22f0      	movs	r2, #240	; 0xf0
 8001f94:	2100      	movs	r1, #0
 8001f96:	2078      	movs	r0, #120	; 0x78
 8001f98:	f000 fa30 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 8001f9c:	22d9      	movs	r2, #217	; 0xd9
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2078      	movs	r0, #120	; 0x78
 8001fa2:	f000 fa2b 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 8001fa6:	2222      	movs	r2, #34	; 0x22
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2078      	movs	r0, #120	; 0x78
 8001fac:	f000 fa26 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 8001fb0:	22da      	movs	r2, #218	; 0xda
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	2078      	movs	r0, #120	; 0x78
 8001fb6:	f000 fa21 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001fba:	2212      	movs	r2, #18
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	2078      	movs	r0, #120	; 0x78
 8001fc0:	f000 fa1c 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 8001fc4:	22db      	movs	r2, #219	; 0xdb
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	2078      	movs	r0, #120	; 0x78
 8001fca:	f000 fa17 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001fce:	2220      	movs	r2, #32
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	2078      	movs	r0, #120	; 0x78
 8001fd4:	f000 fa12 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 8001fd8:	228d      	movs	r2, #141	; 0x8d
 8001fda:	2100      	movs	r1, #0
 8001fdc:	2078      	movs	r0, #120	; 0x78
 8001fde:	f000 fa0d 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 8001fe2:	2214      	movs	r2, #20
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2078      	movs	r0, #120	; 0x78
 8001fe8:	f000 fa08 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 8001fec:	22af      	movs	r2, #175	; 0xaf
 8001fee:	2100      	movs	r1, #0
 8001ff0:	2078      	movs	r0, #120	; 0x78
 8001ff2:	f000 fa03 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001ff6:	222e      	movs	r2, #46	; 0x2e
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	2078      	movs	r0, #120	; 0x78
 8001ffc:	f000 f9fe 	bl	80023fc <SSD1306_I2C_Write>
	SSD1306_Fill(BLACK);
 8002000:	2000      	movs	r0, #0
 8002002:	f000 f843 	bl	800208c <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8002006:	f000 f813 	bl	8002030 <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <SSD1306_Init+0x184>)
 800200c:	2200      	movs	r2, #0
 800200e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <SSD1306_Init+0x184>)
 8002012:	2200      	movs	r2, #0
 8002014:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8002016:	4b05      	ldr	r3, [pc, #20]	; (800202c <SSD1306_Init+0x184>)
 8002018:	2201      	movs	r2, #1
 800201a:	715a      	strb	r2, [r3, #5]
	return 1;
 800201c:	2301      	movs	r3, #1
}
 800201e:	4618      	mov	r0, r3
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000220 	.word	0x20000220
 800202c:	20000724 	.word	0x20000724

08002030 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
	uint8_t m;
	for(m=0; m<8; m++)
 8002036:	2300      	movs	r3, #0
 8002038:	71fb      	strb	r3, [r7, #7]
 800203a:	e01d      	b.n	8002078 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	3b50      	subs	r3, #80	; 0x50
 8002040:	b2db      	uxtb	r3, r3
 8002042:	461a      	mov	r2, r3
 8002044:	2100      	movs	r1, #0
 8002046:	2078      	movs	r0, #120	; 0x78
 8002048:	f000 f9d8 	bl	80023fc <SSD1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800204c:	2200      	movs	r2, #0
 800204e:	2100      	movs	r1, #0
 8002050:	2078      	movs	r0, #120	; 0x78
 8002052:	f000 f9d3 	bl	80023fc <SSD1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002056:	2210      	movs	r2, #16
 8002058:	2100      	movs	r1, #0
 800205a:	2078      	movs	r0, #120	; 0x78
 800205c:	f000 f9ce 	bl	80023fc <SSD1306_I2C_Write>
		SSD1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	01db      	lsls	r3, r3, #7
 8002064:	4a08      	ldr	r2, [pc, #32]	; (8002088 <SSD1306_UpdateScreen+0x58>)
 8002066:	441a      	add	r2, r3
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	2140      	movs	r1, #64	; 0x40
 800206c:	2078      	movs	r0, #120	; 0x78
 800206e:	f000 f95f 	bl	8002330 <SSD1306_I2C_WriteMulti>
	for(m=0; m<8; m++)
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	3301      	adds	r3, #1
 8002076:	71fb      	strb	r3, [r7, #7]
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	2b07      	cmp	r3, #7
 800207c:	d9de      	bls.n	800203c <SSD1306_UpdateScreen+0xc>
	}
}
 800207e:	bf00      	nop
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000324 	.word	0x20000324

0800208c <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d101      	bne.n	80020a0 <SSD1306_Fill+0x14>
 800209c:	2300      	movs	r3, #0
 800209e:	e000      	b.n	80020a2 <SSD1306_Fill+0x16>
 80020a0:	23ff      	movs	r3, #255	; 0xff
 80020a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020a6:	4619      	mov	r1, r3
 80020a8:	4803      	ldr	r0, [pc, #12]	; (80020b8 <SSD1306_Fill+0x2c>)
 80020aa:	f00f fab9 	bl	8011620 <memset>
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000324 	.word	0x20000324

080020bc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	80fb      	strh	r3, [r7, #6]
 80020c6:	460b      	mov	r3, r1
 80020c8:	80bb      	strh	r3, [r7, #4]
 80020ca:	4613      	mov	r3, r2
 80020cc:	70fb      	strb	r3, [r7, #3]
	if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT){
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	2b7f      	cmp	r3, #127	; 0x7f
 80020d2:	d848      	bhi.n	8002166 <SSD1306_DrawPixel+0xaa>
 80020d4:	88bb      	ldrh	r3, [r7, #4]
 80020d6:	2b3f      	cmp	r3, #63	; 0x3f
 80020d8:	d845      	bhi.n	8002166 <SSD1306_DrawPixel+0xaa>
		return;
	}

	if(SSD1306.Inverted){
 80020da:	4b26      	ldr	r3, [pc, #152]	; (8002174 <SSD1306_DrawPixel+0xb8>)
 80020dc:	791b      	ldrb	r3, [r3, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d006      	beq.n	80020f0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80020e2:	78fb      	ldrb	r3, [r7, #3]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bf0c      	ite	eq
 80020e8:	2301      	moveq	r3, #1
 80020ea:	2300      	movne	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	70fb      	strb	r3, [r7, #3]
	}

	if(color == WHITE){
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d11a      	bne.n	800212c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80020f6:	88fa      	ldrh	r2, [r7, #6]
 80020f8:	88bb      	ldrh	r3, [r7, #4]
 80020fa:	08db      	lsrs	r3, r3, #3
 80020fc:	b298      	uxth	r0, r3
 80020fe:	4603      	mov	r3, r0
 8002100:	01db      	lsls	r3, r3, #7
 8002102:	4413      	add	r3, r2
 8002104:	4a1c      	ldr	r2, [pc, #112]	; (8002178 <SSD1306_DrawPixel+0xbc>)
 8002106:	5cd3      	ldrb	r3, [r2, r3]
 8002108:	b25a      	sxtb	r2, r3
 800210a:	88bb      	ldrh	r3, [r7, #4]
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	2101      	movs	r1, #1
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	b25b      	sxtb	r3, r3
 8002118:	4313      	orrs	r3, r2
 800211a:	b259      	sxtb	r1, r3
 800211c:	88fa      	ldrh	r2, [r7, #6]
 800211e:	4603      	mov	r3, r0
 8002120:	01db      	lsls	r3, r3, #7
 8002122:	4413      	add	r3, r2
 8002124:	b2c9      	uxtb	r1, r1
 8002126:	4a14      	ldr	r2, [pc, #80]	; (8002178 <SSD1306_DrawPixel+0xbc>)
 8002128:	54d1      	strb	r1, [r2, r3]
 800212a:	e01d      	b.n	8002168 <SSD1306_DrawPixel+0xac>
	}else{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800212c:	88fa      	ldrh	r2, [r7, #6]
 800212e:	88bb      	ldrh	r3, [r7, #4]
 8002130:	08db      	lsrs	r3, r3, #3
 8002132:	b298      	uxth	r0, r3
 8002134:	4603      	mov	r3, r0
 8002136:	01db      	lsls	r3, r3, #7
 8002138:	4413      	add	r3, r2
 800213a:	4a0f      	ldr	r2, [pc, #60]	; (8002178 <SSD1306_DrawPixel+0xbc>)
 800213c:	5cd3      	ldrb	r3, [r2, r3]
 800213e:	b25a      	sxtb	r2, r3
 8002140:	88bb      	ldrh	r3, [r7, #4]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	2101      	movs	r1, #1
 8002148:	fa01 f303 	lsl.w	r3, r1, r3
 800214c:	b25b      	sxtb	r3, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	b25b      	sxtb	r3, r3
 8002152:	4013      	ands	r3, r2
 8002154:	b259      	sxtb	r1, r3
 8002156:	88fa      	ldrh	r2, [r7, #6]
 8002158:	4603      	mov	r3, r0
 800215a:	01db      	lsls	r3, r3, #7
 800215c:	4413      	add	r3, r2
 800215e:	b2c9      	uxtb	r1, r1
 8002160:	4a05      	ldr	r2, [pc, #20]	; (8002178 <SSD1306_DrawPixel+0xbc>)
 8002162:	54d1      	strb	r1, [r2, r3]
 8002164:	e000      	b.n	8002168 <SSD1306_DrawPixel+0xac>
		return;
 8002166:	bf00      	nop
	}
}
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	20000724 	.word	0x20000724
 8002178:	20000324 	.word	0x20000324

0800217c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	460a      	mov	r2, r1
 8002186:	80fb      	strh	r3, [r7, #6]
 8002188:	4613      	mov	r3, r2
 800218a:	80bb      	strh	r3, [r7, #4]
	SSD1306.CurrentX = x;
 800218c:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <SSD1306_GotoXY+0x28>)
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002192:	4a04      	ldr	r2, [pc, #16]	; (80021a4 <SSD1306_GotoXY+0x28>)
 8002194:	88bb      	ldrh	r3, [r7, #4]
 8002196:	8053      	strh	r3, [r2, #2]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	20000724 	.word	0x20000724

080021a8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	6039      	str	r1, [r7, #0]
 80021b2:	71fb      	strb	r3, [r7, #7]
 80021b4:	4613      	mov	r3, r2
 80021b6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	if(SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) || SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)){
 80021b8:	4b3a      	ldr	r3, [pc, #232]	; (80022a4 <SSD1306_Putc+0xfc>)
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	2b7f      	cmp	r3, #127	; 0x7f
 80021c6:	dc07      	bgt.n	80021d8 <SSD1306_Putc+0x30>
 80021c8:	4b36      	ldr	r3, [pc, #216]	; (80022a4 <SSD1306_Putc+0xfc>)
 80021ca:	885b      	ldrh	r3, [r3, #2]
 80021cc:	461a      	mov	r2, r3
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	785b      	ldrb	r3, [r3, #1]
 80021d2:	4413      	add	r3, r2
 80021d4:	2b3f      	cmp	r3, #63	; 0x3f
 80021d6:	dd01      	ble.n	80021dc <SSD1306_Putc+0x34>
		return 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	e05e      	b.n	800229a <SSD1306_Putc+0xf2>
	}

	for(i=0; i<Font->FontHeight; i++){
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e04b      	b.n	800227a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	3b20      	subs	r3, #32
 80021ea:	6839      	ldr	r1, [r7, #0]
 80021ec:	7849      	ldrb	r1, [r1, #1]
 80021ee:	fb01 f303 	mul.w	r3, r1, r3
 80021f2:	4619      	mov	r1, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	440b      	add	r3, r1
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	60fb      	str	r3, [r7, #12]
		for(j=0; j<Font->FontWidth; j++){
 8002200:	2300      	movs	r3, #0
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	e030      	b.n	8002268 <SSD1306_Putc+0xc0>
			if((b << j) & 0x8000){
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d010      	beq.n	8002238 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8002216:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <SSD1306_Putc+0xfc>)
 8002218:	881a      	ldrh	r2, [r3, #0]
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	b29b      	uxth	r3, r3
 800221e:	4413      	add	r3, r2
 8002220:	b298      	uxth	r0, r3
 8002222:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <SSD1306_Putc+0xfc>)
 8002224:	885a      	ldrh	r2, [r3, #2]
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	b29b      	uxth	r3, r3
 800222a:	4413      	add	r3, r2
 800222c:	b29b      	uxth	r3, r3
 800222e:	79ba      	ldrb	r2, [r7, #6]
 8002230:	4619      	mov	r1, r3
 8002232:	f7ff ff43 	bl	80020bc <SSD1306_DrawPixel>
 8002236:	e014      	b.n	8002262 <SSD1306_Putc+0xba>
			}else{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <SSD1306_Putc+0xfc>)
 800223a:	881a      	ldrh	r2, [r3, #0]
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	b29b      	uxth	r3, r3
 8002240:	4413      	add	r3, r2
 8002242:	b298      	uxth	r0, r3
 8002244:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <SSD1306_Putc+0xfc>)
 8002246:	885a      	ldrh	r2, [r3, #2]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	b29b      	uxth	r3, r3
 800224c:	4413      	add	r3, r2
 800224e:	b299      	uxth	r1, r3
 8002250:	79bb      	ldrb	r3, [r7, #6]
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf0c      	ite	eq
 8002256:	2301      	moveq	r3, #1
 8002258:	2300      	movne	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	461a      	mov	r2, r3
 800225e:	f7ff ff2d 	bl	80020bc <SSD1306_DrawPixel>
		for(j=0; j<Font->FontWidth; j++){
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	3301      	adds	r3, #1
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	461a      	mov	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	4293      	cmp	r3, r2
 8002272:	d3c8      	bcc.n	8002206 <SSD1306_Putc+0x5e>
	for(i=0; i<Font->FontHeight; i++){
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	3301      	adds	r3, #1
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	785b      	ldrb	r3, [r3, #1]
 800227e:	461a      	mov	r2, r3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	4293      	cmp	r3, r2
 8002284:	d3ad      	bcc.n	80021e2 <SSD1306_Putc+0x3a>
			}
		}
	}
	SSD1306.CurrentX += Font->FontWidth;
 8002286:	4b07      	ldr	r3, [pc, #28]	; (80022a4 <SSD1306_Putc+0xfc>)
 8002288:	881a      	ldrh	r2, [r3, #0]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	b29b      	uxth	r3, r3
 8002290:	4413      	add	r3, r2
 8002292:	b29a      	uxth	r2, r3
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <SSD1306_Putc+0xfc>)
 8002296:	801a      	strh	r2, [r3, #0]
	return ch;
 8002298:	79fb      	ldrb	r3, [r7, #7]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000724 	.word	0x20000724

080022a8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	4613      	mov	r3, r2
 80022b4:	71fb      	strb	r3, [r7, #7]
	while(*str)
 80022b6:	e012      	b.n	80022de <SSD1306_Puts+0x36>
	{
		if(SSD1306_Putc(*str, Font, color) != *str){
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	79fa      	ldrb	r2, [r7, #7]
 80022be:	68b9      	ldr	r1, [r7, #8]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff ff71 	bl	80021a8 <SSD1306_Putc>
 80022c6:	4603      	mov	r3, r0
 80022c8:	461a      	mov	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d002      	beq.n	80022d8 <SSD1306_Puts+0x30>
			return *str;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	e008      	b.n	80022ea <SSD1306_Puts+0x42>
		}
		str++;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	3301      	adds	r3, #1
 80022dc:	60fb      	str	r3, [r7, #12]
	while(*str)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1e8      	bne.n	80022b8 <SSD1306_Puts+0x10>
	}
	return *str;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	781b      	ldrb	r3, [r3, #0]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear(void)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 80022f6:	2000      	movs	r0, #0
 80022f8:	f7ff fec8 	bl	800208c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80022fc:	f7ff fe98 	bl	8002030 <SSD1306_UpdateScreen>
}
 8002300:	bf00      	nop
 8002302:	bd80      	pop	{r7, pc}

08002304 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void SSD1306_I2C_Init(void)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <SSD1306_I2C_Init+0x28>)
 800230c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800230e:	e002      	b.n	8002316 <SSD1306_I2C_Init+0x12>
		p--;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	3b01      	subs	r3, #1
 8002314:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f9      	bne.n	8002310 <SSD1306_I2C_Init+0xc>
}
 800231c:	bf00      	nop
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	0003d090 	.word	0x0003d090

08002330 <SSD1306_I2C_WriteMulti>:

void SSD1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count)
{
 8002330:	b590      	push	{r4, r7, lr}
 8002332:	b0c7      	sub	sp, #284	; 0x11c
 8002334:	af02      	add	r7, sp, #8
 8002336:	4604      	mov	r4, r0
 8002338:	4608      	mov	r0, r1
 800233a:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800233e:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002342:	600a      	str	r2, [r1, #0]
 8002344:	4619      	mov	r1, r3
 8002346:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800234a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800234e:	4622      	mov	r2, r4
 8002350:	701a      	strb	r2, [r3, #0]
 8002352:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002356:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 800235a:	4602      	mov	r2, r0
 800235c:	701a      	strb	r2, [r3, #0]
 800235e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002362:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002366:	460a      	mov	r2, r1
 8002368:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 800236a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800236e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002372:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002376:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 800237a:	7812      	ldrb	r2, [r2, #0]
 800237c:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 800237e:	2300      	movs	r3, #0
 8002380:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002384:	e015      	b.n	80023b2 <SSD1306_I2C_WriteMulti+0x82>
	dt[i+1] = data[i];
 8002386:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800238a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800238e:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	441a      	add	r2, r3
 8002396:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800239a:	3301      	adds	r3, #1
 800239c:	7811      	ldrb	r1, [r2, #0]
 800239e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80023a2:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 80023a6:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80023a8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80023ac:	3301      	adds	r3, #1
 80023ae:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80023b2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80023bc:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80023c0:	8812      	ldrh	r2, [r2, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d8df      	bhi.n	8002386 <SSD1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(&hi2c3, address, dt, count+1, 10);
 80023c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023ca:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b299      	uxth	r1, r3
 80023d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023d6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f107 020c 	add.w	r2, r7, #12
 80023e4:	200a      	movs	r0, #10
 80023e6:	9000      	str	r0, [sp, #0]
 80023e8:	4803      	ldr	r0, [pc, #12]	; (80023f8 <SSD1306_I2C_WriteMulti+0xc8>)
 80023ea:	f003 fa17 	bl	800581c <HAL_I2C_Master_Transmit>
}
 80023ee:	bf00      	nop
 80023f0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd90      	pop	{r4, r7, pc}
 80023f8:	20000220 	.word	0x20000220

080023fc <SSD1306_I2C_Write>:


void SSD1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af02      	add	r7, sp, #8
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
 8002406:	460b      	mov	r3, r1
 8002408:	71bb      	strb	r3, [r7, #6]
 800240a:	4613      	mov	r3, r2
 800240c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800240e:	79bb      	ldrb	r3, [r7, #6]
 8002410:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002412:	797b      	ldrb	r3, [r7, #5]
 8002414:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c3, address, dt, 2, 10);
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	b299      	uxth	r1, r3
 800241a:	f107 020c 	add.w	r2, r7, #12
 800241e:	230a      	movs	r3, #10
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	2302      	movs	r3, #2
 8002424:	4803      	ldr	r0, [pc, #12]	; (8002434 <SSD1306_I2C_Write+0x38>)
 8002426:	f003 f9f9 	bl	800581c <HAL_I2C_Master_Transmit>
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000220 	.word	0x20000220

08002438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <HAL_MspInit+0x4c>)
 8002444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002446:	4a0f      	ldr	r2, [pc, #60]	; (8002484 <HAL_MspInit+0x4c>)
 8002448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800244c:	6453      	str	r3, [r2, #68]	; 0x44
 800244e:	4b0d      	ldr	r3, [pc, #52]	; (8002484 <HAL_MspInit+0x4c>)
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	603b      	str	r3, [r7, #0]
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_MspInit+0x4c>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	4a08      	ldr	r2, [pc, #32]	; (8002484 <HAL_MspInit+0x4c>)
 8002464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002468:	6413      	str	r3, [r2, #64]	; 0x40
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_MspInit+0x4c>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002476:	2007      	movs	r0, #7
 8002478:	f000 fd16 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40023800 	.word	0x40023800

08002488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800248c:	e7fe      	b.n	800248c <NMI_Handler+0x4>

0800248e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002492:	e7fe      	b.n	8002492 <HardFault_Handler+0x4>

08002494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002498:	e7fe      	b.n	8002498 <MemManage_Handler+0x4>

0800249a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800249e:	e7fe      	b.n	800249e <BusFault_Handler+0x4>

080024a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a4:	e7fe      	b.n	80024a4 <UsageFault_Handler+0x4>

080024a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a6:	b480      	push	{r7}
 80024a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d4:	f000 fbd4 	bl	8002c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	bd80      	pop	{r7, pc}

080024dc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80024e0:	2001      	movs	r0, #1
 80024e2:	f001 fc05 	bl	8003cf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <DMA1_Stream5_IRQHandler+0x10>)
 80024f2:	f000 ff11 	bl	8003318 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200002bc 	.word	0x200002bc

08002500 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD9_Pin);
 8002504:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002508:	f001 fbf2 	bl	8003cf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800250c:	bf00      	nop
 800250e:	bd80      	pop	{r7, pc}

08002510 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <USART1_IRQHandler+0x10>)
 8002516:	f006 f9d1 	bl	80088bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000730 	.word	0x20000730

08002524 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PD11_Pin);
 8002528:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800252c:	f001 fbe0 	bl	8003cf0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD13_Pin);
 8002530:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002534:	f001 fbdc 	bl	8003cf0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PD15_Pin);
 8002538:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800253c:	f001 fbd8 	bl	8003cf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}

08002544 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <DMA2_Stream2_IRQHandler+0x10>)
 800254a:	f000 fee5 	bl	8003318 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000774 	.word	0x20000774

08002558 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <OTG_FS_IRQHandler+0x10>)
 800255e:	f001 fe49 	bl	80041f4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200026c8 	.word	0x200026c8

0800256c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <DMA2_Stream7_IRQHandler+0x10>)
 8002572:	f000 fed1 	bl	8003318 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200007d4 	.word	0x200007d4

08002580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002588:	4a14      	ldr	r2, [pc, #80]	; (80025dc <_sbrk+0x5c>)
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <_sbrk+0x60>)
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002594:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <_sbrk+0x64>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d102      	bne.n	80025a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800259c:	4b11      	ldr	r3, [pc, #68]	; (80025e4 <_sbrk+0x64>)
 800259e:	4a12      	ldr	r2, [pc, #72]	; (80025e8 <_sbrk+0x68>)
 80025a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d207      	bcs.n	80025c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025b0:	f00f f878 	bl	80116a4 <__errno>
 80025b4:	4603      	mov	r3, r0
 80025b6:	220c      	movs	r2, #12
 80025b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ba:	f04f 33ff 	mov.w	r3, #4294967295
 80025be:	e009      	b.n	80025d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <_sbrk+0x64>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025c6:	4b07      	ldr	r3, [pc, #28]	; (80025e4 <_sbrk+0x64>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <_sbrk+0x64>)
 80025d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025d2:	68fb      	ldr	r3, [r7, #12]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20020000 	.word	0x20020000
 80025e0:	00000400 	.word	0x00000400
 80025e4:	2000072c 	.word	0x2000072c
 80025e8:	20002b18 	.word	0x20002b18

080025ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <SystemInit+0x28>)
 80025f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f6:	4a07      	ldr	r2, [pc, #28]	; (8002614 <SystemInit+0x28>)
 80025f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <SystemInit+0x28>)
 8002602:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002606:	609a      	str	r2, [r3, #8]
#endif
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <MX_USART1_UART_Init+0x50>)
 8002620:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002624:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002628:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002636:	4b0b      	ldr	r3, [pc, #44]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800263e:	220c      	movs	r2, #12
 8002640:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002642:	4b08      	ldr	r3, [pc, #32]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002648:	4b06      	ldr	r3, [pc, #24]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 800264a:	2200      	movs	r2, #0
 800264c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800264e:	4805      	ldr	r0, [pc, #20]	; (8002664 <MX_USART1_UART_Init+0x4c>)
 8002650:	f006 f8e6 	bl	8008820 <HAL_UART_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800265a:	f7ff fbeb 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000730 	.word	0x20000730
 8002668:	40011000 	.word	0x40011000

0800266c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a4c      	ldr	r2, [pc, #304]	; (80027bc <HAL_UART_MspInit+0x150>)
 800268a:	4293      	cmp	r3, r2
 800268c:	f040 8091 	bne.w	80027b2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002690:	2300      	movs	r3, #0
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	4b4a      	ldr	r3, [pc, #296]	; (80027c0 <HAL_UART_MspInit+0x154>)
 8002696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002698:	4a49      	ldr	r2, [pc, #292]	; (80027c0 <HAL_UART_MspInit+0x154>)
 800269a:	f043 0310 	orr.w	r3, r3, #16
 800269e:	6453      	str	r3, [r2, #68]	; 0x44
 80026a0:	4b47      	ldr	r3, [pc, #284]	; (80027c0 <HAL_UART_MspInit+0x154>)
 80026a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a4:	f003 0310 	and.w	r3, r3, #16
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ac:	2300      	movs	r3, #0
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	4b43      	ldr	r3, [pc, #268]	; (80027c0 <HAL_UART_MspInit+0x154>)
 80026b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b4:	4a42      	ldr	r2, [pc, #264]	; (80027c0 <HAL_UART_MspInit+0x154>)
 80026b6:	f043 0301 	orr.w	r3, r3, #1
 80026ba:	6313      	str	r3, [r2, #48]	; 0x30
 80026bc:	4b40      	ldr	r3, [pc, #256]	; (80027c0 <HAL_UART_MspInit+0x154>)
 80026be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80026c8:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 80026cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ce:	2302      	movs	r3, #2
 80026d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d6:	2303      	movs	r3, #3
 80026d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026da:	2307      	movs	r3, #7
 80026dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026de:	f107 0314 	add.w	r3, r7, #20
 80026e2:	4619      	mov	r1, r3
 80026e4:	4837      	ldr	r0, [pc, #220]	; (80027c4 <HAL_UART_MspInit+0x158>)
 80026e6:	f001 f881 	bl	80037ec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80026ea:	4b37      	ldr	r3, [pc, #220]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 80026ec:	4a37      	ldr	r2, [pc, #220]	; (80027cc <HAL_UART_MspInit+0x160>)
 80026ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80026f0:	4b35      	ldr	r3, [pc, #212]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 80026f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026f6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f8:	4b33      	ldr	r3, [pc, #204]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fe:	4b32      	ldr	r3, [pc, #200]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002700:	2200      	movs	r2, #0
 8002702:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002704:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002706:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800270a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800270c:	4b2e      	ldr	r3, [pc, #184]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 800270e:	2200      	movs	r2, #0
 8002710:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002712:	4b2d      	ldr	r3, [pc, #180]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002718:	4b2b      	ldr	r3, [pc, #172]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 800271a:	2200      	movs	r2, #0
 800271c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800271e:	4b2a      	ldr	r3, [pc, #168]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002720:	2200      	movs	r2, #0
 8002722:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002724:	4b28      	ldr	r3, [pc, #160]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002726:	2200      	movs	r2, #0
 8002728:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800272a:	4827      	ldr	r0, [pc, #156]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 800272c:	f000 fbfe 	bl	8002f2c <HAL_DMA_Init>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002736:	f7ff fb7d 	bl	8001e34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a22      	ldr	r2, [pc, #136]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 800273e:	639a      	str	r2, [r3, #56]	; 0x38
 8002740:	4a21      	ldr	r2, [pc, #132]	; (80027c8 <HAL_UART_MspInit+0x15c>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002746:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002748:	4a22      	ldr	r2, [pc, #136]	; (80027d4 <HAL_UART_MspInit+0x168>)
 800274a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800274c:	4b20      	ldr	r3, [pc, #128]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800274e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002752:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002754:	4b1e      	ldr	r3, [pc, #120]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002756:	2240      	movs	r2, #64	; 0x40
 8002758:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800275a:	4b1d      	ldr	r3, [pc, #116]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800275c:	2200      	movs	r2, #0
 800275e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002760:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002762:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002766:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002768:	4b19      	ldr	r3, [pc, #100]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800276a:	2200      	movs	r2, #0
 800276c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800276e:	4b18      	ldr	r3, [pc, #96]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002770:	2200      	movs	r2, #0
 8002772:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002774:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002776:	2200      	movs	r2, #0
 8002778:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800277a:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800277c:	2200      	movs	r2, #0
 800277e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002780:	4b13      	ldr	r3, [pc, #76]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002782:	2200      	movs	r2, #0
 8002784:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002786:	4812      	ldr	r0, [pc, #72]	; (80027d0 <HAL_UART_MspInit+0x164>)
 8002788:	f000 fbd0 	bl	8002f2c <HAL_DMA_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002792:	f7ff fb4f 	bl	8001e34 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a0d      	ldr	r2, [pc, #52]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800279a:	635a      	str	r2, [r3, #52]	; 0x34
 800279c:	4a0c      	ldr	r2, [pc, #48]	; (80027d0 <HAL_UART_MspInit+0x164>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027a2:	2200      	movs	r2, #0
 80027a4:	2100      	movs	r1, #0
 80027a6:	2025      	movs	r0, #37	; 0x25
 80027a8:	f000 fb89 	bl	8002ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027ac:	2025      	movs	r0, #37	; 0x25
 80027ae:	f000 fba2 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80027b2:	bf00      	nop
 80027b4:	3728      	adds	r7, #40	; 0x28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40011000 	.word	0x40011000
 80027c0:	40023800 	.word	0x40023800
 80027c4:	40020000 	.word	0x40020000
 80027c8:	20000774 	.word	0x20000774
 80027cc:	40026440 	.word	0x40026440
 80027d0:	200007d4 	.word	0x200007d4
 80027d4:	400264b8 	.word	0x400264b8

080027d8 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 80027e0:	4b08      	ldr	r3, [pc, #32]	; (8002804 <PlayerInit+0x2c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	4619      	mov	r1, r3
 80027ea:	2003      	movs	r0, #3
 80027ec:	f7fd fe72 	bl	80004d4 <AUDIO_OUT_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <PlayerInit+0x22>
	{
		return 1;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <PlayerInit+0x24>
	}
	else
	{
		return 0;
 80027fa:	2300      	movs	r3, #0
	}
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000080 	.word	0x20000080

08002808 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
  UINT bytesread;

  f_close(&WavFile);
 8002812:	4828      	ldr	r0, [pc, #160]	; (80028b4 <AUDIO_PLAYER_Start+0xac>)
 8002814:	f00d fee5 	bl	80105e2 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8002818:	f7fe fac2 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 800281c:	4603      	mov	r3, r0
 800281e:	461a      	mov	r2, r3
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	b29b      	uxth	r3, r3
 8002824:	429a      	cmp	r2, r3
 8002826:	d93f      	bls.n	80028a8 <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8002828:	79fa      	ldrb	r2, [r7, #7]
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	00db      	lsls	r3, r3, #3
 8002832:	4413      	add	r3, r2
 8002834:	4a20      	ldr	r2, [pc, #128]	; (80028b8 <AUDIO_PLAYER_Start+0xb0>)
 8002836:	4413      	add	r3, r2
 8002838:	3301      	adds	r3, #1
 800283a:	2201      	movs	r2, #1
 800283c:	4619      	mov	r1, r3
 800283e:	481d      	ldr	r0, [pc, #116]	; (80028b4 <AUDIO_PLAYER_Start+0xac>)
 8002840:	f00d fb54 	bl	800feec <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8002844:	f107 030c 	add.w	r3, r7, #12
 8002848:	222c      	movs	r2, #44	; 0x2c
 800284a:	491c      	ldr	r1, [pc, #112]	; (80028bc <AUDIO_PLAYER_Start+0xb4>)
 800284c:	4819      	ldr	r0, [pc, #100]	; (80028b4 <AUDIO_PLAYER_Start+0xac>)
 800284e:	f00d fd0b 	bl	8010268 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8002852:	4b1a      	ldr	r3, [pc, #104]	; (80028bc <AUDIO_PLAYER_Start+0xb4>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff ffbe 	bl	80027d8 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 800285c:	4b18      	ldr	r3, [pc, #96]	; (80028c0 <AUDIO_PLAYER_Start+0xb8>)
 800285e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8002866:	2100      	movs	r1, #0
 8002868:	4812      	ldr	r0, [pc, #72]	; (80028b4 <AUDIO_PLAYER_Start+0xac>)
 800286a:	f00d fee4 	bl	8010636 <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 800286e:	f107 030c 	add.w	r3, r7, #12
 8002872:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002876:	4912      	ldr	r1, [pc, #72]	; (80028c0 <AUDIO_PLAYER_Start+0xb8>)
 8002878:	480e      	ldr	r0, [pc, #56]	; (80028b4 <AUDIO_PLAYER_Start+0xac>)
 800287a:	f00d fcf5 	bl	8010268 <f_read>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d111      	bne.n	80028a8 <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8002884:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <AUDIO_PLAYER_Start+0xbc>)
 8002886:	2203      	movs	r2, #3
 8002888:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00b      	beq.n	80028a8 <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8002890:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002894:	480a      	ldr	r0, [pc, #40]	; (80028c0 <AUDIO_PLAYER_Start+0xb8>)
 8002896:	f7fd fe6b 	bl	8000570 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4a08      	ldr	r2, [pc, #32]	; (80028c0 <AUDIO_PLAYER_Start+0xb8>)
 800289e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80028a2:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e000      	b.n	80028aa <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 80028a8:	2301      	movs	r3, #1
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20001c48 	.word	0x20001c48
 80028b8:	20001840 	.word	0x20001840
 80028bc:	20001c1c 	.word	0x20001c1c
 80028c0:	20000834 	.word	0x20000834
 80028c4:	2000183c 	.word	0x2000183c

080028c8 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop, uint8_t idx)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	460a      	mov	r2, r1
 80028d2:	71fb      	strb	r3, [r7, #7]
 80028d4:	4613      	mov	r3, r2
 80028d6:	71bb      	strb	r3, [r7, #6]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 80028dc:	4b8f      	ldr	r3, [pc, #572]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	3b03      	subs	r3, #3
 80028e2:	2b0c      	cmp	r3, #12
 80028e4:	f200 8111 	bhi.w	8002b0a <AUDIO_PLAYER_Process+0x242>
 80028e8:	a201      	add	r2, pc, #4	; (adr r2, 80028f0 <AUDIO_PLAYER_Process+0x28>)
 80028ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ee:	bf00      	nop
 80028f0:	08002925 	.word	0x08002925
 80028f4:	08002b0b 	.word	0x08002b0b
 80028f8:	080029ed 	.word	0x080029ed
 80028fc:	08002a47 	.word	0x08002a47
 8002900:	08002b0b 	.word	0x08002b0b
 8002904:	08002b0b 	.word	0x08002b0b
 8002908:	080029db 	.word	0x080029db
 800290c:	08002a89 	.word	0x08002a89
 8002910:	08002a95 	.word	0x08002a95
 8002914:	08002aa1 	.word	0x08002aa1
 8002918:	08002ac7 	.word	0x08002ac7
 800291c:	08002aed 	.word	0x08002aed
 8002920:	08002af9 	.word	0x08002af9
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8002924:	4b7e      	ldr	r3, [pc, #504]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 8002926:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	4b7d      	ldr	r3, [pc, #500]	; (8002b24 <AUDIO_PLAYER_Process+0x25c>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	429a      	cmp	r2, r3
 8002932:	d306      	bcc.n	8002942 <AUDIO_PLAYER_Process+0x7a>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002934:	2002      	movs	r0, #2
 8002936:	f7fd fe71 	bl	800061c <AUDIO_OUT_Stop>
      AUDIO_PLAYER_Start(idx);
 800293a:	79bb      	ldrb	r3, [r7, #6]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff63 	bl	8002808 <AUDIO_PLAYER_Start>
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8002942:	4b77      	ldr	r3, [pc, #476]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 8002944:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d11e      	bne.n	800298c <AUDIO_PLAYER_Process+0xc4>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800294e:	f107 0308 	add.w	r3, r7, #8
 8002952:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002956:	4972      	ldr	r1, [pc, #456]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 8002958:	4873      	ldr	r0, [pc, #460]	; (8002b28 <AUDIO_PLAYER_Process+0x260>)
 800295a:	f00d fc85 	bl	8010268 <f_read>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d004      	beq.n	800296e <AUDIO_PLAYER_Process+0xa6>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002964:	2002      	movs	r0, #2
 8002966:	f7fd fe59 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 800296a:	2301      	movs	r3, #1
 800296c:	e0d1      	b.n	8002b12 <AUDIO_PLAYER_Process+0x24a>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800296e:	4b6c      	ldr	r3, [pc, #432]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 8002970:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8002978:	4b69      	ldr	r3, [pc, #420]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 800297a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4413      	add	r3, r2
 8002984:	4a66      	ldr	r2, [pc, #408]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 8002986:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800298a:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 800298c:	4b64      	ldr	r3, [pc, #400]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 800298e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b02      	cmp	r3, #2
 8002996:	f040 80ba 	bne.w	8002b0e <AUDIO_PLAYER_Process+0x246>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800299a:	f107 0308 	add.w	r3, r7, #8
 800299e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029a2:	4962      	ldr	r1, [pc, #392]	; (8002b2c <AUDIO_PLAYER_Process+0x264>)
 80029a4:	4860      	ldr	r0, [pc, #384]	; (8002b28 <AUDIO_PLAYER_Process+0x260>)
 80029a6:	f00d fc5f 	bl	8010268 <f_read>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d004      	beq.n	80029ba <AUDIO_PLAYER_Process+0xf2>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80029b0:	2002      	movs	r0, #2
 80029b2:	f7fd fe33 	bl	800061c <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 80029b6:	2301      	movs	r3, #1
 80029b8:	e0ab      	b.n	8002b12 <AUDIO_PLAYER_Process+0x24a>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 80029ba:	4b59      	ldr	r3, [pc, #356]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 80029bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 80029c4:	4b56      	ldr	r3, [pc, #344]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 80029c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029ca:	685a      	ldr	r2, [r3, #4]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	4413      	add	r3, r2
 80029d0:	4a53      	ldr	r2, [pc, #332]	; (8002b20 <AUDIO_PLAYER_Process+0x258>)
 80029d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80029d6:	6053      	str	r3, [r2, #4]
    }
    break;
 80029d8:	e099      	b.n	8002b0e <AUDIO_PLAYER_Process+0x246>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80029da:	2002      	movs	r0, #2
 80029dc:	f7fd fe1e 	bl	800061c <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 80029e0:	4b4e      	ldr	r3, [pc, #312]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 80029e6:	2301      	movs	r3, #1
 80029e8:	73fb      	strb	r3, [r7, #15]
    break;
 80029ea:	e091      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 80029ec:	4b50      	ldr	r3, [pc, #320]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 80029ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3301      	adds	r3, #1
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	b21a      	sxth	r2, r3
 80029fa:	4b4d      	ldr	r3, [pc, #308]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 80029fc:	801a      	strh	r2, [r3, #0]
 80029fe:	4b4c      	ldr	r3, [pc, #304]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a04:	461c      	mov	r4, r3
 8002a06:	f7fe f9cb 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	429c      	cmp	r4, r3
 8002a0e:	db09      	blt.n	8002a24 <AUDIO_PLAYER_Process+0x15c>
    {
    	if (isLoop)
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <AUDIO_PLAYER_Process+0x156>
    	{
    		FilePos = 0;
 8002a16:	4b46      	ldr	r3, [pc, #280]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	801a      	strh	r2, [r3, #0]
 8002a1c:	e002      	b.n	8002a24 <AUDIO_PLAYER_Process+0x15c>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8002a1e:	4b3f      	ldr	r3, [pc, #252]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002a20:	2209      	movs	r2, #9
 8002a22:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002a24:	2002      	movs	r0, #2
 8002a26:	f7fd fdf9 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8002a2a:	4b41      	ldr	r3, [pc, #260]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff fee8 	bl	8002808 <AUDIO_PLAYER_Start>
	AUDIO_OUT_SetVolume(uwVolume);
 8002a38:	4b3e      	ldr	r3, [pc, #248]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fd fe14 	bl	800066c <AUDIO_OUT_SetVolume>
    break;    
 8002a44:	e064      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 8002a46:	4b3a      	ldr	r3, [pc, #232]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	b21a      	sxth	r2, r3
 8002a54:	4b36      	ldr	r3, [pc, #216]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a56:	801a      	strh	r2, [r3, #0]
 8002a58:	4b35      	ldr	r3, [pc, #212]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	da07      	bge.n	8002a72 <AUDIO_PLAYER_Process+0x1aa>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8002a62:	f7fe f99d 	bl	8000da0 <AUDIO_GetWavObjectNumber>
 8002a66:	4603      	mov	r3, r0
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	b21a      	sxth	r2, r3
 8002a6e:	4b30      	ldr	r3, [pc, #192]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a70:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8002a72:	2002      	movs	r0, #2
 8002a74:	f7fd fdd2 	bl	800061c <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8002a78:	4b2d      	ldr	r3, [pc, #180]	; (8002b30 <AUDIO_PLAYER_Process+0x268>)
 8002a7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fec1 	bl	8002808 <AUDIO_PLAYER_Start>
    break;   
 8002a86:	e043      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8002a88:	f7fd fd9c 	bl	80005c4 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8002a8c:	4b23      	ldr	r3, [pc, #140]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	701a      	strb	r2, [r3, #0]
    break;
 8002a92:	e03d      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 8002a94:	f7fd fdac 	bl	80005f0 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8002a98:	4b20      	ldr	r3, [pc, #128]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	701a      	strb	r2, [r3, #0]
    break;
 8002a9e:	e037      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8002aa0:	4b24      	ldr	r3, [pc, #144]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2b5a      	cmp	r3, #90	; 0x5a
 8002aa6:	d804      	bhi.n	8002ab2 <AUDIO_PLAYER_Process+0x1ea>
    {
      uwVolume += 10;
 8002aa8:	4b22      	ldr	r3, [pc, #136]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	330a      	adds	r3, #10
 8002aae:	4a21      	ldr	r2, [pc, #132]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ab0:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8002ab2:	4b20      	ldr	r3, [pc, #128]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7fd fdd7 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002abe:	4b17      	ldr	r3, [pc, #92]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	701a      	strb	r2, [r3, #0]
    break;
 8002ac4:	e024      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 8002ac6:	4b1b      	ldr	r3, [pc, #108]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b09      	cmp	r3, #9
 8002acc:	d904      	bls.n	8002ad8 <AUDIO_PLAYER_Process+0x210>
    {
      uwVolume -= 10;
 8002ace:	4b19      	ldr	r3, [pc, #100]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	3b0a      	subs	r3, #10
 8002ad4:	4a17      	ldr	r2, [pc, #92]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ad6:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8002ad8:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fd fdc4 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	701a      	strb	r2, [r3, #0]
    break;
 8002aea:	e011      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    
  case AUDIO_STATE_MUTE:
	AUDIO_OUT_SetVolume(0);
 8002aec:	2000      	movs	r0, #0
 8002aee:	f7fd fdbd 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002af4:	2203      	movs	r2, #3
 8002af6:	701a      	strb	r2, [r3, #0]

  case AUDIO_STATE_SET_VOLUME:
	AUDIO_OUT_SetVolume(uwVolume);
 8002af8:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <AUDIO_PLAYER_Process+0x26c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7fd fdb4 	bl	800066c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8002b04:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <AUDIO_PLAYER_Process+0x254>)
 8002b06:	2203      	movs	r2, #3
 8002b08:	701a      	strb	r2, [r3, #0]
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8002b0a:	bf00      	nop
 8002b0c:	e000      	b.n	8002b10 <AUDIO_PLAYER_Process+0x248>
    break;
 8002b0e:	bf00      	nop
  }
  return audio_error;
 8002b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd90      	pop	{r4, r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	2000183c 	.word	0x2000183c
 8002b20:	20000834 	.word	0x20000834
 8002b24:	20001c1c 	.word	0x20001c1c
 8002b28:	20001c48 	.word	0x20001c48
 8002b2c:	20001034 	.word	0x20001034
 8002b30:	2000183e 	.word	0x2000183e
 8002b34:	20000080 	.word	0x20000080

08002b38 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002b3c:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d104      	bne.n	8002b4e <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8002b46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	701a      	strb	r2, [r3, #0]
  }
}
 8002b4e:	bf00      	nop
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	2000183c 	.word	0x2000183c
 8002b5c:	20000834 	.word	0x20000834

08002b60 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d104      	bne.n	8002b76 <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8002b6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b72:	2201      	movs	r2, #1
 8002b74:	701a      	strb	r2, [r3, #0]
  }
}
 8002b76:	bf00      	nop
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	2000183c 	.word	0x2000183c
 8002b84:	20000834 	.word	0x20000834

08002b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002b8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002b8e:	e003      	b.n	8002b98 <LoopCopyDataInit>

08002b90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002b90:	4b0c      	ldr	r3, [pc, #48]	; (8002bc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002b92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002b94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002b96:	3104      	adds	r1, #4

08002b98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002b98:	480b      	ldr	r0, [pc, #44]	; (8002bc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002b9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002b9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ba0:	d3f6      	bcc.n	8002b90 <CopyDataInit>
  ldr  r2, =_sbss
 8002ba2:	4a0b      	ldr	r2, [pc, #44]	; (8002bd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ba4:	e002      	b.n	8002bac <LoopFillZerobss>

08002ba6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002ba6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002ba8:	f842 3b04 	str.w	r3, [r2], #4

08002bac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002bac:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002bae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002bb0:	d3f9      	bcc.n	8002ba6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002bb2:	f7ff fd1b 	bl	80025ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bb6:	f00e fd7b 	bl	80116b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bba:	f7fe ffc1 	bl	8001b40 <main>
  bx  lr    
 8002bbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002bc4:	080132dc 	.word	0x080132dc
  ldr  r0, =_sdata
 8002bc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002bcc:	200000fc 	.word	0x200000fc
  ldr  r2, =_sbss
 8002bd0:	200000fc 	.word	0x200000fc
  ldr  r3, = _ebss
 8002bd4:	20002b14 	.word	0x20002b14

08002bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bd8:	e7fe      	b.n	8002bd8 <ADC_IRQHandler>
	...

08002bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002be0:	4b0e      	ldr	r3, [pc, #56]	; (8002c1c <HAL_Init+0x40>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0d      	ldr	r2, [pc, #52]	; (8002c1c <HAL_Init+0x40>)
 8002be6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <HAL_Init+0x40>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <HAL_Init+0x40>)
 8002bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <HAL_Init+0x40>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	; (8002c1c <HAL_Init+0x40>)
 8002bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c04:	2003      	movs	r0, #3
 8002c06:	f000 f94f 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f000 f808 	bl	8002c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c10:	f7ff fc12 	bl	8002438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023c00 	.word	0x40023c00

08002c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c28:	4b12      	ldr	r3, [pc, #72]	; (8002c74 <HAL_InitTick+0x54>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	4b12      	ldr	r3, [pc, #72]	; (8002c78 <HAL_InitTick+0x58>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	4619      	mov	r1, r3
 8002c32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 f967 	bl	8002f12 <HAL_SYSTICK_Config>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00e      	b.n	8002c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b0f      	cmp	r3, #15
 8002c52:	d80a      	bhi.n	8002c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c54:	2200      	movs	r2, #0
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295
 8002c5c:	f000 f92f 	bl	8002ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c60:	4a06      	ldr	r2, [pc, #24]	; (8002c7c <HAL_InitTick+0x5c>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	2000007c 	.word	0x2000007c
 8002c78:	20000088 	.word	0x20000088
 8002c7c:	20000084 	.word	0x20000084

08002c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_IncTick+0x20>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <HAL_IncTick+0x24>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a04      	ldr	r2, [pc, #16]	; (8002ca4 <HAL_IncTick+0x24>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000088 	.word	0x20000088
 8002ca4:	20001e78 	.word	0x20001e78

08002ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cac:	4b03      	ldr	r3, [pc, #12]	; (8002cbc <HAL_GetTick+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20001e78 	.word	0x20001e78

08002cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff ffee 	bl	8002ca8 <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cd8:	d005      	beq.n	8002ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	; (8002d04 <HAL_Delay+0x44>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ce6:	bf00      	nop
 8002ce8:	f7ff ffde 	bl	8002ca8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d8f7      	bhi.n	8002ce8 <HAL_Delay+0x28>
  {
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000088 	.word	0x20000088

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3a:	4a04      	ldr	r2, [pc, #16]	; (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60d3      	str	r3, [r2, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4907      	ldr	r1, [pc, #28]	; (8002da4 <__NVIC_EnableIRQ+0x38>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	; (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	; (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	; 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e74:	d301      	bcc.n	8002e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e76:	2301      	movs	r3, #1
 8002e78:	e00f      	b.n	8002e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ea4 <SysTick_Config+0x40>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e82:	210f      	movs	r1, #15
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295
 8002e88:	f7ff ff8e 	bl	8002da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e8c:	4b05      	ldr	r3, [pc, #20]	; (8002ea4 <SysTick_Config+0x40>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e92:	4b04      	ldr	r3, [pc, #16]	; (8002ea4 <SysTick_Config+0x40>)
 8002e94:	2207      	movs	r2, #7
 8002e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	e000e010 	.word	0xe000e010

08002ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff29 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed0:	f7ff ff3e 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	6978      	ldr	r0, [r7, #20]
 8002edc:	f7ff ff8e 	bl	8002dfc <NVIC_EncodePriority>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ff5d 	bl	8002da8 <__NVIC_SetPriority>
}
 8002eee:	bf00      	nop
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	4603      	mov	r3, r0
 8002efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff ff31 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f0a:	bf00      	nop
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b082      	sub	sp, #8
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ffa2 	bl	8002e64 <SysTick_Config>
 8002f20:	4603      	mov	r3, r0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f38:	f7ff feb6 	bl	8002ca8 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e099      	b.n	800307c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0201 	bic.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f68:	e00f      	b.n	8002f8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f6a:	f7ff fe9d 	bl	8002ca8 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b05      	cmp	r3, #5
 8002f76:	d908      	bls.n	8002f8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2203      	movs	r2, #3
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e078      	b.n	800307c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1e8      	bne.n	8002f6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4b38      	ldr	r3, [pc, #224]	; (8003084 <HAL_DMA_Init+0x158>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d107      	bne.n	8002ff4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	4313      	orrs	r3, r2
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f023 0307 	bic.w	r3, r3, #7
 800300a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	4313      	orrs	r3, r2
 8003014:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	2b04      	cmp	r3, #4
 800301c:	d117      	bne.n	800304e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00e      	beq.n	800304e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fb5f 	bl	80036f4 <DMA_CheckFifoParam>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2240      	movs	r2, #64	; 0x40
 8003040:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800304a:	2301      	movs	r3, #1
 800304c:	e016      	b.n	800307c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 fb16 	bl	8003688 <DMA_CalcBaseAndBitshift>
 800305c:	4603      	mov	r3, r0
 800305e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003064:	223f      	movs	r2, #63	; 0x3f
 8003066:	409a      	lsls	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	f010803f 	.word	0xf010803f

08003088 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e050      	b.n	800313c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d101      	bne.n	80030aa <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80030a6:	2302      	movs	r3, #2
 80030a8:	e048      	b.n	800313c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0201 	bic.w	r2, r2, #1
 80030b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2200      	movs	r2, #0
 80030c8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2221      	movs	r2, #33	; 0x21
 80030e8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f000 facc 	bl	8003688 <DMA_CalcBaseAndBitshift>
 80030f0:	4603      	mov	r3, r0
 80030f2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800311c:	223f      	movs	r2, #63	; 0x3f
 800311e:	409a      	lsls	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003162:	2b01      	cmp	r3, #1
 8003164:	d101      	bne.n	800316a <HAL_DMA_Start_IT+0x26>
 8003166:	2302      	movs	r3, #2
 8003168:	e040      	b.n	80031ec <HAL_DMA_Start_IT+0xa8>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d12f      	bne.n	80031de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2202      	movs	r2, #2
 8003182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 fa4a 	bl	800362c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800319c:	223f      	movs	r2, #63	; 0x3f
 800319e:	409a      	lsls	r2, r3
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0216 	orr.w	r2, r2, #22
 80031b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0208 	orr.w	r2, r2, #8
 80031ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	e005      	b.n	80031ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031e6:	2302      	movs	r3, #2
 80031e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003200:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003202:	f7ff fd51 	bl	8002ca8 <HAL_GetTick>
 8003206:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d008      	beq.n	8003226 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2280      	movs	r2, #128	; 0x80
 8003218:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e052      	b.n	80032cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0216 	bic.w	r2, r2, #22
 8003234:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	695a      	ldr	r2, [r3, #20]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003244:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	2b00      	cmp	r3, #0
 800324c:	d103      	bne.n	8003256 <HAL_DMA_Abort+0x62>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003252:	2b00      	cmp	r3, #0
 8003254:	d007      	beq.n	8003266 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0208 	bic.w	r2, r2, #8
 8003264:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f022 0201 	bic.w	r2, r2, #1
 8003274:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003276:	e013      	b.n	80032a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003278:	f7ff fd16 	bl	8002ca8 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b05      	cmp	r3, #5
 8003284:	d90c      	bls.n	80032a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2220      	movs	r2, #32
 800328a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2203      	movs	r2, #3
 8003290:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e015      	b.n	80032cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1e4      	bne.n	8003278 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b2:	223f      	movs	r2, #63	; 0x3f
 80032b4:	409a      	lsls	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d004      	beq.n	80032f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2280      	movs	r2, #128	; 0x80
 80032ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e00c      	b.n	800330c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2205      	movs	r2, #5
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003324:	4b8e      	ldr	r3, [pc, #568]	; (8003560 <HAL_DMA_IRQHandler+0x248>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a8e      	ldr	r2, [pc, #568]	; (8003564 <HAL_DMA_IRQHandler+0x24c>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	0a9b      	lsrs	r3, r3, #10
 8003330:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003336:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003342:	2208      	movs	r2, #8
 8003344:	409a      	lsls	r2, r3
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	4013      	ands	r3, r2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d01a      	beq.n	8003384 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0204 	bic.w	r2, r2, #4
 800336a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003370:	2208      	movs	r2, #8
 8003372:	409a      	lsls	r2, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337c:	f043 0201 	orr.w	r2, r3, #1
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	2201      	movs	r2, #1
 800338a:	409a      	lsls	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	4013      	ands	r3, r2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d012      	beq.n	80033ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00b      	beq.n	80033ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	2201      	movs	r2, #1
 80033a8:	409a      	lsls	r2, r3
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033b2:	f043 0202 	orr.w	r2, r3, #2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033be:	2204      	movs	r2, #4
 80033c0:	409a      	lsls	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d012      	beq.n	80033f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00b      	beq.n	80033f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033dc:	2204      	movs	r2, #4
 80033de:	409a      	lsls	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e8:	f043 0204 	orr.w	r2, r3, #4
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f4:	2210      	movs	r2, #16
 80033f6:	409a      	lsls	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4013      	ands	r3, r2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d043      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b00      	cmp	r3, #0
 800340c:	d03c      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003412:	2210      	movs	r2, #16
 8003414:	409a      	lsls	r2, r3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d018      	beq.n	800345a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d108      	bne.n	8003448 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d024      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	4798      	blx	r3
 8003446:	e01f      	b.n	8003488 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800344c:	2b00      	cmp	r3, #0
 800344e:	d01b      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	4798      	blx	r3
 8003458:	e016      	b.n	8003488 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003464:	2b00      	cmp	r3, #0
 8003466:	d107      	bne.n	8003478 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0208 	bic.w	r2, r2, #8
 8003476:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348c:	2220      	movs	r2, #32
 800348e:	409a      	lsls	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4013      	ands	r3, r2
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 808f 	beq.w	80035b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0310 	and.w	r3, r3, #16
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 8087 	beq.w	80035b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ae:	2220      	movs	r2, #32
 80034b0:	409a      	lsls	r2, r3
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d136      	bne.n	8003530 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0216 	bic.w	r2, r2, #22
 80034d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	695a      	ldr	r2, [r3, #20]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d103      	bne.n	80034f2 <HAL_DMA_IRQHandler+0x1da>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d007      	beq.n	8003502 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0208 	bic.w	r2, r2, #8
 8003500:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003506:	223f      	movs	r2, #63	; 0x3f
 8003508:	409a      	lsls	r2, r3
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2201      	movs	r2, #1
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003522:	2b00      	cmp	r3, #0
 8003524:	d07e      	beq.n	8003624 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	4798      	blx	r3
        }
        return;
 800352e:	e079      	b.n	8003624 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d01d      	beq.n	800357a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10d      	bne.n	8003568 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003550:	2b00      	cmp	r3, #0
 8003552:	d031      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
 800355c:	e02c      	b.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
 800355e:	bf00      	nop
 8003560:	2000007c 	.word	0x2000007c
 8003564:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356c:	2b00      	cmp	r3, #0
 800356e:	d023      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	4798      	blx	r3
 8003578:	e01e      	b.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10f      	bne.n	80035a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0210 	bic.w	r2, r2, #16
 8003596:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d032      	beq.n	8003626 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d022      	beq.n	8003612 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2205      	movs	r2, #5
 80035d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	3301      	adds	r3, #1
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d307      	bcc.n	8003600 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f2      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x2cc>
 80035fe:	e000      	b.n	8003602 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003600:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2201      	movs	r2, #1
 8003606:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003616:	2b00      	cmp	r3, #0
 8003618:	d005      	beq.n	8003626 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	4798      	blx	r3
 8003622:	e000      	b.n	8003626 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003624:	bf00      	nop
    }
  }
}
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003648:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b40      	cmp	r3, #64	; 0x40
 8003658:	d108      	bne.n	800366c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800366a:	e007      	b.n	800367c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68ba      	ldr	r2, [r7, #8]
 8003672:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	60da      	str	r2, [r3, #12]
}
 800367c:	bf00      	nop
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	3b10      	subs	r3, #16
 8003698:	4a14      	ldr	r2, [pc, #80]	; (80036ec <DMA_CalcBaseAndBitshift+0x64>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036a2:	4a13      	ldr	r2, [pc, #76]	; (80036f0 <DMA_CalcBaseAndBitshift+0x68>)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	4413      	add	r3, r2
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	461a      	mov	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d909      	bls.n	80036ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036be:	f023 0303 	bic.w	r3, r3, #3
 80036c2:	1d1a      	adds	r2, r3, #4
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	659a      	str	r2, [r3, #88]	; 0x58
 80036c8:	e007      	b.n	80036da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80036d2:	f023 0303 	bic.w	r3, r3, #3
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3714      	adds	r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	aaaaaaab 	.word	0xaaaaaaab
 80036f0:	08012e70 	.word	0x08012e70

080036f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d11f      	bne.n	800374e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b03      	cmp	r3, #3
 8003712:	d856      	bhi.n	80037c2 <DMA_CheckFifoParam+0xce>
 8003714:	a201      	add	r2, pc, #4	; (adr r2, 800371c <DMA_CheckFifoParam+0x28>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	0800372d 	.word	0x0800372d
 8003720:	0800373f 	.word	0x0800373f
 8003724:	0800372d 	.word	0x0800372d
 8003728:	080037c3 	.word	0x080037c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d046      	beq.n	80037c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800373c:	e043      	b.n	80037c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003742:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003746:	d140      	bne.n	80037ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800374c:	e03d      	b.n	80037ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003756:	d121      	bne.n	800379c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2b03      	cmp	r3, #3
 800375c:	d837      	bhi.n	80037ce <DMA_CheckFifoParam+0xda>
 800375e:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <DMA_CheckFifoParam+0x70>)
 8003760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003764:	08003775 	.word	0x08003775
 8003768:	0800377b 	.word	0x0800377b
 800376c:	08003775 	.word	0x08003775
 8003770:	0800378d 	.word	0x0800378d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	73fb      	strb	r3, [r7, #15]
      break;
 8003778:	e030      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d025      	beq.n	80037d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800378a:	e022      	b.n	80037d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003794:	d11f      	bne.n	80037d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800379a:	e01c      	b.n	80037d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d903      	bls.n	80037aa <DMA_CheckFifoParam+0xb6>
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	2b03      	cmp	r3, #3
 80037a6:	d003      	beq.n	80037b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037a8:	e018      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	73fb      	strb	r3, [r7, #15]
      break;
 80037ae:	e015      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00e      	beq.n	80037da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      break;
 80037c0:	e00b      	b.n	80037da <DMA_CheckFifoParam+0xe6>
      break;
 80037c2:	bf00      	nop
 80037c4:	e00a      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037c6:	bf00      	nop
 80037c8:	e008      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037ca:	bf00      	nop
 80037cc:	e006      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037ce:	bf00      	nop
 80037d0:	e004      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037d2:	bf00      	nop
 80037d4:	e002      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;   
 80037d6:	bf00      	nop
 80037d8:	e000      	b.n	80037dc <DMA_CheckFifoParam+0xe8>
      break;
 80037da:	bf00      	nop
    }
  } 
  
  return status; 
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop

080037ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b089      	sub	sp, #36	; 0x24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037fe:	2300      	movs	r3, #0
 8003800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
 8003806:	e159      	b.n	8003abc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003808:	2201      	movs	r2, #1
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	fa02 f303 	lsl.w	r3, r2, r3
 8003810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4013      	ands	r3, r2
 800381a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800381c:	693a      	ldr	r2, [r7, #16]
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	429a      	cmp	r2, r3
 8003822:	f040 8148 	bne.w	8003ab6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d005      	beq.n	800383e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800383a:	2b02      	cmp	r3, #2
 800383c:	d130      	bne.n	80038a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	2203      	movs	r2, #3
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	43db      	mvns	r3, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4013      	ands	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4313      	orrs	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	69ba      	ldr	r2, [r7, #24]
 800386c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003874:	2201      	movs	r2, #1
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4013      	ands	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 0201 	and.w	r2, r3, #1
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d017      	beq.n	80038dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	2203      	movs	r2, #3
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0303 	and.w	r3, r3, #3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d123      	bne.n	8003930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	08da      	lsrs	r2, r3, #3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3208      	adds	r2, #8
 80038f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	220f      	movs	r2, #15
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	08da      	lsrs	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3208      	adds	r2, #8
 800392a:	69b9      	ldr	r1, [r7, #24]
 800392c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	2203      	movs	r2, #3
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 0203 	and.w	r2, r3, #3
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	4313      	orrs	r3, r2
 800395c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 80a2 	beq.w	8003ab6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	4b57      	ldr	r3, [pc, #348]	; (8003ad4 <HAL_GPIO_Init+0x2e8>)
 8003978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397a:	4a56      	ldr	r2, [pc, #344]	; (8003ad4 <HAL_GPIO_Init+0x2e8>)
 800397c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003980:	6453      	str	r3, [r2, #68]	; 0x44
 8003982:	4b54      	ldr	r3, [pc, #336]	; (8003ad4 <HAL_GPIO_Init+0x2e8>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800398e:	4a52      	ldr	r2, [pc, #328]	; (8003ad8 <HAL_GPIO_Init+0x2ec>)
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	089b      	lsrs	r3, r3, #2
 8003994:	3302      	adds	r3, #2
 8003996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	220f      	movs	r2, #15
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	43db      	mvns	r3, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	4013      	ands	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a49      	ldr	r2, [pc, #292]	; (8003adc <HAL_GPIO_Init+0x2f0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d019      	beq.n	80039ee <HAL_GPIO_Init+0x202>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a48      	ldr	r2, [pc, #288]	; (8003ae0 <HAL_GPIO_Init+0x2f4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d013      	beq.n	80039ea <HAL_GPIO_Init+0x1fe>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a47      	ldr	r2, [pc, #284]	; (8003ae4 <HAL_GPIO_Init+0x2f8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d00d      	beq.n	80039e6 <HAL_GPIO_Init+0x1fa>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a46      	ldr	r2, [pc, #280]	; (8003ae8 <HAL_GPIO_Init+0x2fc>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d007      	beq.n	80039e2 <HAL_GPIO_Init+0x1f6>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a45      	ldr	r2, [pc, #276]	; (8003aec <HAL_GPIO_Init+0x300>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d101      	bne.n	80039de <HAL_GPIO_Init+0x1f2>
 80039da:	2304      	movs	r3, #4
 80039dc:	e008      	b.n	80039f0 <HAL_GPIO_Init+0x204>
 80039de:	2307      	movs	r3, #7
 80039e0:	e006      	b.n	80039f0 <HAL_GPIO_Init+0x204>
 80039e2:	2303      	movs	r3, #3
 80039e4:	e004      	b.n	80039f0 <HAL_GPIO_Init+0x204>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e002      	b.n	80039f0 <HAL_GPIO_Init+0x204>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e000      	b.n	80039f0 <HAL_GPIO_Init+0x204>
 80039ee:	2300      	movs	r3, #0
 80039f0:	69fa      	ldr	r2, [r7, #28]
 80039f2:	f002 0203 	and.w	r2, r2, #3
 80039f6:	0092      	lsls	r2, r2, #2
 80039f8:	4093      	lsls	r3, r2
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a00:	4935      	ldr	r1, [pc, #212]	; (8003ad8 <HAL_GPIO_Init+0x2ec>)
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	089b      	lsrs	r3, r3, #2
 8003a06:	3302      	adds	r3, #2
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a0e:	4b38      	ldr	r3, [pc, #224]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	43db      	mvns	r3, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a32:	4a2f      	ldr	r2, [pc, #188]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a38:	4b2d      	ldr	r3, [pc, #180]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	43db      	mvns	r3, r3
 8003a42:	69ba      	ldr	r2, [r7, #24]
 8003a44:	4013      	ands	r3, r2
 8003a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a5c:	4a24      	ldr	r2, [pc, #144]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a62:	4b23      	ldr	r3, [pc, #140]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	43db      	mvns	r3, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d003      	beq.n	8003a86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a86:	4a1a      	ldr	r2, [pc, #104]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a8c:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	43db      	mvns	r3, r3
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ab0:	4a0f      	ldr	r2, [pc, #60]	; (8003af0 <HAL_GPIO_Init+0x304>)
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	61fb      	str	r3, [r7, #28]
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	2b0f      	cmp	r3, #15
 8003ac0:	f67f aea2 	bls.w	8003808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	bf00      	nop
 8003ac8:	3724      	adds	r7, #36	; 0x24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40023800 	.word	0x40023800
 8003ad8:	40013800 	.word	0x40013800
 8003adc:	40020000 	.word	0x40020000
 8003ae0:	40020400 	.word	0x40020400
 8003ae4:	40020800 	.word	0x40020800
 8003ae8:	40020c00 	.word	0x40020c00
 8003aec:	40021000 	.word	0x40021000
 8003af0:	40013c00 	.word	0x40013c00

08003af4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b087      	sub	sp, #28
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	e0bb      	b.n	8003c88 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b10:	2201      	movs	r2, #1
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	f040 80ab 	bne.w	8003c82 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003b2c:	4a5c      	ldr	r2, [pc, #368]	; (8003ca0 <HAL_GPIO_DeInit+0x1ac>)
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	089b      	lsrs	r3, r3, #2
 8003b32:	3302      	adds	r3, #2
 8003b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b38:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f003 0303 	and.w	r3, r3, #3
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	220f      	movs	r2, #15
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	68ba      	ldr	r2, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a54      	ldr	r2, [pc, #336]	; (8003ca4 <HAL_GPIO_DeInit+0x1b0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d019      	beq.n	8003b8a <HAL_GPIO_DeInit+0x96>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a53      	ldr	r2, [pc, #332]	; (8003ca8 <HAL_GPIO_DeInit+0x1b4>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d013      	beq.n	8003b86 <HAL_GPIO_DeInit+0x92>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a52      	ldr	r2, [pc, #328]	; (8003cac <HAL_GPIO_DeInit+0x1b8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d00d      	beq.n	8003b82 <HAL_GPIO_DeInit+0x8e>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a51      	ldr	r2, [pc, #324]	; (8003cb0 <HAL_GPIO_DeInit+0x1bc>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d007      	beq.n	8003b7e <HAL_GPIO_DeInit+0x8a>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a50      	ldr	r2, [pc, #320]	; (8003cb4 <HAL_GPIO_DeInit+0x1c0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d101      	bne.n	8003b7a <HAL_GPIO_DeInit+0x86>
 8003b76:	2304      	movs	r3, #4
 8003b78:	e008      	b.n	8003b8c <HAL_GPIO_DeInit+0x98>
 8003b7a:	2307      	movs	r3, #7
 8003b7c:	e006      	b.n	8003b8c <HAL_GPIO_DeInit+0x98>
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e004      	b.n	8003b8c <HAL_GPIO_DeInit+0x98>
 8003b82:	2302      	movs	r3, #2
 8003b84:	e002      	b.n	8003b8c <HAL_GPIO_DeInit+0x98>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <HAL_GPIO_DeInit+0x98>
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	f002 0203 	and.w	r2, r2, #3
 8003b92:	0092      	lsls	r2, r2, #2
 8003b94:	4093      	lsls	r3, r2
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d132      	bne.n	8003c02 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003b9c:	4b46      	ldr	r3, [pc, #280]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	43db      	mvns	r3, r3
 8003ba4:	4944      	ldr	r1, [pc, #272]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003baa:	4b43      	ldr	r3, [pc, #268]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	4941      	ldr	r1, [pc, #260]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003bb8:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	493d      	ldr	r1, [pc, #244]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003bc6:	4b3c      	ldr	r3, [pc, #240]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	493a      	ldr	r1, [pc, #232]	; (8003cb8 <HAL_GPIO_DeInit+0x1c4>)
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	220f      	movs	r2, #15
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003be4:	4a2e      	ldr	r2, [pc, #184]	; (8003ca0 <HAL_GPIO_DeInit+0x1ac>)
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	089b      	lsrs	r3, r3, #2
 8003bea:	3302      	adds	r3, #2
 8003bec:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	43da      	mvns	r2, r3
 8003bf4:	482a      	ldr	r0, [pc, #168]	; (8003ca0 <HAL_GPIO_DeInit+0x1ac>)
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	089b      	lsrs	r3, r3, #2
 8003bfa:	400a      	ands	r2, r1
 8003bfc:	3302      	adds	r3, #2
 8003bfe:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	2103      	movs	r1, #3
 8003c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	401a      	ands	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	08da      	lsrs	r2, r3, #3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3208      	adds	r2, #8
 8003c20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	220f      	movs	r2, #15
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	08d2      	lsrs	r2, r2, #3
 8003c38:	4019      	ands	r1, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3208      	adds	r2, #8
 8003c3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	2103      	movs	r1, #3
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	401a      	ands	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685a      	ldr	r2, [r3, #4]
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	43db      	mvns	r3, r3
 8003c66:	401a      	ands	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	2103      	movs	r1, #3
 8003c76:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	3301      	adds	r3, #1
 8003c86:	617b      	str	r3, [r7, #20]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2b0f      	cmp	r3, #15
 8003c8c:	f67f af40 	bls.w	8003b10 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	371c      	adds	r7, #28
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40013800 	.word	0x40013800
 8003ca4:	40020000 	.word	0x40020000
 8003ca8:	40020400 	.word	0x40020400
 8003cac:	40020800 	.word	0x40020800
 8003cb0:	40020c00 	.word	0x40020c00
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	40013c00 	.word	0x40013c00

08003cbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	807b      	strh	r3, [r7, #2]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ccc:	787b      	ldrb	r3, [r7, #1]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cd2:	887a      	ldrh	r2, [r7, #2]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cd8:	e003      	b.n	8003ce2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cda:	887b      	ldrh	r3, [r7, #2]
 8003cdc:	041a      	lsls	r2, r3, #16
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	619a      	str	r2, [r3, #24]
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cfa:	4b08      	ldr	r3, [pc, #32]	; (8003d1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cfc:	695a      	ldr	r2, [r3, #20]
 8003cfe:	88fb      	ldrh	r3, [r7, #6]
 8003d00:	4013      	ands	r3, r2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d006      	beq.n	8003d14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d06:	4a05      	ldr	r2, [pc, #20]	; (8003d1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d08:	88fb      	ldrh	r3, [r7, #6]
 8003d0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d0c:	88fb      	ldrh	r3, [r7, #6]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fe f860 	bl	8001dd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d14:	bf00      	nop
 8003d16:	3708      	adds	r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40013c00 	.word	0x40013c00

08003d20 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d22:	b08f      	sub	sp, #60	; 0x3c
 8003d24:	af0a      	add	r7, sp, #40	; 0x28
 8003d26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e054      	b.n	8003ddc <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d106      	bne.n	8003d52 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f00d f8d1 	bl	8010ef4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2203      	movs	r2, #3
 8003d56:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d102      	bne.n	8003d6c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4618      	mov	r0, r3
 8003d72:	f005 fcdb 	bl	800972c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	687e      	ldr	r6, [r7, #4]
 8003d7e:	466d      	mov	r5, sp
 8003d80:	f106 0410 	add.w	r4, r6, #16
 8003d84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d8c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d90:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d94:	1d33      	adds	r3, r6, #4
 8003d96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d98:	6838      	ldr	r0, [r7, #0]
 8003d9a:	f005 fc55 	bl	8009648 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2101      	movs	r1, #1
 8003da4:	4618      	mov	r0, r3
 8003da6:	f005 fcd2 	bl	800974e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	603b      	str	r3, [r7, #0]
 8003db0:	687e      	ldr	r6, [r7, #4]
 8003db2:	466d      	mov	r5, sp
 8003db4:	f106 0410 	add.w	r4, r6, #16
 8003db8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dc0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003dc4:	e885 0003 	stmia.w	r5, {r0, r1}
 8003dc8:	1d33      	adds	r3, r6, #4
 8003dca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003dcc:	6838      	ldr	r0, [r7, #0]
 8003dce:	f005 fe5b 	bl	8009a88 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3714      	adds	r7, #20
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003de4 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003de4:	b590      	push	{r4, r7, lr}
 8003de6:	b089      	sub	sp, #36	; 0x24
 8003de8:	af04      	add	r7, sp, #16
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	4608      	mov	r0, r1
 8003dee:	4611      	mov	r1, r2
 8003df0:	461a      	mov	r2, r3
 8003df2:	4603      	mov	r3, r0
 8003df4:	70fb      	strb	r3, [r7, #3]
 8003df6:	460b      	mov	r3, r1
 8003df8:	70bb      	strb	r3, [r7, #2]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <HAL_HCD_HC_Init+0x28>
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e076      	b.n	8003efa <HAL_HCD_HC_Init+0x116>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8003e14:	78fb      	ldrb	r3, [r7, #3]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	212c      	movs	r1, #44	; 0x2c
 8003e1a:	fb01 f303 	mul.w	r3, r1, r3
 8003e1e:	4413      	add	r3, r2
 8003e20:	333d      	adds	r3, #61	; 0x3d
 8003e22:	2200      	movs	r2, #0
 8003e24:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	212c      	movs	r1, #44	; 0x2c
 8003e2c:	fb01 f303 	mul.w	r3, r1, r3
 8003e30:	4413      	add	r3, r2
 8003e32:	3338      	adds	r3, #56	; 0x38
 8003e34:	787a      	ldrb	r2, [r7, #1]
 8003e36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	212c      	movs	r1, #44	; 0x2c
 8003e3e:	fb01 f303 	mul.w	r3, r1, r3
 8003e42:	4413      	add	r3, r2
 8003e44:	3340      	adds	r3, #64	; 0x40
 8003e46:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003e48:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003e4a:	78fb      	ldrb	r3, [r7, #3]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	212c      	movs	r1, #44	; 0x2c
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	4413      	add	r3, r2
 8003e56:	3339      	adds	r3, #57	; 0x39
 8003e58:	78fa      	ldrb	r2, [r7, #3]
 8003e5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003e5c:	78fb      	ldrb	r3, [r7, #3]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	212c      	movs	r1, #44	; 0x2c
 8003e62:	fb01 f303 	mul.w	r3, r1, r3
 8003e66:	4413      	add	r3, r2
 8003e68:	333f      	adds	r3, #63	; 0x3f
 8003e6a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003e6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003e70:	78fb      	ldrb	r3, [r7, #3]
 8003e72:	78ba      	ldrb	r2, [r7, #2]
 8003e74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003e78:	b2d0      	uxtb	r0, r2
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	212c      	movs	r1, #44	; 0x2c
 8003e7e:	fb01 f303 	mul.w	r3, r1, r3
 8003e82:	4413      	add	r3, r2
 8003e84:	333a      	adds	r3, #58	; 0x3a
 8003e86:	4602      	mov	r2, r0
 8003e88:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003e8a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	da09      	bge.n	8003ea6 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003e92:	78fb      	ldrb	r3, [r7, #3]
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	212c      	movs	r1, #44	; 0x2c
 8003e98:	fb01 f303 	mul.w	r3, r1, r3
 8003e9c:	4413      	add	r3, r2
 8003e9e:	333b      	adds	r3, #59	; 0x3b
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	701a      	strb	r2, [r3, #0]
 8003ea4:	e008      	b.n	8003eb8 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003ea6:	78fb      	ldrb	r3, [r7, #3]
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	212c      	movs	r1, #44	; 0x2c
 8003eac:	fb01 f303 	mul.w	r3, r1, r3
 8003eb0:	4413      	add	r3, r2
 8003eb2:	333b      	adds	r3, #59	; 0x3b
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	212c      	movs	r1, #44	; 0x2c
 8003ebe:	fb01 f303 	mul.w	r3, r1, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	333c      	adds	r3, #60	; 0x3c
 8003ec6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003eca:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	787c      	ldrb	r4, [r7, #1]
 8003ed2:	78ba      	ldrb	r2, [r7, #2]
 8003ed4:	78f9      	ldrb	r1, [r7, #3]
 8003ed6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003ed8:	9302      	str	r3, [sp, #8]
 8003eda:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003ede:	9301      	str	r3, [sp, #4]
 8003ee0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	4623      	mov	r3, r4
 8003ee8:	f005 ff54 	bl	8009d94 <USB_HC_Init>
 8003eec:	4603      	mov	r3, r0
 8003eee:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd90      	pop	{r4, r7, pc}

08003f02 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_HCD_HC_Halt+0x1e>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e00f      	b.n	8003f40 <HAL_HCD_HC_Halt+0x3e>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	4611      	mov	r1, r2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f006 f9a4 	bl	800a27e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	4608      	mov	r0, r1
 8003f52:	4611      	mov	r1, r2
 8003f54:	461a      	mov	r2, r3
 8003f56:	4603      	mov	r3, r0
 8003f58:	70fb      	strb	r3, [r7, #3]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	70bb      	strb	r3, [r7, #2]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	212c      	movs	r1, #44	; 0x2c
 8003f68:	fb01 f303 	mul.w	r3, r1, r3
 8003f6c:	4413      	add	r3, r2
 8003f6e:	333b      	adds	r3, #59	; 0x3b
 8003f70:	78ba      	ldrb	r2, [r7, #2]
 8003f72:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	212c      	movs	r1, #44	; 0x2c
 8003f7a:	fb01 f303 	mul.w	r3, r1, r3
 8003f7e:	4413      	add	r3, r2
 8003f80:	333f      	adds	r3, #63	; 0x3f
 8003f82:	787a      	ldrb	r2, [r7, #1]
 8003f84:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003f86:	7c3b      	ldrb	r3, [r7, #16]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d112      	bne.n	8003fb2 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	212c      	movs	r1, #44	; 0x2c
 8003f92:	fb01 f303 	mul.w	r3, r1, r3
 8003f96:	4413      	add	r3, r2
 8003f98:	3342      	adds	r3, #66	; 0x42
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003f9e:	78fb      	ldrb	r3, [r7, #3]
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	212c      	movs	r1, #44	; 0x2c
 8003fa4:	fb01 f303 	mul.w	r3, r1, r3
 8003fa8:	4413      	add	r3, r2
 8003faa:	333d      	adds	r3, #61	; 0x3d
 8003fac:	7f3a      	ldrb	r2, [r7, #28]
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	e008      	b.n	8003fc4 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003fb2:	78fb      	ldrb	r3, [r7, #3]
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	212c      	movs	r1, #44	; 0x2c
 8003fb8:	fb01 f303 	mul.w	r3, r1, r3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	3342      	adds	r3, #66	; 0x42
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003fc4:	787b      	ldrb	r3, [r7, #1]
 8003fc6:	2b03      	cmp	r3, #3
 8003fc8:	f200 80c6 	bhi.w	8004158 <HAL_HCD_HC_SubmitRequest+0x210>
 8003fcc:	a201      	add	r2, pc, #4	; (adr r2, 8003fd4 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd2:	bf00      	nop
 8003fd4:	08003fe5 	.word	0x08003fe5
 8003fd8:	08004145 	.word	0x08004145
 8003fdc:	08004049 	.word	0x08004049
 8003fe0:	080040c7 	.word	0x080040c7
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8003fe4:	7c3b      	ldrb	r3, [r7, #16]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	f040 80b8 	bne.w	800415c <HAL_HCD_HC_SubmitRequest+0x214>
 8003fec:	78bb      	ldrb	r3, [r7, #2]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f040 80b4 	bne.w	800415c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8003ff4:	8b3b      	ldrh	r3, [r7, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d108      	bne.n	800400c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003ffa:	78fb      	ldrb	r3, [r7, #3]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	212c      	movs	r1, #44	; 0x2c
 8004000:	fb01 f303 	mul.w	r3, r1, r3
 8004004:	4413      	add	r3, r2
 8004006:	3355      	adds	r3, #85	; 0x55
 8004008:	2201      	movs	r2, #1
 800400a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	212c      	movs	r1, #44	; 0x2c
 8004012:	fb01 f303 	mul.w	r3, r1, r3
 8004016:	4413      	add	r3, r2
 8004018:	3355      	adds	r3, #85	; 0x55
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d109      	bne.n	8004034 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004020:	78fb      	ldrb	r3, [r7, #3]
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	212c      	movs	r1, #44	; 0x2c
 8004026:	fb01 f303 	mul.w	r3, r1, r3
 800402a:	4413      	add	r3, r2
 800402c:	3342      	adds	r3, #66	; 0x42
 800402e:	2200      	movs	r2, #0
 8004030:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004032:	e093      	b.n	800415c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004034:	78fb      	ldrb	r3, [r7, #3]
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	212c      	movs	r1, #44	; 0x2c
 800403a:	fb01 f303 	mul.w	r3, r1, r3
 800403e:	4413      	add	r3, r2
 8004040:	3342      	adds	r3, #66	; 0x42
 8004042:	2202      	movs	r2, #2
 8004044:	701a      	strb	r2, [r3, #0]
      break;
 8004046:	e089      	b.n	800415c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004048:	78bb      	ldrb	r3, [r7, #2]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d11d      	bne.n	800408a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800404e:	78fb      	ldrb	r3, [r7, #3]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	212c      	movs	r1, #44	; 0x2c
 8004054:	fb01 f303 	mul.w	r3, r1, r3
 8004058:	4413      	add	r3, r2
 800405a:	3355      	adds	r3, #85	; 0x55
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d109      	bne.n	8004076 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004062:	78fb      	ldrb	r3, [r7, #3]
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	212c      	movs	r1, #44	; 0x2c
 8004068:	fb01 f303 	mul.w	r3, r1, r3
 800406c:	4413      	add	r3, r2
 800406e:	3342      	adds	r3, #66	; 0x42
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004074:	e073      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	212c      	movs	r1, #44	; 0x2c
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	4413      	add	r3, r2
 8004082:	3342      	adds	r3, #66	; 0x42
 8004084:	2202      	movs	r2, #2
 8004086:	701a      	strb	r2, [r3, #0]
      break;
 8004088:	e069      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800408a:	78fb      	ldrb	r3, [r7, #3]
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	212c      	movs	r1, #44	; 0x2c
 8004090:	fb01 f303 	mul.w	r3, r1, r3
 8004094:	4413      	add	r3, r2
 8004096:	3354      	adds	r3, #84	; 0x54
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800409e:	78fb      	ldrb	r3, [r7, #3]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	212c      	movs	r1, #44	; 0x2c
 80040a4:	fb01 f303 	mul.w	r3, r1, r3
 80040a8:	4413      	add	r3, r2
 80040aa:	3342      	adds	r3, #66	; 0x42
 80040ac:	2200      	movs	r2, #0
 80040ae:	701a      	strb	r2, [r3, #0]
      break;
 80040b0:	e055      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040b2:	78fb      	ldrb	r3, [r7, #3]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	212c      	movs	r1, #44	; 0x2c
 80040b8:	fb01 f303 	mul.w	r3, r1, r3
 80040bc:	4413      	add	r3, r2
 80040be:	3342      	adds	r3, #66	; 0x42
 80040c0:	2202      	movs	r2, #2
 80040c2:	701a      	strb	r2, [r3, #0]
      break;
 80040c4:	e04b      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80040c6:	78bb      	ldrb	r3, [r7, #2]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d11d      	bne.n	8004108 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	212c      	movs	r1, #44	; 0x2c
 80040d2:	fb01 f303 	mul.w	r3, r1, r3
 80040d6:	4413      	add	r3, r2
 80040d8:	3355      	adds	r3, #85	; 0x55
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d109      	bne.n	80040f4 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80040e0:	78fb      	ldrb	r3, [r7, #3]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	212c      	movs	r1, #44	; 0x2c
 80040e6:	fb01 f303 	mul.w	r3, r1, r3
 80040ea:	4413      	add	r3, r2
 80040ec:	3342      	adds	r3, #66	; 0x42
 80040ee:	2200      	movs	r2, #0
 80040f0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80040f2:	e034      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	212c      	movs	r1, #44	; 0x2c
 80040fa:	fb01 f303 	mul.w	r3, r1, r3
 80040fe:	4413      	add	r3, r2
 8004100:	3342      	adds	r3, #66	; 0x42
 8004102:	2202      	movs	r2, #2
 8004104:	701a      	strb	r2, [r3, #0]
      break;
 8004106:	e02a      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004108:	78fb      	ldrb	r3, [r7, #3]
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	212c      	movs	r1, #44	; 0x2c
 800410e:	fb01 f303 	mul.w	r3, r1, r3
 8004112:	4413      	add	r3, r2
 8004114:	3354      	adds	r3, #84	; 0x54
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d109      	bne.n	8004130 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800411c:	78fb      	ldrb	r3, [r7, #3]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	212c      	movs	r1, #44	; 0x2c
 8004122:	fb01 f303 	mul.w	r3, r1, r3
 8004126:	4413      	add	r3, r2
 8004128:	3342      	adds	r3, #66	; 0x42
 800412a:	2200      	movs	r2, #0
 800412c:	701a      	strb	r2, [r3, #0]
      break;
 800412e:	e016      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004130:	78fb      	ldrb	r3, [r7, #3]
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	212c      	movs	r1, #44	; 0x2c
 8004136:	fb01 f303 	mul.w	r3, r1, r3
 800413a:	4413      	add	r3, r2
 800413c:	3342      	adds	r3, #66	; 0x42
 800413e:	2202      	movs	r2, #2
 8004140:	701a      	strb	r2, [r3, #0]
      break;
 8004142:	e00c      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	212c      	movs	r1, #44	; 0x2c
 800414a:	fb01 f303 	mul.w	r3, r1, r3
 800414e:	4413      	add	r3, r2
 8004150:	3342      	adds	r3, #66	; 0x42
 8004152:	2200      	movs	r2, #0
 8004154:	701a      	strb	r2, [r3, #0]
      break;
 8004156:	e002      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8004158:	bf00      	nop
 800415a:	e000      	b.n	800415e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800415c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	212c      	movs	r1, #44	; 0x2c
 8004164:	fb01 f303 	mul.w	r3, r1, r3
 8004168:	4413      	add	r3, r2
 800416a:	3344      	adds	r3, #68	; 0x44
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004170:	78fb      	ldrb	r3, [r7, #3]
 8004172:	8b3a      	ldrh	r2, [r7, #24]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	202c      	movs	r0, #44	; 0x2c
 8004178:	fb00 f303 	mul.w	r3, r0, r3
 800417c:	440b      	add	r3, r1
 800417e:	334c      	adds	r3, #76	; 0x4c
 8004180:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004182:	78fb      	ldrb	r3, [r7, #3]
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	212c      	movs	r1, #44	; 0x2c
 8004188:	fb01 f303 	mul.w	r3, r1, r3
 800418c:	4413      	add	r3, r2
 800418e:	3360      	adds	r3, #96	; 0x60
 8004190:	2200      	movs	r2, #0
 8004192:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004194:	78fb      	ldrb	r3, [r7, #3]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	212c      	movs	r1, #44	; 0x2c
 800419a:	fb01 f303 	mul.w	r3, r1, r3
 800419e:	4413      	add	r3, r2
 80041a0:	3350      	adds	r3, #80	; 0x50
 80041a2:	2200      	movs	r2, #0
 80041a4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80041a6:	78fb      	ldrb	r3, [r7, #3]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	212c      	movs	r1, #44	; 0x2c
 80041ac:	fb01 f303 	mul.w	r3, r1, r3
 80041b0:	4413      	add	r3, r2
 80041b2:	3339      	adds	r3, #57	; 0x39
 80041b4:	78fa      	ldrb	r2, [r7, #3]
 80041b6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80041b8:	78fb      	ldrb	r3, [r7, #3]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	212c      	movs	r1, #44	; 0x2c
 80041be:	fb01 f303 	mul.w	r3, r1, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	3361      	adds	r3, #97	; 0x61
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6818      	ldr	r0, [r3, #0]
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	222c      	movs	r2, #44	; 0x2c
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	3338      	adds	r3, #56	; 0x38
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	18d1      	adds	r1, r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	f005 fef8 	bl	8009fd8 <USB_HC_StartXfer>
 80041e8:	4603      	mov	r3, r0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop

080041f4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f005 fbf9 	bl	8009a02 <USB_GetMode>
 8004210:	4603      	mov	r3, r0
 8004212:	2b01      	cmp	r3, #1
 8004214:	f040 80f6 	bne.w	8004404 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f005 fbdd 	bl	80099dc <USB_ReadInterrupts>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	f000 80ec 	beq.w	8004402 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f005 fbd4 	bl	80099dc <USB_ReadInterrupts>
 8004234:	4603      	mov	r3, r0
 8004236:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800423a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800423e:	d104      	bne.n	800424a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004248:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f005 fbc4 	bl	80099dc <USB_ReadInterrupts>
 8004254:	4603      	mov	r3, r0
 8004256:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800425a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800425e:	d104      	bne.n	800426a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004268:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f005 fbb4 	bl	80099dc <USB_ReadInterrupts>
 8004274:	4603      	mov	r3, r0
 8004276:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800427a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800427e:	d104      	bne.n	800428a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004288:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f005 fba4 	bl	80099dc <USB_ReadInterrupts>
 8004294:	4603      	mov	r3, r0
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	2b02      	cmp	r3, #2
 800429c:	d103      	bne.n	80042a6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2202      	movs	r2, #2
 80042a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f005 fb96 	bl	80099dc <USB_ReadInterrupts>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042ba:	d11c      	bne.n	80042f6 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80042c4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10f      	bne.n	80042f6 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80042d6:	2110      	movs	r1, #16
 80042d8:	6938      	ldr	r0, [r7, #16]
 80042da:	f005 fa85 	bl	80097e8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80042de:	6938      	ldr	r0, [r7, #16]
 80042e0:	f005 fab6 	bl	8009850 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2101      	movs	r1, #1
 80042ea:	4618      	mov	r0, r3
 80042ec:	f005 fc8c 	bl	8009c08 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f00c fe7d 	bl	8010ff0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f005 fb6e 	bl	80099dc <USB_ReadInterrupts>
 8004300:	4603      	mov	r3, r0
 8004302:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004306:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800430a:	d102      	bne.n	8004312 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f001 f89e 	bl	800544e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f005 fb60 	bl	80099dc <USB_ReadInterrupts>
 800431c:	4603      	mov	r3, r0
 800431e:	f003 0308 	and.w	r3, r3, #8
 8004322:	2b08      	cmp	r3, #8
 8004324:	d106      	bne.n	8004334 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f00c fe46 	bl	8010fb8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2208      	movs	r2, #8
 8004332:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f005 fb4f 	bl	80099dc <USB_ReadInterrupts>
 800433e:	4603      	mov	r3, r0
 8004340:	f003 0310 	and.w	r3, r3, #16
 8004344:	2b10      	cmp	r3, #16
 8004346:	d101      	bne.n	800434c <HAL_HCD_IRQHandler+0x158>
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <HAL_HCD_IRQHandler+0x15a>
 800434c:	2300      	movs	r3, #0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d012      	beq.n	8004378 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699a      	ldr	r2, [r3, #24]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 0210 	bic.w	r2, r2, #16
 8004360:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 ffa1 	bl	80052aa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699a      	ldr	r2, [r3, #24]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0210 	orr.w	r2, r2, #16
 8004376:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f005 fb2d 	bl	80099dc <USB_ReadInterrupts>
 8004382:	4603      	mov	r3, r0
 8004384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004388:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800438c:	d13a      	bne.n	8004404 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f005 ff62 	bl	800a25c <USB_HC_ReadInterrupt>
 8004398:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800439a:	2300      	movs	r3, #0
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	e025      	b.n	80043ec <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	68ba      	ldr	r2, [r7, #8]
 80043a8:	fa22 f303 	lsr.w	r3, r2, r3
 80043ac:	f003 0301 	and.w	r3, r3, #1
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d018      	beq.n	80043e6 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	015a      	lsls	r2, r3, #5
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4413      	add	r3, r2
 80043bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043ca:	d106      	bne.n	80043da <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	4619      	mov	r1, r3
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f8ab 	bl	800452e <HCD_HC_IN_IRQHandler>
 80043d8:	e005      	b.n	80043e6 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	4619      	mov	r1, r3
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fbf9 	bl	8004bd8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	3301      	adds	r3, #1
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d3d4      	bcc.n	80043a0 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80043fe:	615a      	str	r2, [r3, #20]
 8004400:	e000      	b.n	8004404 <HAL_HCD_IRQHandler+0x210>
      return;
 8004402:	bf00      	nop
    }
  }
}
 8004404:	3718      	adds	r7, #24
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b082      	sub	sp, #8
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004418:	2b01      	cmp	r3, #1
 800441a:	d101      	bne.n	8004420 <HAL_HCD_Start+0x16>
 800441c:	2302      	movs	r3, #2
 800441e:	e013      	b.n	8004448 <HAL_HCD_Start+0x3e>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2101      	movs	r1, #1
 800442e:	4618      	mov	r0, r3
 8004430:	f005 fc4e 	bl	8009cd0 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4618      	mov	r0, r3
 800443a:	f005 f966 	bl	800970a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3708      	adds	r7, #8
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800445e:	2b01      	cmp	r3, #1
 8004460:	d101      	bne.n	8004466 <HAL_HCD_Stop+0x16>
 8004462:	2302      	movs	r3, #2
 8004464:	e00d      	b.n	8004482 <HAL_HCD_Stop+0x32>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f006 f83c 	bl	800a4f0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3708      	adds	r7, #8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f005 fbf0 	bl	8009c7c <USB_ResetPort>
 800449c:	4603      	mov	r3, r0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	460b      	mov	r3, r1
 80044b0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80044b2:	78fb      	ldrb	r3, [r7, #3]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	212c      	movs	r1, #44	; 0x2c
 80044b8:	fb01 f303 	mul.w	r3, r1, r3
 80044bc:	4413      	add	r3, r2
 80044be:	3360      	adds	r3, #96	; 0x60
 80044c0:	781b      	ldrb	r3, [r3, #0]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044ce:	b480      	push	{r7}
 80044d0:	b083      	sub	sp, #12
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
 80044d6:	460b      	mov	r3, r1
 80044d8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80044da:	78fb      	ldrb	r3, [r7, #3]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	212c      	movs	r1, #44	; 0x2c
 80044e0:	fb01 f303 	mul.w	r3, r1, r3
 80044e4:	4413      	add	r3, r2
 80044e6:	3350      	adds	r3, #80	; 0x50
 80044e8:	681b      	ldr	r3, [r3, #0]
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f005 fc34 	bl	8009d70 <USB_GetCurrentFrame>
 8004508:	4603      	mov	r3, r0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b082      	sub	sp, #8
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4618      	mov	r0, r3
 8004520:	f005 fc0f 	bl	8009d42 <USB_GetHostSpeed>
 8004524:	4603      	mov	r3, r0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b086      	sub	sp, #24
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	460b      	mov	r3, r1
 8004538:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004544:	78fb      	ldrb	r3, [r7, #3]
 8004546:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	4413      	add	r3, r2
 8004550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b04      	cmp	r3, #4
 800455c:	d11a      	bne.n	8004594 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	015a      	lsls	r2, r3, #5
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	4413      	add	r3, r2
 8004566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800456a:	461a      	mov	r2, r3
 800456c:	2304      	movs	r3, #4
 800456e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	212c      	movs	r1, #44	; 0x2c
 8004576:	fb01 f303 	mul.w	r3, r1, r3
 800457a:	4413      	add	r3, r2
 800457c:	3361      	adds	r3, #97	; 0x61
 800457e:	2206      	movs	r2, #6
 8004580:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	4611      	mov	r1, r2
 800458c:	4618      	mov	r0, r3
 800458e:	f005 fe76 	bl	800a27e <USB_HC_Halt>
 8004592:	e0af      	b.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	015a      	lsls	r2, r3, #5
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	4413      	add	r3, r2
 800459c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045aa:	d11b      	bne.n	80045e4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045b8:	461a      	mov	r2, r3
 80045ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045be:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	212c      	movs	r1, #44	; 0x2c
 80045c6:	fb01 f303 	mul.w	r3, r1, r3
 80045ca:	4413      	add	r3, r2
 80045cc:	3361      	adds	r3, #97	; 0x61
 80045ce:	2207      	movs	r2, #7
 80045d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	b2d2      	uxtb	r2, r2
 80045da:	4611      	mov	r1, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f005 fe4e 	bl	800a27e <USB_HC_Halt>
 80045e2:	e087      	b.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d109      	bne.n	800460e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	4413      	add	r3, r2
 8004602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004606:	461a      	mov	r2, r3
 8004608:	2320      	movs	r3, #32
 800460a:	6093      	str	r3, [r2, #8]
 800460c:	e072      	b.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	015a      	lsls	r2, r3, #5
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4413      	add	r3, r2
 8004616:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f003 0308 	and.w	r3, r3, #8
 8004620:	2b08      	cmp	r3, #8
 8004622:	d11a      	bne.n	800465a <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	015a      	lsls	r2, r3, #5
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	4413      	add	r3, r2
 800462c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004630:	461a      	mov	r2, r3
 8004632:	2308      	movs	r3, #8
 8004634:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	212c      	movs	r1, #44	; 0x2c
 800463c:	fb01 f303 	mul.w	r3, r1, r3
 8004640:	4413      	add	r3, r2
 8004642:	3361      	adds	r3, #97	; 0x61
 8004644:	2205      	movs	r2, #5
 8004646:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	b2d2      	uxtb	r2, r2
 8004650:	4611      	mov	r1, r2
 8004652:	4618      	mov	r0, r3
 8004654:	f005 fe13 	bl	800a27e <USB_HC_Halt>
 8004658:	e04c      	b.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	015a      	lsls	r2, r3, #5
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	4413      	add	r3, r2
 8004662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004670:	d11b      	bne.n	80046aa <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004684:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	212c      	movs	r1, #44	; 0x2c
 800468c:	fb01 f303 	mul.w	r3, r1, r3
 8004690:	4413      	add	r3, r2
 8004692:	3361      	adds	r3, #97	; 0x61
 8004694:	2208      	movs	r2, #8
 8004696:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	b2d2      	uxtb	r2, r2
 80046a0:	4611      	mov	r1, r2
 80046a2:	4618      	mov	r0, r3
 80046a4:	f005 fdeb 	bl	800a27e <USB_HC_Halt>
 80046a8:	e024      	b.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	015a      	lsls	r2, r3, #5
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	4413      	add	r3, r2
 80046b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046bc:	2b80      	cmp	r3, #128	; 0x80
 80046be:	d119      	bne.n	80046f4 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046cc:	461a      	mov	r2, r3
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	212c      	movs	r1, #44	; 0x2c
 80046d8:	fb01 f303 	mul.w	r3, r1, r3
 80046dc:	4413      	add	r3, r2
 80046de:	3361      	adds	r3, #97	; 0x61
 80046e0:	2206      	movs	r2, #6
 80046e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	4611      	mov	r1, r2
 80046ee:	4618      	mov	r0, r3
 80046f0:	f005 fdc5 	bl	800a27e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	015a      	lsls	r2, r3, #5
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	4413      	add	r3, r2
 80046fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004706:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800470a:	d112      	bne.n	8004732 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	4611      	mov	r1, r2
 8004716:	4618      	mov	r0, r3
 8004718:	f005 fdb1 	bl	800a27e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	015a      	lsls	r2, r3, #5
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	4413      	add	r3, r2
 8004724:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004728:	461a      	mov	r2, r3
 800472a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800472e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004730:	e24e      	b.n	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	015a      	lsls	r2, r3, #5
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	4413      	add	r3, r2
 800473a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b01      	cmp	r3, #1
 8004746:	f040 80df 	bne.w	8004908 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d019      	beq.n	8004786 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	212c      	movs	r1, #44	; 0x2c
 8004758:	fb01 f303 	mul.w	r3, r1, r3
 800475c:	4413      	add	r3, r2
 800475e:	3348      	adds	r3, #72	; 0x48
 8004760:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	0159      	lsls	r1, r3, #5
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	440b      	add	r3, r1
 800476a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8004774:	1ad2      	subs	r2, r2, r3
 8004776:	6879      	ldr	r1, [r7, #4]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	202c      	movs	r0, #44	; 0x2c
 800477c:	fb00 f303 	mul.w	r3, r0, r3
 8004780:	440b      	add	r3, r1
 8004782:	3350      	adds	r3, #80	; 0x50
 8004784:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	212c      	movs	r1, #44	; 0x2c
 800478c:	fb01 f303 	mul.w	r3, r1, r3
 8004790:	4413      	add	r3, r2
 8004792:	3361      	adds	r3, #97	; 0x61
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	212c      	movs	r1, #44	; 0x2c
 800479e:	fb01 f303 	mul.w	r3, r1, r3
 80047a2:	4413      	add	r3, r2
 80047a4:	335c      	adds	r3, #92	; 0x5c
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	015a      	lsls	r2, r3, #5
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	4413      	add	r3, r2
 80047b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b6:	461a      	mov	r2, r3
 80047b8:	2301      	movs	r3, #1
 80047ba:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	212c      	movs	r1, #44	; 0x2c
 80047c2:	fb01 f303 	mul.w	r3, r1, r3
 80047c6:	4413      	add	r3, r2
 80047c8:	333f      	adds	r3, #63	; 0x3f
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d009      	beq.n	80047e4 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	212c      	movs	r1, #44	; 0x2c
 80047d6:	fb01 f303 	mul.w	r3, r1, r3
 80047da:	4413      	add	r3, r2
 80047dc:	333f      	adds	r3, #63	; 0x3f
 80047de:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d111      	bne.n	8004808 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68fa      	ldr	r2, [r7, #12]
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	4611      	mov	r1, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f005 fd45 	bl	800a27e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	015a      	lsls	r2, r3, #5
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004800:	461a      	mov	r2, r3
 8004802:	2310      	movs	r3, #16
 8004804:	6093      	str	r3, [r2, #8]
 8004806:	e03a      	b.n	800487e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	212c      	movs	r1, #44	; 0x2c
 800480e:	fb01 f303 	mul.w	r3, r1, r3
 8004812:	4413      	add	r3, r2
 8004814:	333f      	adds	r3, #63	; 0x3f
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	2b03      	cmp	r3, #3
 800481a:	d009      	beq.n	8004830 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	212c      	movs	r1, #44	; 0x2c
 8004822:	fb01 f303 	mul.w	r3, r1, r3
 8004826:	4413      	add	r3, r2
 8004828:	333f      	adds	r3, #63	; 0x3f
 800482a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800482c:	2b01      	cmp	r3, #1
 800482e:	d126      	bne.n	800487e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	015a      	lsls	r2, r3, #5
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	4413      	add	r3, r2
 8004838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	68fa      	ldr	r2, [r7, #12]
 8004840:	0151      	lsls	r1, r2, #5
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	440a      	add	r2, r1
 8004846:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800484a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800484e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	212c      	movs	r1, #44	; 0x2c
 8004856:	fb01 f303 	mul.w	r3, r1, r3
 800485a:	4413      	add	r3, r2
 800485c:	3360      	adds	r3, #96	; 0x60
 800485e:	2201      	movs	r2, #1
 8004860:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	b2d9      	uxtb	r1, r3
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	202c      	movs	r0, #44	; 0x2c
 800486c:	fb00 f303 	mul.w	r3, r0, r3
 8004870:	4413      	add	r3, r2
 8004872:	3360      	adds	r3, #96	; 0x60
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	461a      	mov	r2, r3
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f00c fbc7 	bl	801100c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d12b      	bne.n	80048de <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	212c      	movs	r1, #44	; 0x2c
 800488c:	fb01 f303 	mul.w	r3, r1, r3
 8004890:	4413      	add	r3, r2
 8004892:	3348      	adds	r3, #72	; 0x48
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6879      	ldr	r1, [r7, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	202c      	movs	r0, #44	; 0x2c
 800489c:	fb00 f202 	mul.w	r2, r0, r2
 80048a0:	440a      	add	r2, r1
 80048a2:	3240      	adds	r2, #64	; 0x40
 80048a4:	8812      	ldrh	r2, [r2, #0]
 80048a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 818e 	beq.w	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	212c      	movs	r1, #44	; 0x2c
 80048ba:	fb01 f303 	mul.w	r3, r1, r3
 80048be:	4413      	add	r3, r2
 80048c0:	3354      	adds	r3, #84	; 0x54
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	f083 0301 	eor.w	r3, r3, #1
 80048c8:	b2d8      	uxtb	r0, r3
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	212c      	movs	r1, #44	; 0x2c
 80048d0:	fb01 f303 	mul.w	r3, r1, r3
 80048d4:	4413      	add	r3, r2
 80048d6:	3354      	adds	r3, #84	; 0x54
 80048d8:	4602      	mov	r2, r0
 80048da:	701a      	strb	r2, [r3, #0]
}
 80048dc:	e178      	b.n	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	212c      	movs	r1, #44	; 0x2c
 80048e4:	fb01 f303 	mul.w	r3, r1, r3
 80048e8:	4413      	add	r3, r2
 80048ea:	3354      	adds	r3, #84	; 0x54
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	f083 0301 	eor.w	r3, r3, #1
 80048f2:	b2d8      	uxtb	r0, r3
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	212c      	movs	r1, #44	; 0x2c
 80048fa:	fb01 f303 	mul.w	r3, r1, r3
 80048fe:	4413      	add	r3, r2
 8004900:	3354      	adds	r3, #84	; 0x54
 8004902:	4602      	mov	r2, r0
 8004904:	701a      	strb	r2, [r3, #0]
}
 8004906:	e163      	b.n	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4413      	add	r3, r2
 8004910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	f040 80f6 	bne.w	8004b0c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	212c      	movs	r1, #44	; 0x2c
 8004926:	fb01 f303 	mul.w	r3, r1, r3
 800492a:	4413      	add	r3, r2
 800492c:	3361      	adds	r3, #97	; 0x61
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d109      	bne.n	8004948 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	212c      	movs	r1, #44	; 0x2c
 800493a:	fb01 f303 	mul.w	r3, r1, r3
 800493e:	4413      	add	r3, r2
 8004940:	3360      	adds	r3, #96	; 0x60
 8004942:	2201      	movs	r2, #1
 8004944:	701a      	strb	r2, [r3, #0]
 8004946:	e0c9      	b.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	212c      	movs	r1, #44	; 0x2c
 800494e:	fb01 f303 	mul.w	r3, r1, r3
 8004952:	4413      	add	r3, r2
 8004954:	3361      	adds	r3, #97	; 0x61
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	2b05      	cmp	r3, #5
 800495a:	d109      	bne.n	8004970 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	212c      	movs	r1, #44	; 0x2c
 8004962:	fb01 f303 	mul.w	r3, r1, r3
 8004966:	4413      	add	r3, r2
 8004968:	3360      	adds	r3, #96	; 0x60
 800496a:	2205      	movs	r2, #5
 800496c:	701a      	strb	r2, [r3, #0]
 800496e:	e0b5      	b.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	212c      	movs	r1, #44	; 0x2c
 8004976:	fb01 f303 	mul.w	r3, r1, r3
 800497a:	4413      	add	r3, r2
 800497c:	3361      	adds	r3, #97	; 0x61
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b06      	cmp	r3, #6
 8004982:	d009      	beq.n	8004998 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	212c      	movs	r1, #44	; 0x2c
 800498a:	fb01 f303 	mul.w	r3, r1, r3
 800498e:	4413      	add	r3, r2
 8004990:	3361      	adds	r3, #97	; 0x61
 8004992:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004994:	2b08      	cmp	r3, #8
 8004996:	d150      	bne.n	8004a3a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	212c      	movs	r1, #44	; 0x2c
 800499e:	fb01 f303 	mul.w	r3, r1, r3
 80049a2:	4413      	add	r3, r2
 80049a4:	335c      	adds	r3, #92	; 0x5c
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	202c      	movs	r0, #44	; 0x2c
 80049b0:	fb00 f303 	mul.w	r3, r0, r3
 80049b4:	440b      	add	r3, r1
 80049b6:	335c      	adds	r3, #92	; 0x5c
 80049b8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	212c      	movs	r1, #44	; 0x2c
 80049c0:	fb01 f303 	mul.w	r3, r1, r3
 80049c4:	4413      	add	r3, r2
 80049c6:	335c      	adds	r3, #92	; 0x5c
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d912      	bls.n	80049f4 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	212c      	movs	r1, #44	; 0x2c
 80049d4:	fb01 f303 	mul.w	r3, r1, r3
 80049d8:	4413      	add	r3, r2
 80049da:	335c      	adds	r3, #92	; 0x5c
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	212c      	movs	r1, #44	; 0x2c
 80049e6:	fb01 f303 	mul.w	r3, r1, r3
 80049ea:	4413      	add	r3, r2
 80049ec:	3360      	adds	r3, #96	; 0x60
 80049ee:	2204      	movs	r2, #4
 80049f0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80049f2:	e073      	b.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	212c      	movs	r1, #44	; 0x2c
 80049fa:	fb01 f303 	mul.w	r3, r1, r3
 80049fe:	4413      	add	r3, r2
 8004a00:	3360      	adds	r3, #96	; 0x60
 8004a02:	2202      	movs	r2, #2
 8004a04:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	015a      	lsls	r2, r3, #5
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004a1c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a24:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	015a      	lsls	r2, r3, #5
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a32:	461a      	mov	r2, r3
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004a38:	e050      	b.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	212c      	movs	r1, #44	; 0x2c
 8004a40:	fb01 f303 	mul.w	r3, r1, r3
 8004a44:	4413      	add	r3, r2
 8004a46:	3361      	adds	r3, #97	; 0x61
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d122      	bne.n	8004a94 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	212c      	movs	r1, #44	; 0x2c
 8004a54:	fb01 f303 	mul.w	r3, r1, r3
 8004a58:	4413      	add	r3, r2
 8004a5a:	3360      	adds	r3, #96	; 0x60
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	015a      	lsls	r2, r3, #5
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	4413      	add	r3, r2
 8004a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004a76:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a7e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	e023      	b.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	212c      	movs	r1, #44	; 0x2c
 8004a9a:	fb01 f303 	mul.w	r3, r1, r3
 8004a9e:	4413      	add	r3, r2
 8004aa0:	3361      	adds	r3, #97	; 0x61
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	2b07      	cmp	r3, #7
 8004aa6:	d119      	bne.n	8004adc <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	212c      	movs	r1, #44	; 0x2c
 8004aae:	fb01 f303 	mul.w	r3, r1, r3
 8004ab2:	4413      	add	r3, r2
 8004ab4:	335c      	adds	r3, #92	; 0x5c
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	202c      	movs	r0, #44	; 0x2c
 8004ac0:	fb00 f303 	mul.w	r3, r0, r3
 8004ac4:	440b      	add	r3, r1
 8004ac6:	335c      	adds	r3, #92	; 0x5c
 8004ac8:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	212c      	movs	r1, #44	; 0x2c
 8004ad0:	fb01 f303 	mul.w	r3, r1, r3
 8004ad4:	4413      	add	r3, r2
 8004ad6:	3360      	adds	r3, #96	; 0x60
 8004ad8:	2204      	movs	r2, #4
 8004ada:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ae8:	461a      	mov	r2, r3
 8004aea:	2302      	movs	r3, #2
 8004aec:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	b2d9      	uxtb	r1, r3
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	202c      	movs	r0, #44	; 0x2c
 8004af8:	fb00 f303 	mul.w	r3, r0, r3
 8004afc:	4413      	add	r3, r2
 8004afe:	3360      	adds	r3, #96	; 0x60
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	461a      	mov	r2, r3
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f00c fa81 	bl	801100c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004b0a:	e061      	b.n	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	015a      	lsls	r2, r3, #5
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	4413      	add	r3, r2
 8004b14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b10      	cmp	r3, #16
 8004b20:	d156      	bne.n	8004bd0 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	212c      	movs	r1, #44	; 0x2c
 8004b28:	fb01 f303 	mul.w	r3, r1, r3
 8004b2c:	4413      	add	r3, r2
 8004b2e:	333f      	adds	r3, #63	; 0x3f
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	2b03      	cmp	r3, #3
 8004b34:	d111      	bne.n	8004b5a <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	212c      	movs	r1, #44	; 0x2c
 8004b3c:	fb01 f303 	mul.w	r3, r1, r3
 8004b40:	4413      	add	r3, r2
 8004b42:	335c      	adds	r3, #92	; 0x5c
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	b2d2      	uxtb	r2, r2
 8004b50:	4611      	mov	r1, r2
 8004b52:	4618      	mov	r0, r3
 8004b54:	f005 fb93 	bl	800a27e <USB_HC_Halt>
 8004b58:	e031      	b.n	8004bbe <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	212c      	movs	r1, #44	; 0x2c
 8004b60:	fb01 f303 	mul.w	r3, r1, r3
 8004b64:	4413      	add	r3, r2
 8004b66:	333f      	adds	r3, #63	; 0x3f
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d009      	beq.n	8004b82 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	212c      	movs	r1, #44	; 0x2c
 8004b74:	fb01 f303 	mul.w	r3, r1, r3
 8004b78:	4413      	add	r3, r2
 8004b7a:	333f      	adds	r3, #63	; 0x3f
 8004b7c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d11d      	bne.n	8004bbe <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	212c      	movs	r1, #44	; 0x2c
 8004b88:	fb01 f303 	mul.w	r3, r1, r3
 8004b8c:	4413      	add	r3, r2
 8004b8e:	335c      	adds	r3, #92	; 0x5c
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d110      	bne.n	8004bbe <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	212c      	movs	r1, #44	; 0x2c
 8004ba2:	fb01 f303 	mul.w	r3, r1, r3
 8004ba6:	4413      	add	r3, r2
 8004ba8:	3361      	adds	r3, #97	; 0x61
 8004baa:	2203      	movs	r2, #3
 8004bac:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	b2d2      	uxtb	r2, r2
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f005 fb60 	bl	800a27e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	015a      	lsls	r2, r3, #5
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bca:	461a      	mov	r2, r3
 8004bcc:	2310      	movs	r3, #16
 8004bce:	6093      	str	r3, [r2, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	3718      	adds	r7, #24
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b088      	sub	sp, #32
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b04      	cmp	r3, #4
 8004c06:	d11a      	bne.n	8004c3e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	015a      	lsls	r2, r3, #5
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	4413      	add	r3, r2
 8004c10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c14:	461a      	mov	r2, r3
 8004c16:	2304      	movs	r3, #4
 8004c18:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	212c      	movs	r1, #44	; 0x2c
 8004c20:	fb01 f303 	mul.w	r3, r1, r3
 8004c24:	4413      	add	r3, r2
 8004c26:	3361      	adds	r3, #97	; 0x61
 8004c28:	2206      	movs	r2, #6
 8004c2a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	4611      	mov	r1, r2
 8004c36:	4618      	mov	r0, r3
 8004c38:	f005 fb21 	bl	800a27e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004c3c:	e331      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	015a      	lsls	r2, r3, #5
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	4413      	add	r3, r2
 8004c46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f003 0320 	and.w	r3, r3, #32
 8004c50:	2b20      	cmp	r3, #32
 8004c52:	d12e      	bne.n	8004cb2 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	015a      	lsls	r2, r3, #5
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	4413      	add	r3, r2
 8004c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c60:	461a      	mov	r2, r3
 8004c62:	2320      	movs	r3, #32
 8004c64:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	212c      	movs	r1, #44	; 0x2c
 8004c6c:	fb01 f303 	mul.w	r3, r1, r3
 8004c70:	4413      	add	r3, r2
 8004c72:	333d      	adds	r3, #61	; 0x3d
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	f040 8313 	bne.w	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	212c      	movs	r1, #44	; 0x2c
 8004c82:	fb01 f303 	mul.w	r3, r1, r3
 8004c86:	4413      	add	r3, r2
 8004c88:	333d      	adds	r3, #61	; 0x3d
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	212c      	movs	r1, #44	; 0x2c
 8004c94:	fb01 f303 	mul.w	r3, r1, r3
 8004c98:	4413      	add	r3, r2
 8004c9a:	3360      	adds	r3, #96	; 0x60
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	4611      	mov	r1, r2
 8004caa:	4618      	mov	r0, r3
 8004cac:	f005 fae7 	bl	800a27e <USB_HC_Halt>
}
 8004cb0:	e2f7      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	015a      	lsls	r2, r3, #5
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	4413      	add	r3, r2
 8004cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cc8:	d112      	bne.n	8004cf0 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	015a      	lsls	r2, r3, #5
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cdc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f005 fac8 	bl	800a27e <USB_HC_Halt>
}
 8004cee:	e2d8      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d140      	bne.n	8004d88 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	212c      	movs	r1, #44	; 0x2c
 8004d0c:	fb01 f303 	mul.w	r3, r1, r3
 8004d10:	4413      	add	r3, r2
 8004d12:	335c      	adds	r3, #92	; 0x5c
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	015a      	lsls	r2, r3, #5
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	4413      	add	r3, r2
 8004d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d2a:	2b40      	cmp	r3, #64	; 0x40
 8004d2c:	d111      	bne.n	8004d52 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	212c      	movs	r1, #44	; 0x2c
 8004d34:	fb01 f303 	mul.w	r3, r1, r3
 8004d38:	4413      	add	r3, r2
 8004d3a:	333d      	adds	r3, #61	; 0x3d
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	015a      	lsls	r2, r3, #5
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	4413      	add	r3, r2
 8004d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	2340      	movs	r3, #64	; 0x40
 8004d50:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d5e:	461a      	mov	r2, r3
 8004d60:	2301      	movs	r3, #1
 8004d62:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	212c      	movs	r1, #44	; 0x2c
 8004d6a:	fb01 f303 	mul.w	r3, r1, r3
 8004d6e:	4413      	add	r3, r2
 8004d70:	3361      	adds	r3, #97	; 0x61
 8004d72:	2201      	movs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	4611      	mov	r1, r2
 8004d80:	4618      	mov	r0, r3
 8004d82:	f005 fa7c 	bl	800a27e <USB_HC_Halt>
}
 8004d86:	e28c      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	015a      	lsls	r2, r3, #5
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d9a:	2b40      	cmp	r3, #64	; 0x40
 8004d9c:	d12c      	bne.n	8004df8 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	212c      	movs	r1, #44	; 0x2c
 8004da4:	fb01 f303 	mul.w	r3, r1, r3
 8004da8:	4413      	add	r3, r2
 8004daa:	3361      	adds	r3, #97	; 0x61
 8004dac:	2204      	movs	r2, #4
 8004dae:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	212c      	movs	r1, #44	; 0x2c
 8004db6:	fb01 f303 	mul.w	r3, r1, r3
 8004dba:	4413      	add	r3, r2
 8004dbc:	333d      	adds	r3, #61	; 0x3d
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	212c      	movs	r1, #44	; 0x2c
 8004dc8:	fb01 f303 	mul.w	r3, r1, r3
 8004dcc:	4413      	add	r3, r2
 8004dce:	335c      	adds	r3, #92	; 0x5c
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	4611      	mov	r1, r2
 8004dde:	4618      	mov	r0, r3
 8004de0:	f005 fa4d 	bl	800a27e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	015a      	lsls	r2, r3, #5
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	4413      	add	r3, r2
 8004dec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004df0:	461a      	mov	r2, r3
 8004df2:	2340      	movs	r3, #64	; 0x40
 8004df4:	6093      	str	r3, [r2, #8]
}
 8004df6:	e254      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	f003 0308 	and.w	r3, r3, #8
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d11a      	bne.n	8004e44 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	015a      	lsls	r2, r3, #5
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	4413      	add	r3, r2
 8004e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	2308      	movs	r3, #8
 8004e1e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	212c      	movs	r1, #44	; 0x2c
 8004e26:	fb01 f303 	mul.w	r3, r1, r3
 8004e2a:	4413      	add	r3, r2
 8004e2c:	3361      	adds	r3, #97	; 0x61
 8004e2e:	2205      	movs	r2, #5
 8004e30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	b2d2      	uxtb	r2, r2
 8004e3a:	4611      	mov	r1, r2
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f005 fa1e 	bl	800a27e <USB_HC_Halt>
}
 8004e42:	e22e      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 0310 	and.w	r3, r3, #16
 8004e56:	2b10      	cmp	r3, #16
 8004e58:	d140      	bne.n	8004edc <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	212c      	movs	r1, #44	; 0x2c
 8004e60:	fb01 f303 	mul.w	r3, r1, r3
 8004e64:	4413      	add	r3, r2
 8004e66:	335c      	adds	r3, #92	; 0x5c
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	212c      	movs	r1, #44	; 0x2c
 8004e72:	fb01 f303 	mul.w	r3, r1, r3
 8004e76:	4413      	add	r3, r2
 8004e78:	3361      	adds	r3, #97	; 0x61
 8004e7a:	2203      	movs	r2, #3
 8004e7c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	212c      	movs	r1, #44	; 0x2c
 8004e84:	fb01 f303 	mul.w	r3, r1, r3
 8004e88:	4413      	add	r3, r2
 8004e8a:	333d      	adds	r3, #61	; 0x3d
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d112      	bne.n	8004eb8 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	212c      	movs	r1, #44	; 0x2c
 8004e98:	fb01 f303 	mul.w	r3, r1, r3
 8004e9c:	4413      	add	r3, r2
 8004e9e:	333c      	adds	r3, #60	; 0x3c
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d108      	bne.n	8004eb8 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	212c      	movs	r1, #44	; 0x2c
 8004eac:	fb01 f303 	mul.w	r3, r1, r3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	333d      	adds	r3, #61	; 0x3d
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	697a      	ldr	r2, [r7, #20]
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	4611      	mov	r1, r2
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f005 f9db 	bl	800a27e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	2310      	movs	r3, #16
 8004ed8:	6093      	str	r3, [r2, #8]
}
 8004eda:	e1e2      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	015a      	lsls	r2, r3, #5
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eee:	2b80      	cmp	r3, #128	; 0x80
 8004ef0:	d164      	bne.n	8004fbc <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d111      	bne.n	8004f1e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	212c      	movs	r1, #44	; 0x2c
 8004f00:	fb01 f303 	mul.w	r3, r1, r3
 8004f04:	4413      	add	r3, r2
 8004f06:	3361      	adds	r3, #97	; 0x61
 8004f08:	2206      	movs	r2, #6
 8004f0a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	b2d2      	uxtb	r2, r2
 8004f14:	4611      	mov	r1, r2
 8004f16:	4618      	mov	r0, r3
 8004f18:	f005 f9b1 	bl	800a27e <USB_HC_Halt>
 8004f1c:	e044      	b.n	8004fa8 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	212c      	movs	r1, #44	; 0x2c
 8004f24:	fb01 f303 	mul.w	r3, r1, r3
 8004f28:	4413      	add	r3, r2
 8004f2a:	335c      	adds	r3, #92	; 0x5c
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	1c5a      	adds	r2, r3, #1
 8004f30:	6879      	ldr	r1, [r7, #4]
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	202c      	movs	r0, #44	; 0x2c
 8004f36:	fb00 f303 	mul.w	r3, r0, r3
 8004f3a:	440b      	add	r3, r1
 8004f3c:	335c      	adds	r3, #92	; 0x5c
 8004f3e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	212c      	movs	r1, #44	; 0x2c
 8004f46:	fb01 f303 	mul.w	r3, r1, r3
 8004f4a:	4413      	add	r3, r2
 8004f4c:	335c      	adds	r3, #92	; 0x5c
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d920      	bls.n	8004f96 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	212c      	movs	r1, #44	; 0x2c
 8004f5a:	fb01 f303 	mul.w	r3, r1, r3
 8004f5e:	4413      	add	r3, r2
 8004f60:	335c      	adds	r3, #92	; 0x5c
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	212c      	movs	r1, #44	; 0x2c
 8004f6c:	fb01 f303 	mul.w	r3, r1, r3
 8004f70:	4413      	add	r3, r2
 8004f72:	3360      	adds	r3, #96	; 0x60
 8004f74:	2204      	movs	r2, #4
 8004f76:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	b2d9      	uxtb	r1, r3
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	202c      	movs	r0, #44	; 0x2c
 8004f82:	fb00 f303 	mul.w	r3, r0, r3
 8004f86:	4413      	add	r3, r2
 8004f88:	3360      	adds	r3, #96	; 0x60
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f00c f83c 	bl	801100c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f94:	e008      	b.n	8004fa8 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	212c      	movs	r1, #44	; 0x2c
 8004f9c:	fb01 f303 	mul.w	r3, r1, r3
 8004fa0:	4413      	add	r3, r2
 8004fa2:	3360      	adds	r3, #96	; 0x60
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	2380      	movs	r3, #128	; 0x80
 8004fb8:	6093      	str	r3, [r2, #8]
}
 8004fba:	e172      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	015a      	lsls	r2, r3, #5
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd2:	d11b      	bne.n	800500c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	212c      	movs	r1, #44	; 0x2c
 8004fda:	fb01 f303 	mul.w	r3, r1, r3
 8004fde:	4413      	add	r3, r2
 8004fe0:	3361      	adds	r3, #97	; 0x61
 8004fe2:	2208      	movs	r2, #8
 8004fe4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	4611      	mov	r1, r2
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f005 f944 	bl	800a27e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005002:	461a      	mov	r2, r3
 8005004:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005008:	6093      	str	r3, [r2, #8]
}
 800500a:	e14a      	b.n	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	015a      	lsls	r2, r3, #5
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	4413      	add	r3, r2
 8005014:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b02      	cmp	r3, #2
 8005020:	f040 813f 	bne.w	80052a2 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	212c      	movs	r1, #44	; 0x2c
 800502a:	fb01 f303 	mul.w	r3, r1, r3
 800502e:	4413      	add	r3, r2
 8005030:	3361      	adds	r3, #97	; 0x61
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d17d      	bne.n	8005134 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	212c      	movs	r1, #44	; 0x2c
 800503e:	fb01 f303 	mul.w	r3, r1, r3
 8005042:	4413      	add	r3, r2
 8005044:	3360      	adds	r3, #96	; 0x60
 8005046:	2201      	movs	r2, #1
 8005048:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	212c      	movs	r1, #44	; 0x2c
 8005050:	fb01 f303 	mul.w	r3, r1, r3
 8005054:	4413      	add	r3, r2
 8005056:	333f      	adds	r3, #63	; 0x3f
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d00a      	beq.n	8005074 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	212c      	movs	r1, #44	; 0x2c
 8005064:	fb01 f303 	mul.w	r3, r1, r3
 8005068:	4413      	add	r3, r2
 800506a:	333f      	adds	r3, #63	; 0x3f
 800506c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800506e:	2b03      	cmp	r3, #3
 8005070:	f040 8100 	bne.w	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d113      	bne.n	80050a4 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	212c      	movs	r1, #44	; 0x2c
 8005082:	fb01 f303 	mul.w	r3, r1, r3
 8005086:	4413      	add	r3, r2
 8005088:	3355      	adds	r3, #85	; 0x55
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	f083 0301 	eor.w	r3, r3, #1
 8005090:	b2d8      	uxtb	r0, r3
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	212c      	movs	r1, #44	; 0x2c
 8005098:	fb01 f303 	mul.w	r3, r1, r3
 800509c:	4413      	add	r3, r2
 800509e:	3355      	adds	r3, #85	; 0x55
 80050a0:	4602      	mov	r2, r0
 80050a2:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	f040 80e3 	bne.w	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	212c      	movs	r1, #44	; 0x2c
 80050b4:	fb01 f303 	mul.w	r3, r1, r3
 80050b8:	4413      	add	r3, r2
 80050ba:	334c      	adds	r3, #76	; 0x4c
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	f000 80d8 	beq.w	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	212c      	movs	r1, #44	; 0x2c
 80050ca:	fb01 f303 	mul.w	r3, r1, r3
 80050ce:	4413      	add	r3, r2
 80050d0:	334c      	adds	r3, #76	; 0x4c
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	6879      	ldr	r1, [r7, #4]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	202c      	movs	r0, #44	; 0x2c
 80050da:	fb00 f202 	mul.w	r2, r0, r2
 80050de:	440a      	add	r2, r1
 80050e0:	3240      	adds	r2, #64	; 0x40
 80050e2:	8812      	ldrh	r2, [r2, #0]
 80050e4:	4413      	add	r3, r2
 80050e6:	3b01      	subs	r3, #1
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	202c      	movs	r0, #44	; 0x2c
 80050ee:	fb00 f202 	mul.w	r2, r0, r2
 80050f2:	440a      	add	r2, r1
 80050f4:	3240      	adds	r2, #64	; 0x40
 80050f6:	8812      	ldrh	r2, [r2, #0]
 80050f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 80b5 	beq.w	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	212c      	movs	r1, #44	; 0x2c
 8005110:	fb01 f303 	mul.w	r3, r1, r3
 8005114:	4413      	add	r3, r2
 8005116:	3355      	adds	r3, #85	; 0x55
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	f083 0301 	eor.w	r3, r3, #1
 800511e:	b2d8      	uxtb	r0, r3
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	212c      	movs	r1, #44	; 0x2c
 8005126:	fb01 f303 	mul.w	r3, r1, r3
 800512a:	4413      	add	r3, r2
 800512c:	3355      	adds	r3, #85	; 0x55
 800512e:	4602      	mov	r2, r0
 8005130:	701a      	strb	r2, [r3, #0]
 8005132:	e09f      	b.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	212c      	movs	r1, #44	; 0x2c
 800513a:	fb01 f303 	mul.w	r3, r1, r3
 800513e:	4413      	add	r3, r2
 8005140:	3361      	adds	r3, #97	; 0x61
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	2b03      	cmp	r3, #3
 8005146:	d109      	bne.n	800515c <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	212c      	movs	r1, #44	; 0x2c
 800514e:	fb01 f303 	mul.w	r3, r1, r3
 8005152:	4413      	add	r3, r2
 8005154:	3360      	adds	r3, #96	; 0x60
 8005156:	2202      	movs	r2, #2
 8005158:	701a      	strb	r2, [r3, #0]
 800515a:	e08b      	b.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	212c      	movs	r1, #44	; 0x2c
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	4413      	add	r3, r2
 8005168:	3361      	adds	r3, #97	; 0x61
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	2b04      	cmp	r3, #4
 800516e:	d109      	bne.n	8005184 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	212c      	movs	r1, #44	; 0x2c
 8005176:	fb01 f303 	mul.w	r3, r1, r3
 800517a:	4413      	add	r3, r2
 800517c:	3360      	adds	r3, #96	; 0x60
 800517e:	2202      	movs	r2, #2
 8005180:	701a      	strb	r2, [r3, #0]
 8005182:	e077      	b.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	212c      	movs	r1, #44	; 0x2c
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	4413      	add	r3, r2
 8005190:	3361      	adds	r3, #97	; 0x61
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	2b05      	cmp	r3, #5
 8005196:	d109      	bne.n	80051ac <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	212c      	movs	r1, #44	; 0x2c
 800519e:	fb01 f303 	mul.w	r3, r1, r3
 80051a2:	4413      	add	r3, r2
 80051a4:	3360      	adds	r3, #96	; 0x60
 80051a6:	2205      	movs	r2, #5
 80051a8:	701a      	strb	r2, [r3, #0]
 80051aa:	e063      	b.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	212c      	movs	r1, #44	; 0x2c
 80051b2:	fb01 f303 	mul.w	r3, r1, r3
 80051b6:	4413      	add	r3, r2
 80051b8:	3361      	adds	r3, #97	; 0x61
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	2b06      	cmp	r3, #6
 80051be:	d009      	beq.n	80051d4 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	212c      	movs	r1, #44	; 0x2c
 80051c6:	fb01 f303 	mul.w	r3, r1, r3
 80051ca:	4413      	add	r3, r2
 80051cc:	3361      	adds	r3, #97	; 0x61
 80051ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d14f      	bne.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	212c      	movs	r1, #44	; 0x2c
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	4413      	add	r3, r2
 80051e0:	335c      	adds	r3, #92	; 0x5c
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	202c      	movs	r0, #44	; 0x2c
 80051ec:	fb00 f303 	mul.w	r3, r0, r3
 80051f0:	440b      	add	r3, r1
 80051f2:	335c      	adds	r3, #92	; 0x5c
 80051f4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	212c      	movs	r1, #44	; 0x2c
 80051fc:	fb01 f303 	mul.w	r3, r1, r3
 8005200:	4413      	add	r3, r2
 8005202:	335c      	adds	r3, #92	; 0x5c
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d912      	bls.n	8005230 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	212c      	movs	r1, #44	; 0x2c
 8005210:	fb01 f303 	mul.w	r3, r1, r3
 8005214:	4413      	add	r3, r2
 8005216:	335c      	adds	r3, #92	; 0x5c
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	212c      	movs	r1, #44	; 0x2c
 8005222:	fb01 f303 	mul.w	r3, r1, r3
 8005226:	4413      	add	r3, r2
 8005228:	3360      	adds	r3, #96	; 0x60
 800522a:	2204      	movs	r2, #4
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e021      	b.n	8005274 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	212c      	movs	r1, #44	; 0x2c
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	4413      	add	r3, r2
 800523c:	3360      	adds	r3, #96	; 0x60
 800523e:	2202      	movs	r2, #2
 8005240:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	4413      	add	r3, r2
 800524a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005258:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005260:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	4413      	add	r3, r2
 800526a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800526e:	461a      	mov	r2, r3
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	015a      	lsls	r2, r3, #5
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	4413      	add	r3, r2
 800527c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005280:	461a      	mov	r2, r3
 8005282:	2302      	movs	r3, #2
 8005284:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	b2d9      	uxtb	r1, r3
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	202c      	movs	r0, #44	; 0x2c
 8005290:	fb00 f303 	mul.w	r3, r0, r3
 8005294:	4413      	add	r3, r2
 8005296:	3360      	adds	r3, #96	; 0x60
 8005298:	781b      	ldrb	r3, [r3, #0]
 800529a:	461a      	mov	r2, r3
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f00b feb5 	bl	801100c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80052a2:	bf00      	nop
 80052a4:	3720      	adds	r7, #32
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b08a      	sub	sp, #40	; 0x28
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ba:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	f003 030f 	and.w	r3, r3, #15
 80052ca:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	0c5b      	lsrs	r3, r3, #17
 80052d0:	f003 030f 	and.w	r3, r3, #15
 80052d4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052de:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	d004      	beq.n	80052f0 <HCD_RXQLVL_IRQHandler+0x46>
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2b05      	cmp	r3, #5
 80052ea:	f000 80a9 	beq.w	8005440 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80052ee:	e0aa      	b.n	8005446 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 80a6 	beq.w	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	212c      	movs	r1, #44	; 0x2c
 80052fe:	fb01 f303 	mul.w	r3, r1, r3
 8005302:	4413      	add	r3, r2
 8005304:	3344      	adds	r3, #68	; 0x44
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 809b 	beq.w	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	212c      	movs	r1, #44	; 0x2c
 8005314:	fb01 f303 	mul.w	r3, r1, r3
 8005318:	4413      	add	r3, r2
 800531a:	3350      	adds	r3, #80	; 0x50
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	441a      	add	r2, r3
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	202c      	movs	r0, #44	; 0x2c
 8005328:	fb00 f303 	mul.w	r3, r0, r3
 800532c:	440b      	add	r3, r1
 800532e:	334c      	adds	r3, #76	; 0x4c
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d87a      	bhi.n	800542c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6818      	ldr	r0, [r3, #0]
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	69bb      	ldr	r3, [r7, #24]
 800533e:	212c      	movs	r1, #44	; 0x2c
 8005340:	fb01 f303 	mul.w	r3, r1, r3
 8005344:	4413      	add	r3, r2
 8005346:	3344      	adds	r3, #68	; 0x44
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	b292      	uxth	r2, r2
 800534e:	4619      	mov	r1, r3
 8005350:	f004 faec 	bl	800992c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	212c      	movs	r1, #44	; 0x2c
 800535a:	fb01 f303 	mul.w	r3, r1, r3
 800535e:	4413      	add	r3, r2
 8005360:	3344      	adds	r3, #68	; 0x44
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	441a      	add	r2, r3
 8005368:	6879      	ldr	r1, [r7, #4]
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	202c      	movs	r0, #44	; 0x2c
 800536e:	fb00 f303 	mul.w	r3, r0, r3
 8005372:	440b      	add	r3, r1
 8005374:	3344      	adds	r3, #68	; 0x44
 8005376:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	212c      	movs	r1, #44	; 0x2c
 800537e:	fb01 f303 	mul.w	r3, r1, r3
 8005382:	4413      	add	r3, r2
 8005384:	3350      	adds	r3, #80	; 0x50
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	441a      	add	r2, r3
 800538c:	6879      	ldr	r1, [r7, #4]
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	202c      	movs	r0, #44	; 0x2c
 8005392:	fb00 f303 	mul.w	r3, r0, r3
 8005396:	440b      	add	r3, r1
 8005398:	3350      	adds	r3, #80	; 0x50
 800539a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	015a      	lsls	r2, r3, #5
 80053a0:	6a3b      	ldr	r3, [r7, #32]
 80053a2:	4413      	add	r3, r2
 80053a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	0cdb      	lsrs	r3, r3, #19
 80053ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80053b0:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	212c      	movs	r1, #44	; 0x2c
 80053b8:	fb01 f303 	mul.w	r3, r1, r3
 80053bc:	4413      	add	r3, r2
 80053be:	3340      	adds	r3, #64	; 0x40
 80053c0:	881b      	ldrh	r3, [r3, #0]
 80053c2:	461a      	mov	r2, r3
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d13c      	bne.n	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d039      	beq.n	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053e6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053ee:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053fc:	461a      	mov	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	212c      	movs	r1, #44	; 0x2c
 8005408:	fb01 f303 	mul.w	r3, r1, r3
 800540c:	4413      	add	r3, r2
 800540e:	3354      	adds	r3, #84	; 0x54
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	f083 0301 	eor.w	r3, r3, #1
 8005416:	b2d8      	uxtb	r0, r3
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	212c      	movs	r1, #44	; 0x2c
 800541e:	fb01 f303 	mul.w	r3, r1, r3
 8005422:	4413      	add	r3, r2
 8005424:	3354      	adds	r3, #84	; 0x54
 8005426:	4602      	mov	r2, r0
 8005428:	701a      	strb	r2, [r3, #0]
      break;
 800542a:	e00b      	b.n	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	212c      	movs	r1, #44	; 0x2c
 8005432:	fb01 f303 	mul.w	r3, r1, r3
 8005436:	4413      	add	r3, r2
 8005438:	3360      	adds	r3, #96	; 0x60
 800543a:	2204      	movs	r2, #4
 800543c:	701a      	strb	r2, [r3, #0]
      break;
 800543e:	e001      	b.n	8005444 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005440:	bf00      	nop
 8005442:	e000      	b.n	8005446 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005444:	bf00      	nop
  }
}
 8005446:	bf00      	nop
 8005448:	3728      	adds	r7, #40	; 0x28
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b086      	sub	sp, #24
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800547a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b02      	cmp	r3, #2
 8005484:	d10b      	bne.n	800549e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b01      	cmp	r3, #1
 800548e:	d102      	bne.n	8005496 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f00b fd9f 	bl	8010fd4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f043 0302 	orr.w	r3, r3, #2
 800549c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f003 0308 	and.w	r3, r3, #8
 80054a4:	2b08      	cmp	r3, #8
 80054a6:	d132      	bne.n	800550e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f043 0308 	orr.w	r3, r3, #8
 80054ae:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d126      	bne.n	8005508 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	699b      	ldr	r3, [r3, #24]
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d113      	bne.n	80054ea <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80054c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80054cc:	d106      	bne.n	80054dc <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	2102      	movs	r1, #2
 80054d4:	4618      	mov	r0, r3
 80054d6:	f004 fb97 	bl	8009c08 <USB_InitFSLSPClkSel>
 80054da:	e011      	b.n	8005500 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2101      	movs	r1, #1
 80054e2:	4618      	mov	r0, r3
 80054e4:	f004 fb90 	bl	8009c08 <USB_InitFSLSPClkSel>
 80054e8:	e00a      	b.n	8005500 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d106      	bne.n	8005500 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054f8:	461a      	mov	r2, r3
 80054fa:	f64e 2360 	movw	r3, #60000	; 0xea60
 80054fe:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f00b fd91 	bl	8011028 <HAL_HCD_PortEnabled_Callback>
 8005506:	e002      	b.n	800550e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f00b fd9b 	bl	8011044 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b20      	cmp	r3, #32
 8005516:	d103      	bne.n	8005520 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f043 0320 	orr.w	r3, r3, #32
 800551e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005526:	461a      	mov	r2, r3
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	6013      	str	r3, [r2, #0]
}
 800552c:	bf00      	nop
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e12b      	b.n	800579e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d106      	bne.n	8005560 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7fc f970 	bl	8001840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2224      	movs	r2, #36	; 0x24
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0201 	bic.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005586:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005596:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005598:	f002 ff88 	bl	80084ac <HAL_RCC_GetPCLK1Freq>
 800559c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	4a81      	ldr	r2, [pc, #516]	; (80057a8 <HAL_I2C_Init+0x274>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d807      	bhi.n	80055b8 <HAL_I2C_Init+0x84>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	4a80      	ldr	r2, [pc, #512]	; (80057ac <HAL_I2C_Init+0x278>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	bf94      	ite	ls
 80055b0:	2301      	movls	r3, #1
 80055b2:	2300      	movhi	r3, #0
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	e006      	b.n	80055c6 <HAL_I2C_Init+0x92>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	4a7d      	ldr	r2, [pc, #500]	; (80057b0 <HAL_I2C_Init+0x27c>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	bf94      	ite	ls
 80055c0:	2301      	movls	r3, #1
 80055c2:	2300      	movhi	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0e7      	b.n	800579e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4a78      	ldr	r2, [pc, #480]	; (80057b4 <HAL_I2C_Init+0x280>)
 80055d2:	fba2 2303 	umull	r2, r3, r2, r3
 80055d6:	0c9b      	lsrs	r3, r3, #18
 80055d8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	4a6a      	ldr	r2, [pc, #424]	; (80057a8 <HAL_I2C_Init+0x274>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d802      	bhi.n	8005608 <HAL_I2C_Init+0xd4>
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	3301      	adds	r3, #1
 8005606:	e009      	b.n	800561c <HAL_I2C_Init+0xe8>
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800560e:	fb02 f303 	mul.w	r3, r2, r3
 8005612:	4a69      	ldr	r2, [pc, #420]	; (80057b8 <HAL_I2C_Init+0x284>)
 8005614:	fba2 2303 	umull	r2, r3, r2, r3
 8005618:	099b      	lsrs	r3, r3, #6
 800561a:	3301      	adds	r3, #1
 800561c:	687a      	ldr	r2, [r7, #4]
 800561e:	6812      	ldr	r2, [r2, #0]
 8005620:	430b      	orrs	r3, r1
 8005622:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	69db      	ldr	r3, [r3, #28]
 800562a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800562e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	495c      	ldr	r1, [pc, #368]	; (80057a8 <HAL_I2C_Init+0x274>)
 8005638:	428b      	cmp	r3, r1
 800563a:	d819      	bhi.n	8005670 <HAL_I2C_Init+0x13c>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	1e59      	subs	r1, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	fbb1 f3f3 	udiv	r3, r1, r3
 800564a:	1c59      	adds	r1, r3, #1
 800564c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005650:	400b      	ands	r3, r1
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00a      	beq.n	800566c <HAL_I2C_Init+0x138>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	1e59      	subs	r1, r3, #1
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	005b      	lsls	r3, r3, #1
 8005660:	fbb1 f3f3 	udiv	r3, r1, r3
 8005664:	3301      	adds	r3, #1
 8005666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566a:	e051      	b.n	8005710 <HAL_I2C_Init+0x1dc>
 800566c:	2304      	movs	r3, #4
 800566e:	e04f      	b.n	8005710 <HAL_I2C_Init+0x1dc>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d111      	bne.n	800569c <HAL_I2C_Init+0x168>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	1e58      	subs	r0, r3, #1
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6859      	ldr	r1, [r3, #4]
 8005680:	460b      	mov	r3, r1
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	440b      	add	r3, r1
 8005686:	fbb0 f3f3 	udiv	r3, r0, r3
 800568a:	3301      	adds	r3, #1
 800568c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005690:	2b00      	cmp	r3, #0
 8005692:	bf0c      	ite	eq
 8005694:	2301      	moveq	r3, #1
 8005696:	2300      	movne	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	e012      	b.n	80056c2 <HAL_I2C_Init+0x18e>
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	1e58      	subs	r0, r3, #1
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6859      	ldr	r1, [r3, #4]
 80056a4:	460b      	mov	r3, r1
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	0099      	lsls	r1, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80056b2:	3301      	adds	r3, #1
 80056b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	bf0c      	ite	eq
 80056bc:	2301      	moveq	r3, #1
 80056be:	2300      	movne	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <HAL_I2C_Init+0x196>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e022      	b.n	8005710 <HAL_I2C_Init+0x1dc>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10e      	bne.n	80056f0 <HAL_I2C_Init+0x1bc>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	1e58      	subs	r0, r3, #1
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6859      	ldr	r1, [r3, #4]
 80056da:	460b      	mov	r3, r1
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	440b      	add	r3, r1
 80056e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80056e4:	3301      	adds	r3, #1
 80056e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056ee:	e00f      	b.n	8005710 <HAL_I2C_Init+0x1dc>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	1e58      	subs	r0, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6859      	ldr	r1, [r3, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	0099      	lsls	r1, r3, #2
 8005700:	440b      	add	r3, r1
 8005702:	fbb0 f3f3 	udiv	r3, r0, r3
 8005706:	3301      	adds	r3, #1
 8005708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800570c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	6809      	ldr	r1, [r1, #0]
 8005714:	4313      	orrs	r3, r2
 8005716:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	69da      	ldr	r2, [r3, #28]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800573e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6911      	ldr	r1, [r2, #16]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	68d2      	ldr	r2, [r2, #12]
 800574a:	4311      	orrs	r1, r2
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6812      	ldr	r2, [r2, #0]
 8005750:	430b      	orrs	r3, r1
 8005752:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695a      	ldr	r2, [r3, #20]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 0201 	orr.w	r2, r2, #1
 800577e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2220      	movs	r2, #32
 800578a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	000186a0 	.word	0x000186a0
 80057ac:	001e847f 	.word	0x001e847f
 80057b0:	003d08ff 	.word	0x003d08ff
 80057b4:	431bde83 	.word	0x431bde83
 80057b8:	10624dd3 	.word	0x10624dd3

080057bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e021      	b.n	8005812 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2224      	movs	r2, #36	; 0x24
 80057d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0201 	bic.w	r2, r2, #1
 80057e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fc f894 	bl	8001914 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b088      	sub	sp, #32
 8005820:	af02      	add	r7, sp, #8
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	607a      	str	r2, [r7, #4]
 8005826:	461a      	mov	r2, r3
 8005828:	460b      	mov	r3, r1
 800582a:	817b      	strh	r3, [r7, #10]
 800582c:	4613      	mov	r3, r2
 800582e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005830:	f7fd fa3a 	bl	8002ca8 <HAL_GetTick>
 8005834:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b20      	cmp	r3, #32
 8005840:	f040 80e0 	bne.w	8005a04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	2319      	movs	r3, #25
 800584a:	2201      	movs	r2, #1
 800584c:	4970      	ldr	r1, [pc, #448]	; (8005a10 <HAL_I2C_Master_Transmit+0x1f4>)
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 ff3e 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800585a:	2302      	movs	r3, #2
 800585c:	e0d3      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_I2C_Master_Transmit+0x50>
 8005868:	2302      	movs	r3, #2
 800586a:	e0cc      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b01      	cmp	r3, #1
 8005880:	d007      	beq.n	8005892 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f042 0201 	orr.w	r2, r2, #1
 8005890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2221      	movs	r2, #33	; 0x21
 80058a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2210      	movs	r2, #16
 80058ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	893a      	ldrh	r2, [r7, #8]
 80058c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	4a50      	ldr	r2, [pc, #320]	; (8005a14 <HAL_I2C_Master_Transmit+0x1f8>)
 80058d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80058d4:	8979      	ldrh	r1, [r7, #10]
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	6a3a      	ldr	r2, [r7, #32]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f000 fcf8 	bl	80062d0 <I2C_MasterRequestWrite>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e08d      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058ea:	2300      	movs	r3, #0
 80058ec:	613b      	str	r3, [r7, #16]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	613b      	str	r3, [r7, #16]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	699b      	ldr	r3, [r3, #24]
 80058fc:	613b      	str	r3, [r7, #16]
 80058fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005900:	e066      	b.n	80059d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	6a39      	ldr	r1, [r7, #32]
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 ffb8 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d00d      	beq.n	800592e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005916:	2b04      	cmp	r3, #4
 8005918:	d107      	bne.n	800592a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005928:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e06b      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005932:	781a      	ldrb	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593e:	1c5a      	adds	r2, r3, #1
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005948:	b29b      	uxth	r3, r3
 800594a:	3b01      	subs	r3, #1
 800594c:	b29a      	uxth	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b04      	cmp	r3, #4
 800596a:	d11b      	bne.n	80059a4 <HAL_I2C_Master_Transmit+0x188>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005970:	2b00      	cmp	r3, #0
 8005972:	d017      	beq.n	80059a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005978:	781a      	ldrb	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059a4:	697a      	ldr	r2, [r7, #20]
 80059a6:	6a39      	ldr	r1, [r7, #32]
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 ffa8 	bl	80068fe <I2C_WaitOnBTFFlagUntilTimeout>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00d      	beq.n	80059d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d107      	bne.n	80059cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e01a      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d194      	bne.n	8005902 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	e000      	b.n	8005a06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005a04:	2302      	movs	r3, #2
  }
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	00100002 	.word	0x00100002
 8005a14:	ffff0000 	.word	0xffff0000

08005a18 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	4608      	mov	r0, r1
 8005a22:	4611      	mov	r1, r2
 8005a24:	461a      	mov	r2, r3
 8005a26:	4603      	mov	r3, r0
 8005a28:	817b      	strh	r3, [r7, #10]
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	813b      	strh	r3, [r7, #8]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a32:	f7fd f939 	bl	8002ca8 <HAL_GetTick>
 8005a36:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b20      	cmp	r3, #32
 8005a42:	f040 80d9 	bne.w	8005bf8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	2319      	movs	r3, #25
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	496d      	ldr	r1, [pc, #436]	; (8005c04 <HAL_I2C_Mem_Write+0x1ec>)
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f000 fe3d 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e0cc      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_I2C_Mem_Write+0x56>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e0c5      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d007      	beq.n	8005a94 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0201 	orr.w	r2, r2, #1
 8005a92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aa2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2221      	movs	r2, #33	; 0x21
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2240      	movs	r2, #64	; 0x40
 8005ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6a3a      	ldr	r2, [r7, #32]
 8005abe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005ac4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4a4d      	ldr	r2, [pc, #308]	; (8005c08 <HAL_I2C_Mem_Write+0x1f0>)
 8005ad4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ad6:	88f8      	ldrh	r0, [r7, #6]
 8005ad8:	893a      	ldrh	r2, [r7, #8]
 8005ada:	8979      	ldrh	r1, [r7, #10]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 fc74 	bl	80063d4 <I2C_RequestMemoryWrite>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d052      	beq.n	8005b98 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e081      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 febe 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00d      	beq.n	8005b22 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	2b04      	cmp	r3, #4
 8005b0c:	d107      	bne.n	8005b1e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b1c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e06b      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b26:	781a      	ldrb	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	1c5a      	adds	r2, r3, #1
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b04      	cmp	r3, #4
 8005b5e:	d11b      	bne.n	8005b98 <HAL_I2C_Mem_Write+0x180>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d017      	beq.n	8005b98 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b6c:	781a      	ldrb	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b78:	1c5a      	adds	r2, r3, #1
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b82:	3b01      	subs	r3, #1
 8005b84:	b29a      	uxth	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	3b01      	subs	r3, #1
 8005b92:	b29a      	uxth	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1aa      	bne.n	8005af6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 feaa 	bl	80068fe <I2C_WaitOnBTFFlagUntilTimeout>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00d      	beq.n	8005bcc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d107      	bne.n	8005bc8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bc6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e016      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e000      	b.n	8005bfa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005bf8:	2302      	movs	r3, #2
  }
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3718      	adds	r7, #24
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	00100002 	.word	0x00100002
 8005c08:	ffff0000 	.word	0xffff0000

08005c0c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b08c      	sub	sp, #48	; 0x30
 8005c10:	af02      	add	r7, sp, #8
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	4608      	mov	r0, r1
 8005c16:	4611      	mov	r1, r2
 8005c18:	461a      	mov	r2, r3
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	817b      	strh	r3, [r7, #10]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	813b      	strh	r3, [r7, #8]
 8005c22:	4613      	mov	r3, r2
 8005c24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c26:	f7fd f83f 	bl	8002ca8 <HAL_GetTick>
 8005c2a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	f040 8208 	bne.w	800604a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	2319      	movs	r3, #25
 8005c40:	2201      	movs	r2, #1
 8005c42:	497b      	ldr	r1, [pc, #492]	; (8005e30 <HAL_I2C_Mem_Read+0x224>)
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 fd43 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005c50:	2302      	movs	r3, #2
 8005c52:	e1fb      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_I2C_Mem_Read+0x56>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e1f4      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d007      	beq.n	8005c88 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f042 0201 	orr.w	r2, r2, #1
 8005c86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2222      	movs	r2, #34	; 0x22
 8005c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2240      	movs	r2, #64	; 0x40
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005cb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	4a5b      	ldr	r2, [pc, #364]	; (8005e34 <HAL_I2C_Mem_Read+0x228>)
 8005cc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cca:	88f8      	ldrh	r0, [r7, #6]
 8005ccc:	893a      	ldrh	r2, [r7, #8]
 8005cce:	8979      	ldrh	r1, [r7, #10]
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	9301      	str	r3, [sp, #4]
 8005cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	4603      	mov	r3, r0
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f000 fc10 	bl	8006500 <I2C_RequestMemoryRead>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e1b0      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d113      	bne.n	8005d1a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	623b      	str	r3, [r7, #32]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	623b      	str	r3, [r7, #32]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	623b      	str	r3, [r7, #32]
 8005d06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d16:	601a      	str	r2, [r3, #0]
 8005d18:	e184      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d11b      	bne.n	8005d5a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	61fb      	str	r3, [r7, #28]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	61fb      	str	r3, [r7, #28]
 8005d46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	e164      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d11b      	bne.n	8005d9a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d70:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d82:	2300      	movs	r3, #0
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	61bb      	str	r3, [r7, #24]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	61bb      	str	r3, [r7, #24]
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	e144      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	695b      	ldr	r3, [r3, #20]
 8005da4:	617b      	str	r3, [r7, #20]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	617b      	str	r3, [r7, #20]
 8005dae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005db0:	e138      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db6:	2b03      	cmp	r3, #3
 8005db8:	f200 80f1 	bhi.w	8005f9e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d123      	bne.n	8005e0c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dc6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f000 fdd9 	bl	8006980 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d001      	beq.n	8005dd8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e139      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	691a      	ldr	r2, [r3, #16]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dea:	1c5a      	adds	r2, r3, #1
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e0a:	e10b      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d14e      	bne.n	8005eb2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	4906      	ldr	r1, [pc, #24]	; (8005e38 <HAL_I2C_Mem_Read+0x22c>)
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 fc56 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d008      	beq.n	8005e3c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e10e      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
 8005e2e:	bf00      	nop
 8005e30:	00100002 	.word	0x00100002
 8005e34:	ffff0000 	.word	0xffff0000
 8005e38:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	b29a      	uxth	r2, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	3b01      	subs	r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005eb0:	e0b8      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb8:	2200      	movs	r2, #0
 8005eba:	4966      	ldr	r1, [pc, #408]	; (8006054 <HAL_I2C_Mem_Read+0x448>)
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 fc07 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d001      	beq.n	8005ecc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e0bf      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	3b01      	subs	r3, #1
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f14:	2200      	movs	r2, #0
 8005f16:	494f      	ldr	r1, [pc, #316]	; (8006054 <HAL_I2C_Mem_Read+0x448>)
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fbd9 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e091      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	691a      	ldr	r2, [r3, #16]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4a:	1c5a      	adds	r2, r3, #1
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	691a      	ldr	r2, [r3, #16]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	1c5a      	adds	r2, r3, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	3b01      	subs	r3, #1
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f9c:	e042      	b.n	8006024 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 fcec 	bl	8006980 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e04c      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	691a      	ldr	r2, [r3, #16]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbc:	b2d2      	uxtb	r2, r2
 8005fbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	b29a      	uxth	r2, r3
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	f003 0304 	and.w	r3, r3, #4
 8005fee:	2b04      	cmp	r3, #4
 8005ff0:	d118      	bne.n	8006024 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffc:	b2d2      	uxtb	r2, r2
 8005ffe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006028:	2b00      	cmp	r3, #0
 800602a:	f47f aec2 	bne.w	8005db2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	e000      	b.n	800604c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800604a:	2302      	movs	r3, #2
  }
}
 800604c:	4618      	mov	r0, r3
 800604e:	3728      	adds	r7, #40	; 0x28
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	00010004 	.word	0x00010004

08006058 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	; 0x28
 800605c:	af02      	add	r7, sp, #8
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	607a      	str	r2, [r7, #4]
 8006062:	603b      	str	r3, [r7, #0]
 8006064:	460b      	mov	r3, r1
 8006066:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006068:	f7fc fe1e 	bl	8002ca8 <HAL_GetTick>
 800606c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800606e:	2300      	movs	r3, #0
 8006070:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b20      	cmp	r3, #32
 800607c:	f040 8111 	bne.w	80062a2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	9300      	str	r3, [sp, #0]
 8006084:	2319      	movs	r3, #25
 8006086:	2201      	movs	r2, #1
 8006088:	4988      	ldr	r1, [pc, #544]	; (80062ac <HAL_I2C_IsDeviceReady+0x254>)
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 fb20 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006096:	2302      	movs	r3, #2
 8006098:	e104      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_I2C_IsDeviceReady+0x50>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e0fd      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d007      	beq.n	80060ce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0201 	orr.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2224      	movs	r2, #36	; 0x24
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	4a70      	ldr	r2, [pc, #448]	; (80062b0 <HAL_I2C_IsDeviceReady+0x258>)
 80060f0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006100:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2200      	movs	r2, #0
 800610a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f000 fade 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00d      	beq.n	8006136 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006124:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006128:	d103      	bne.n	8006132 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006130:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e0b6      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006136:	897b      	ldrh	r3, [r7, #10]
 8006138:	b2db      	uxtb	r3, r3
 800613a:	461a      	mov	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006144:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006146:	f7fc fdaf 	bl	8002ca8 <HAL_GetTick>
 800614a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b02      	cmp	r3, #2
 8006158:	bf0c      	ite	eq
 800615a:	2301      	moveq	r3, #1
 800615c:	2300      	movne	r3, #0
 800615e:	b2db      	uxtb	r3, r3
 8006160:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800616c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006170:	bf0c      	ite	eq
 8006172:	2301      	moveq	r3, #1
 8006174:	2300      	movne	r3, #0
 8006176:	b2db      	uxtb	r3, r3
 8006178:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800617a:	e025      	b.n	80061c8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800617c:	f7fc fd94 	bl	8002ca8 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	429a      	cmp	r2, r3
 800618a:	d302      	bcc.n	8006192 <HAL_I2C_IsDeviceReady+0x13a>
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d103      	bne.n	800619a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	22a0      	movs	r2, #160	; 0xa0
 8006196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	bf0c      	ite	eq
 80061a8:	2301      	moveq	r3, #1
 80061aa:	2300      	movne	r3, #0
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	695b      	ldr	r3, [r3, #20]
 80061b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061be:	bf0c      	ite	eq
 80061c0:	2301      	moveq	r3, #1
 80061c2:	2300      	movne	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2ba0      	cmp	r3, #160	; 0xa0
 80061d2:	d005      	beq.n	80061e0 <HAL_I2C_IsDeviceReady+0x188>
 80061d4:	7dfb      	ldrb	r3, [r7, #23]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d102      	bne.n	80061e0 <HAL_I2C_IsDeviceReady+0x188>
 80061da:	7dbb      	ldrb	r3, [r7, #22]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0cd      	beq.n	800617c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2220      	movs	r2, #32
 80061e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b02      	cmp	r3, #2
 80061f4:	d129      	bne.n	800624a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006204:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006206:	2300      	movs	r3, #0
 8006208:	613b      	str	r3, [r7, #16]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	695b      	ldr	r3, [r3, #20]
 8006210:	613b      	str	r3, [r7, #16]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	613b      	str	r3, [r7, #16]
 800621a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	9300      	str	r3, [sp, #0]
 8006220:	2319      	movs	r3, #25
 8006222:	2201      	movs	r2, #1
 8006224:	4921      	ldr	r1, [pc, #132]	; (80062ac <HAL_I2C_IsDeviceReady+0x254>)
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 fa52 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e036      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2220      	movs	r2, #32
 800623a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006246:	2300      	movs	r3, #0
 8006248:	e02c      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006258:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006262:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	2319      	movs	r3, #25
 800626a:	2201      	movs	r2, #1
 800626c:	490f      	ldr	r1, [pc, #60]	; (80062ac <HAL_I2C_IsDeviceReady+0x254>)
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 fa2e 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e012      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	3301      	adds	r3, #1
 8006282:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006284:	69ba      	ldr	r2, [r7, #24]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	429a      	cmp	r2, r3
 800628a:	f4ff af32 	bcc.w	80060f2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2220      	movs	r2, #32
 8006292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e000      	b.n	80062a4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80062a2:	2302      	movs	r3, #2
  }
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3720      	adds	r7, #32
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	00100002 	.word	0x00100002
 80062b0:	ffff0000 	.word	0xffff0000

080062b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062c2:	b2db      	uxtb	r3, r3
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af02      	add	r7, sp, #8
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	607a      	str	r2, [r7, #4]
 80062da:	603b      	str	r3, [r7, #0]
 80062dc:	460b      	mov	r3, r1
 80062de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d006      	beq.n	80062fa <I2C_MasterRequestWrite+0x2a>
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d003      	beq.n	80062fa <I2C_MasterRequestWrite+0x2a>
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80062f8:	d108      	bne.n	800630c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	e00b      	b.n	8006324 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006310:	2b12      	cmp	r3, #18
 8006312:	d107      	bne.n	8006324 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006322:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f9cd 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00d      	beq.n	8006358 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006346:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800634a:	d103      	bne.n	8006354 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006352:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e035      	b.n	80063c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	691b      	ldr	r3, [r3, #16]
 800635c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006360:	d108      	bne.n	8006374 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006362:	897b      	ldrh	r3, [r7, #10]
 8006364:	b2db      	uxtb	r3, r3
 8006366:	461a      	mov	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006370:	611a      	str	r2, [r3, #16]
 8006372:	e01b      	b.n	80063ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006374:	897b      	ldrh	r3, [r7, #10]
 8006376:	11db      	asrs	r3, r3, #7
 8006378:	b2db      	uxtb	r3, r3
 800637a:	f003 0306 	and.w	r3, r3, #6
 800637e:	b2db      	uxtb	r3, r3
 8006380:	f063 030f 	orn	r3, r3, #15
 8006384:	b2da      	uxtb	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	490e      	ldr	r1, [pc, #56]	; (80063cc <I2C_MasterRequestWrite+0xfc>)
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 f9f3 	bl	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e010      	b.n	80063c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80063a2:	897b      	ldrh	r3, [r7, #10]
 80063a4:	b2da      	uxtb	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	4907      	ldr	r1, [pc, #28]	; (80063d0 <I2C_MasterRequestWrite+0x100>)
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f000 f9e3 	bl	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d001      	beq.n	80063c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e000      	b.n	80063c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3718      	adds	r7, #24
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}
 80063cc:	00010008 	.word	0x00010008
 80063d0:	00010002 	.word	0x00010002

080063d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b088      	sub	sp, #32
 80063d8:	af02      	add	r7, sp, #8
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	4608      	mov	r0, r1
 80063de:	4611      	mov	r1, r2
 80063e0:	461a      	mov	r2, r3
 80063e2:	4603      	mov	r3, r0
 80063e4:	817b      	strh	r3, [r7, #10]
 80063e6:	460b      	mov	r3, r1
 80063e8:	813b      	strh	r3, [r7, #8]
 80063ea:	4613      	mov	r3, r2
 80063ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006400:	9300      	str	r3, [sp, #0]
 8006402:	6a3b      	ldr	r3, [r7, #32]
 8006404:	2200      	movs	r2, #0
 8006406:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 f960 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00d      	beq.n	8006432 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006420:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006424:	d103      	bne.n	800642e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f44f 7200 	mov.w	r2, #512	; 0x200
 800642c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e05f      	b.n	80064f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006432:	897b      	ldrh	r3, [r7, #10]
 8006434:	b2db      	uxtb	r3, r3
 8006436:	461a      	mov	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006440:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	6a3a      	ldr	r2, [r7, #32]
 8006446:	492d      	ldr	r1, [pc, #180]	; (80064fc <I2C_RequestMemoryWrite+0x128>)
 8006448:	68f8      	ldr	r0, [r7, #12]
 800644a:	f000 f998 	bl	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d001      	beq.n	8006458 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e04c      	b.n	80064f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006458:	2300      	movs	r3, #0
 800645a:	617b      	str	r3, [r7, #20]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800646e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006470:	6a39      	ldr	r1, [r7, #32]
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f000 fa02 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00d      	beq.n	800649a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006482:	2b04      	cmp	r3, #4
 8006484:	d107      	bne.n	8006496 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006494:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e02b      	b.n	80064f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800649a:	88fb      	ldrh	r3, [r7, #6]
 800649c:	2b01      	cmp	r3, #1
 800649e:	d105      	bne.n	80064ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064a0:	893b      	ldrh	r3, [r7, #8]
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	611a      	str	r2, [r3, #16]
 80064aa:	e021      	b.n	80064f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064ac:	893b      	ldrh	r3, [r7, #8]
 80064ae:	0a1b      	lsrs	r3, r3, #8
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064bc:	6a39      	ldr	r1, [r7, #32]
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 f9dc 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00d      	beq.n	80064e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d107      	bne.n	80064e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e005      	b.n	80064f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064e6:	893b      	ldrh	r3, [r7, #8]
 80064e8:	b2da      	uxtb	r2, r3
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	00010002 	.word	0x00010002

08006500 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b088      	sub	sp, #32
 8006504:	af02      	add	r7, sp, #8
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	4608      	mov	r0, r1
 800650a:	4611      	mov	r1, r2
 800650c:	461a      	mov	r2, r3
 800650e:	4603      	mov	r3, r0
 8006510:	817b      	strh	r3, [r7, #10]
 8006512:	460b      	mov	r3, r1
 8006514:	813b      	strh	r3, [r7, #8]
 8006516:	4613      	mov	r3, r2
 8006518:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006528:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006538:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	6a3b      	ldr	r3, [r7, #32]
 8006540:	2200      	movs	r2, #0
 8006542:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f8c2 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00d      	beq.n	800656e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800655c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006560:	d103      	bne.n	800656a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006568:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e0aa      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800656e:	897b      	ldrh	r3, [r7, #10]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	461a      	mov	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800657c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	6a3a      	ldr	r2, [r7, #32]
 8006582:	4952      	ldr	r1, [pc, #328]	; (80066cc <I2C_RequestMemoryRead+0x1cc>)
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 f8fa 	bl	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e097      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006594:	2300      	movs	r3, #0
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	617b      	str	r3, [r7, #20]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ac:	6a39      	ldr	r1, [r7, #32]
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 f964 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00d      	beq.n	80065d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065be:	2b04      	cmp	r3, #4
 80065c0:	d107      	bne.n	80065d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e076      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065d6:	88fb      	ldrh	r3, [r7, #6]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d105      	bne.n	80065e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065dc:	893b      	ldrh	r3, [r7, #8]
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	611a      	str	r2, [r3, #16]
 80065e6:	e021      	b.n	800662c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065e8:	893b      	ldrh	r3, [r7, #8]
 80065ea:	0a1b      	lsrs	r3, r3, #8
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065f8:	6a39      	ldr	r1, [r7, #32]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 f93e 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00d      	beq.n	8006622 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660a:	2b04      	cmp	r3, #4
 800660c:	d107      	bne.n	800661e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800661c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e050      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006622:	893b      	ldrh	r3, [r7, #8]
 8006624:	b2da      	uxtb	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800662c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800662e:	6a39      	ldr	r1, [r7, #32]
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f000 f923 	bl	800687c <I2C_WaitOnTXEFlagUntilTimeout>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00d      	beq.n	8006658 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	2b04      	cmp	r3, #4
 8006642:	d107      	bne.n	8006654 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006652:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e035      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006666:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	2200      	movs	r2, #0
 8006670:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f000 f82b 	bl	80066d0 <I2C_WaitOnFlagUntilTimeout>
 800667a:	4603      	mov	r3, r0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d00d      	beq.n	800669c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800668a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800668e:	d103      	bne.n	8006698 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006696:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e013      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800669c:	897b      	ldrh	r3, [r7, #10]
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	f043 0301 	orr.w	r3, r3, #1
 80066a4:	b2da      	uxtb	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	6a3a      	ldr	r2, [r7, #32]
 80066b0:	4906      	ldr	r1, [pc, #24]	; (80066cc <I2C_RequestMemoryRead+0x1cc>)
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f000 f863 	bl	800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d001      	beq.n	80066c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e000      	b.n	80066c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80066c2:	2300      	movs	r3, #0
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3718      	adds	r7, #24
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	00010002 	.word	0x00010002

080066d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	603b      	str	r3, [r7, #0]
 80066dc:	4613      	mov	r3, r2
 80066de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066e0:	e025      	b.n	800672e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e8:	d021      	beq.n	800672e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ea:	f7fc fadd 	bl	8002ca8 <HAL_GetTick>
 80066ee:	4602      	mov	r2, r0
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	683a      	ldr	r2, [r7, #0]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d302      	bcc.n	8006700 <I2C_WaitOnFlagUntilTimeout+0x30>
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d116      	bne.n	800672e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f043 0220 	orr.w	r2, r3, #32
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e023      	b.n	8006776 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	0c1b      	lsrs	r3, r3, #16
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	d10d      	bne.n	8006754 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	43da      	mvns	r2, r3
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	4013      	ands	r3, r2
 8006744:	b29b      	uxth	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	bf0c      	ite	eq
 800674a:	2301      	moveq	r3, #1
 800674c:	2300      	movne	r3, #0
 800674e:	b2db      	uxtb	r3, r3
 8006750:	461a      	mov	r2, r3
 8006752:	e00c      	b.n	800676e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	43da      	mvns	r2, r3
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	4013      	ands	r3, r2
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	bf0c      	ite	eq
 8006766:	2301      	moveq	r3, #1
 8006768:	2300      	movne	r3, #0
 800676a:	b2db      	uxtb	r3, r3
 800676c:	461a      	mov	r2, r3
 800676e:	79fb      	ldrb	r3, [r7, #7]
 8006770:	429a      	cmp	r2, r3
 8006772:	d0b6      	beq.n	80066e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800677e:	b580      	push	{r7, lr}
 8006780:	b084      	sub	sp, #16
 8006782:	af00      	add	r7, sp, #0
 8006784:	60f8      	str	r0, [r7, #12]
 8006786:	60b9      	str	r1, [r7, #8]
 8006788:	607a      	str	r2, [r7, #4]
 800678a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800678c:	e051      	b.n	8006832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	695b      	ldr	r3, [r3, #20]
 8006794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006798:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800679c:	d123      	bne.n	80067e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	f043 0204 	orr.w	r2, r3, #4
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e046      	b.n	8006874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ec:	d021      	beq.n	8006832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ee:	f7fc fa5b 	bl	8002ca8 <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	687a      	ldr	r2, [r7, #4]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d302      	bcc.n	8006804 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d116      	bne.n	8006832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2220      	movs	r2, #32
 800680e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681e:	f043 0220 	orr.w	r2, r3, #32
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e020      	b.n	8006874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	0c1b      	lsrs	r3, r3, #16
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b01      	cmp	r3, #1
 800683a:	d10c      	bne.n	8006856 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	43da      	mvns	r2, r3
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	4013      	ands	r3, r2
 8006848:	b29b      	uxth	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	bf14      	ite	ne
 800684e:	2301      	movne	r3, #1
 8006850:	2300      	moveq	r3, #0
 8006852:	b2db      	uxtb	r3, r3
 8006854:	e00b      	b.n	800686e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	43da      	mvns	r2, r3
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	4013      	ands	r3, r2
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b00      	cmp	r3, #0
 8006866:	bf14      	ite	ne
 8006868:	2301      	movne	r3, #1
 800686a:	2300      	moveq	r3, #0
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d18d      	bne.n	800678e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006888:	e02d      	b.n	80068e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f000 f8ce 	bl	8006a2c <I2C_IsAcknowledgeFailed>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e02d      	b.n	80068f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068a0:	d021      	beq.n	80068e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068a2:	f7fc fa01 	bl	8002ca8 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d302      	bcc.n	80068b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d116      	bne.n	80068e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2200      	movs	r2, #0
 80068bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2220      	movs	r2, #32
 80068c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d2:	f043 0220 	orr.w	r2, r3, #32
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e007      	b.n	80068f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068f0:	2b80      	cmp	r3, #128	; 0x80
 80068f2:	d1ca      	bne.n	800688a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068fe:	b580      	push	{r7, lr}
 8006900:	b084      	sub	sp, #16
 8006902:	af00      	add	r7, sp, #0
 8006904:	60f8      	str	r0, [r7, #12]
 8006906:	60b9      	str	r1, [r7, #8]
 8006908:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800690a:	e02d      	b.n	8006968 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 f88d 	bl	8006a2c <I2C_IsAcknowledgeFailed>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d001      	beq.n	800691c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e02d      	b.n	8006978 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006922:	d021      	beq.n	8006968 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006924:	f7fc f9c0 	bl	8002ca8 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	429a      	cmp	r2, r3
 8006932:	d302      	bcc.n	800693a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d116      	bne.n	8006968 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2220      	movs	r2, #32
 8006944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006954:	f043 0220 	orr.w	r2, r3, #32
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e007      	b.n	8006978 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	f003 0304 	and.w	r3, r3, #4
 8006972:	2b04      	cmp	r3, #4
 8006974:	d1ca      	bne.n	800690c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800698c:	e042      	b.n	8006a14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	695b      	ldr	r3, [r3, #20]
 8006994:	f003 0310 	and.w	r3, r3, #16
 8006998:	2b10      	cmp	r3, #16
 800699a:	d119      	bne.n	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f06f 0210 	mvn.w	r2, #16
 80069a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2220      	movs	r2, #32
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e029      	b.n	8006a24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069d0:	f7fc f96a 	bl	8002ca8 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	68ba      	ldr	r2, [r7, #8]
 80069dc:	429a      	cmp	r2, r3
 80069de:	d302      	bcc.n	80069e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d116      	bne.n	8006a14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2220      	movs	r2, #32
 80069f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a00:	f043 0220 	orr.w	r2, r3, #32
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e007      	b.n	8006a24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1e:	2b40      	cmp	r3, #64	; 0x40
 8006a20:	d1b5      	bne.n	800698e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a42:	d11b      	bne.n	8006a7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2220      	movs	r2, #32
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a68:	f043 0204 	orr.w	r2, r3, #4
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e000      	b.n	8006a7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006a7c:	2300      	movs	r3, #0
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	370c      	adds	r7, #12
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
	...

08006a8c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b088      	sub	sp, #32
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e128      	b.n	8006cf0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a90      	ldr	r2, [pc, #576]	; (8006cf8 <HAL_I2S_Init+0x26c>)
 8006ab6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f7fa ff7f 	bl	80019bc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6812      	ldr	r2, [r2, #0]
 8006ad0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006ad4:	f023 030f 	bic.w	r3, r3, #15
 8006ad8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d060      	beq.n	8006bac <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d102      	bne.n	8006af8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006af2:	2310      	movs	r3, #16
 8006af4:	617b      	str	r3, [r7, #20]
 8006af6:	e001      	b.n	8006afc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006af8:	2320      	movs	r3, #32
 8006afa:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	2b20      	cmp	r3, #32
 8006b02:	d802      	bhi.n	8006b0a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006b0a:	2001      	movs	r0, #1
 8006b0c:	f001 fe28 	bl	8008760 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b10:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	691b      	ldr	r3, [r3, #16]
 8006b16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b1a:	d125      	bne.n	8006b68 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d010      	beq.n	8006b46 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b2e:	4613      	mov	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4413      	add	r3, r2
 8006b34:	005b      	lsls	r3, r3, #1
 8006b36:	461a      	mov	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	695b      	ldr	r3, [r3, #20]
 8006b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b40:	3305      	adds	r3, #5
 8006b42:	613b      	str	r3, [r7, #16]
 8006b44:	e01f      	b.n	8006b86 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	00db      	lsls	r3, r3, #3
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b50:	4613      	mov	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	4413      	add	r3, r2
 8006b56:	005b      	lsls	r3, r3, #1
 8006b58:	461a      	mov	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b62:	3305      	adds	r3, #5
 8006b64:	613b      	str	r3, [r7, #16]
 8006b66:	e00e      	b.n	8006b86 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	005b      	lsls	r3, r3, #1
 8006b78:	461a      	mov	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b82:	3305      	adds	r3, #5
 8006b84:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	4a5c      	ldr	r2, [pc, #368]	; (8006cfc <HAL_I2S_Init+0x270>)
 8006b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b8e:	08db      	lsrs	r3, r3, #3
 8006b90:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	f003 0301 	and.w	r3, r3, #1
 8006b98:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	69bb      	ldr	r3, [r7, #24]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	085b      	lsrs	r3, r3, #1
 8006ba2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	021b      	lsls	r3, r3, #8
 8006ba8:	61bb      	str	r3, [r7, #24]
 8006baa:	e003      	b.n	8006bb4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006bac:	2302      	movs	r3, #2
 8006bae:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d902      	bls.n	8006bc0 <HAL_I2S_Init+0x134>
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	2bff      	cmp	r3, #255	; 0xff
 8006bbe:	d907      	bls.n	8006bd0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bc4:	f043 0210 	orr.w	r2, r3, #16
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e08f      	b.n	8006cf0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	691a      	ldr	r2, [r3, #16]
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	ea42 0103 	orr.w	r1, r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	69fa      	ldr	r2, [r7, #28]
 8006be0:	430a      	orrs	r2, r1
 8006be2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006bee:	f023 030f 	bic.w	r3, r3, #15
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6851      	ldr	r1, [r2, #4]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6892      	ldr	r2, [r2, #8]
 8006bfa:	4311      	orrs	r1, r2
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	68d2      	ldr	r2, [r2, #12]
 8006c00:	4311      	orrs	r1, r2
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	6992      	ldr	r2, [r2, #24]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c12:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d161      	bne.n	8006ce0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a38      	ldr	r2, [pc, #224]	; (8006d00 <HAL_I2S_Init+0x274>)
 8006c20:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a37      	ldr	r2, [pc, #220]	; (8006d04 <HAL_I2S_Init+0x278>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d101      	bne.n	8006c30 <HAL_I2S_Init+0x1a4>
 8006c2c:	4b36      	ldr	r3, [pc, #216]	; (8006d08 <HAL_I2S_Init+0x27c>)
 8006c2e:	e001      	b.n	8006c34 <HAL_I2S_Init+0x1a8>
 8006c30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	6812      	ldr	r2, [r2, #0]
 8006c3a:	4932      	ldr	r1, [pc, #200]	; (8006d04 <HAL_I2S_Init+0x278>)
 8006c3c:	428a      	cmp	r2, r1
 8006c3e:	d101      	bne.n	8006c44 <HAL_I2S_Init+0x1b8>
 8006c40:	4a31      	ldr	r2, [pc, #196]	; (8006d08 <HAL_I2S_Init+0x27c>)
 8006c42:	e001      	b.n	8006c48 <HAL_I2S_Init+0x1bc>
 8006c44:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006c48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006c4c:	f023 030f 	bic.w	r3, r3, #15
 8006c50:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a2b      	ldr	r2, [pc, #172]	; (8006d04 <HAL_I2S_Init+0x278>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d101      	bne.n	8006c60 <HAL_I2S_Init+0x1d4>
 8006c5c:	4b2a      	ldr	r3, [pc, #168]	; (8006d08 <HAL_I2S_Init+0x27c>)
 8006c5e:	e001      	b.n	8006c64 <HAL_I2S_Init+0x1d8>
 8006c60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c64:	2202      	movs	r2, #2
 8006c66:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a25      	ldr	r2, [pc, #148]	; (8006d04 <HAL_I2S_Init+0x278>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d101      	bne.n	8006c76 <HAL_I2S_Init+0x1ea>
 8006c72:	4b25      	ldr	r3, [pc, #148]	; (8006d08 <HAL_I2S_Init+0x27c>)
 8006c74:	e001      	b.n	8006c7a <HAL_I2S_Init+0x1ee>
 8006c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c7a:	69db      	ldr	r3, [r3, #28]
 8006c7c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c86:	d003      	beq.n	8006c90 <HAL_I2S_Init+0x204>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d103      	bne.n	8006c98 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c94:	613b      	str	r3, [r7, #16]
 8006c96:	e001      	b.n	8006c9c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	897b      	ldrh	r3, [r7, #10]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006cc8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a0d      	ldr	r2, [pc, #52]	; (8006d04 <HAL_I2S_Init+0x278>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d101      	bne.n	8006cd8 <HAL_I2S_Init+0x24c>
 8006cd4:	4b0c      	ldr	r3, [pc, #48]	; (8006d08 <HAL_I2S_Init+0x27c>)
 8006cd6:	e001      	b.n	8006cdc <HAL_I2S_Init+0x250>
 8006cd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006cdc:	897a      	ldrh	r2, [r7, #10]
 8006cde:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3720      	adds	r7, #32
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}
 8006cf8:	08007591 	.word	0x08007591
 8006cfc:	cccccccd 	.word	0xcccccccd
 8006d00:	08007719 	.word	0x08007719
 8006d04:	40003800 	.word	0x40003800
 8006d08:	40003400 	.word	0x40003400

08006d0c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	4613      	mov	r3, r2
 8006d18:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d002      	beq.n	8006d26 <HAL_I2S_Transmit_DMA+0x1a>
 8006d20:	88fb      	ldrh	r3, [r7, #6]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e08e      	b.n	8006e48 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d101      	bne.n	8006d3a <HAL_I2S_Transmit_DMA+0x2e>
 8006d36:	2302      	movs	r3, #2
 8006d38:	e086      	b.n	8006e48 <HAL_I2S_Transmit_DMA+0x13c>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d005      	beq.n	8006d5a <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8006d56:	2302      	movs	r3, #2
 8006d58:	e076      	b.n	8006e48 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2203      	movs	r2, #3
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2200      	movs	r2, #0
 8006d66:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	69db      	ldr	r3, [r3, #28]
 8006d74:	f003 0307 	and.w	r3, r3, #7
 8006d78:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2b03      	cmp	r3, #3
 8006d7e:	d002      	beq.n	8006d86 <HAL_I2S_Transmit_DMA+0x7a>
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	2b05      	cmp	r3, #5
 8006d84:	d10a      	bne.n	8006d9c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d9a:	e005      	b.n	8006da8 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	88fa      	ldrh	r2, [r7, #6]
 8006da0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	88fa      	ldrh	r2, [r7, #6]
 8006da6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dac:	4a28      	ldr	r2, [pc, #160]	; (8006e50 <HAL_I2S_Transmit_DMA+0x144>)
 8006dae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db4:	4a27      	ldr	r2, [pc, #156]	; (8006e54 <HAL_I2S_Transmit_DMA+0x148>)
 8006db6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dbc:	4a26      	ldr	r2, [pc, #152]	; (8006e58 <HAL_I2S_Transmit_DMA+0x14c>)
 8006dbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006dc8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006dd0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006dd8:	f7fc f9b4 	bl	8003144 <HAL_DMA_Start_IT>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00f      	beq.n	8006e02 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006de6:	f043 0208 	orr.w	r2, r3, #8
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e022      	b.n	8006e48 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d107      	bne.n	8006e20 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	69da      	ldr	r2, [r3, #28]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e1e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f003 0302 	and.w	r3, r3, #2
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d107      	bne.n	8006e3e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f042 0202 	orr.w	r2, r2, #2
 8006e3c:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	0800746f 	.word	0x0800746f
 8006e54:	0800742d 	.word	0x0800742d
 8006e58:	0800748b 	.word	0x0800748b

08006e5c <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b083      	sub	sp, #12
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d101      	bne.n	8006e74 <HAL_I2S_DMAPause+0x18>
 8006e70:	2302      	movs	r3, #2
 8006e72:	e04a      	b.n	8006f0a <HAL_I2S_DMAPause+0xae>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b03      	cmp	r3, #3
 8006e86:	d108      	bne.n	8006e9a <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0202 	bic.w	r2, r2, #2
 8006e96:	605a      	str	r2, [r3, #4]
 8006e98:	e032      	b.n	8006f00 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d108      	bne.n	8006eb8 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f022 0201 	bic.w	r2, r2, #1
 8006eb4:	605a      	str	r2, [r3, #4]
 8006eb6:	e023      	b.n	8006f00 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b05      	cmp	r3, #5
 8006ec2:	d11d      	bne.n	8006f00 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f022 0203 	bic.w	r2, r2, #3
 8006ed2:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a0f      	ldr	r2, [pc, #60]	; (8006f18 <HAL_I2S_DMAPause+0xbc>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d101      	bne.n	8006ee2 <HAL_I2S_DMAPause+0x86>
 8006ede:	4b0f      	ldr	r3, [pc, #60]	; (8006f1c <HAL_I2S_DMAPause+0xc0>)
 8006ee0:	e001      	b.n	8006ee6 <HAL_I2S_DMAPause+0x8a>
 8006ee2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	490a      	ldr	r1, [pc, #40]	; (8006f18 <HAL_I2S_DMAPause+0xbc>)
 8006eee:	428b      	cmp	r3, r1
 8006ef0:	d101      	bne.n	8006ef6 <HAL_I2S_DMAPause+0x9a>
 8006ef2:	4b0a      	ldr	r3, [pc, #40]	; (8006f1c <HAL_I2S_DMAPause+0xc0>)
 8006ef4:	e001      	b.n	8006efa <HAL_I2S_DMAPause+0x9e>
 8006ef6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006efa:	f022 0203 	bic.w	r2, r2, #3
 8006efe:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr
 8006f16:	bf00      	nop
 8006f18:	40003800 	.word	0x40003800
 8006f1c:	40003400 	.word	0x40003400

08006f20 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d101      	bne.n	8006f38 <HAL_I2S_DMAResume+0x18>
 8006f34:	2302      	movs	r3, #2
 8006f36:	e07d      	b.n	8007034 <HAL_I2S_DMAResume+0x114>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b03      	cmp	r3, #3
 8006f4a:	d108      	bne.n	8006f5e <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f042 0202 	orr.w	r2, r2, #2
 8006f5a:	605a      	str	r2, [r3, #4]
 8006f5c:	e056      	b.n	800700c <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b04      	cmp	r3, #4
 8006f68:	d108      	bne.n	8006f7c <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685a      	ldr	r2, [r3, #4]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f042 0201 	orr.w	r2, r2, #1
 8006f78:	605a      	str	r2, [r3, #4]
 8006f7a:	e047      	b.n	800700c <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b05      	cmp	r3, #5
 8006f86:	d141      	bne.n	800700c <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0203 	orr.w	r2, r2, #3
 8006f96:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	4a28      	ldr	r2, [pc, #160]	; (8007040 <HAL_I2S_DMAResume+0x120>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d101      	bne.n	8006fa6 <HAL_I2S_DMAResume+0x86>
 8006fa2:	4b28      	ldr	r3, [pc, #160]	; (8007044 <HAL_I2S_DMAResume+0x124>)
 8006fa4:	e001      	b.n	8006faa <HAL_I2S_DMAResume+0x8a>
 8006fa6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	4923      	ldr	r1, [pc, #140]	; (8007040 <HAL_I2S_DMAResume+0x120>)
 8006fb2:	428b      	cmp	r3, r1
 8006fb4:	d101      	bne.n	8006fba <HAL_I2S_DMAResume+0x9a>
 8006fb6:	4b23      	ldr	r3, [pc, #140]	; (8007044 <HAL_I2S_DMAResume+0x124>)
 8006fb8:	e001      	b.n	8006fbe <HAL_I2S_DMAResume+0x9e>
 8006fba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fbe:	f042 0203 	orr.w	r2, r2, #3
 8006fc2:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a1d      	ldr	r2, [pc, #116]	; (8007040 <HAL_I2S_DMAResume+0x120>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d101      	bne.n	8006fd2 <HAL_I2S_DMAResume+0xb2>
 8006fce:	4b1d      	ldr	r3, [pc, #116]	; (8007044 <HAL_I2S_DMAResume+0x124>)
 8006fd0:	e001      	b.n	8006fd6 <HAL_I2S_DMAResume+0xb6>
 8006fd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006fd6:	69db      	ldr	r3, [r3, #28]
 8006fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d115      	bne.n	800700c <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a16      	ldr	r2, [pc, #88]	; (8007040 <HAL_I2S_DMAResume+0x120>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d101      	bne.n	8006fee <HAL_I2S_DMAResume+0xce>
 8006fea:	4b16      	ldr	r3, [pc, #88]	; (8007044 <HAL_I2S_DMAResume+0x124>)
 8006fec:	e001      	b.n	8006ff2 <HAL_I2S_DMAResume+0xd2>
 8006fee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006ff2:	69da      	ldr	r2, [r3, #28]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4911      	ldr	r1, [pc, #68]	; (8007040 <HAL_I2S_DMAResume+0x120>)
 8006ffa:	428b      	cmp	r3, r1
 8006ffc:	d101      	bne.n	8007002 <HAL_I2S_DMAResume+0xe2>
 8006ffe:	4b11      	ldr	r3, [pc, #68]	; (8007044 <HAL_I2S_DMAResume+0x124>)
 8007000:	e001      	b.n	8007006 <HAL_I2S_DMAResume+0xe6>
 8007002:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007006:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800700a:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007016:	2b00      	cmp	r3, #0
 8007018:	d107      	bne.n	800702a <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	69da      	ldr	r2, [r3, #28]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007028:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr
 8007040:	40003800 	.word	0x40003800
 8007044:	40003400 	.word	0x40003400

08007048 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b088      	sub	sp, #32
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007050:	2300      	movs	r3, #0
 8007052:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800705c:	d004      	beq.n	8007068 <HAL_I2S_DMAStop+0x20>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	f040 80d1 	bne.w	800720a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00f      	beq.n	8007090 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007074:	4618      	mov	r0, r3
 8007076:	f7fc f8bd 	bl	80031f4 <HAL_DMA_Abort>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d007      	beq.n	8007090 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007084:	f043 0208 	orr.w	r2, r3, #8
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8007090:	2364      	movs	r3, #100	; 0x64
 8007092:	2201      	movs	r2, #1
 8007094:	2102      	movs	r1, #2
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 fb04 	bl	80076a4 <I2S_WaitFlagStateUntilTimeout>
 800709c:	4603      	mov	r3, r0
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00b      	beq.n	80070ba <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070a6:	f043 0201 	orr.w	r2, r3, #1
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 80070ba:	2364      	movs	r3, #100	; 0x64
 80070bc:	2200      	movs	r2, #0
 80070be:	2180      	movs	r1, #128	; 0x80
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 faef 	bl	80076a4 <I2S_WaitFlagStateUntilTimeout>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00b      	beq.n	80070e4 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070d0:	f043 0201 	orr.w	r2, r3, #1
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	69da      	ldr	r2, [r3, #28]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070f2:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80070f4:	2300      	movs	r3, #0
 80070f6:	617b      	str	r3, [r7, #20]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685a      	ldr	r2, [r3, #4]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f022 0202 	bic.w	r2, r2, #2
 8007110:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b05      	cmp	r3, #5
 800711c:	f040 8165 	bne.w	80073ea <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00f      	beq.n	8007148 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712c:	4618      	mov	r0, r3
 800712e:	f7fc f861 	bl	80031f4 <HAL_DMA_Abort>
 8007132:	4603      	mov	r3, r0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d007      	beq.n	8007148 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713c:	f043 0208 	orr.w	r2, r3, #8
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a8a      	ldr	r2, [pc, #552]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d101      	bne.n	8007156 <HAL_I2S_DMAStop+0x10e>
 8007152:	4b8a      	ldr	r3, [pc, #552]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007154:	e001      	b.n	800715a <HAL_I2S_DMAStop+0x112>
 8007156:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800715a:	69da      	ldr	r2, [r3, #28]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4985      	ldr	r1, [pc, #532]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 8007162:	428b      	cmp	r3, r1
 8007164:	d101      	bne.n	800716a <HAL_I2S_DMAStop+0x122>
 8007166:	4b85      	ldr	r3, [pc, #532]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007168:	e001      	b.n	800716e <HAL_I2S_DMAStop+0x126>
 800716a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800716e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007172:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8007174:	2300      	movs	r3, #0
 8007176:	613b      	str	r3, [r7, #16]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a7e      	ldr	r2, [pc, #504]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d101      	bne.n	8007186 <HAL_I2S_DMAStop+0x13e>
 8007182:	4b7e      	ldr	r3, [pc, #504]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007184:	e001      	b.n	800718a <HAL_I2S_DMAStop+0x142>
 8007186:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	613b      	str	r3, [r7, #16]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a79      	ldr	r2, [pc, #484]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d101      	bne.n	800719c <HAL_I2S_DMAStop+0x154>
 8007198:	4b78      	ldr	r3, [pc, #480]	; (800737c <HAL_I2S_DMAStop+0x334>)
 800719a:	e001      	b.n	80071a0 <HAL_I2S_DMAStop+0x158>
 800719c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	613b      	str	r3, [r7, #16]
 80071a4:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a73      	ldr	r2, [pc, #460]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d101      	bne.n	80071b4 <HAL_I2S_DMAStop+0x16c>
 80071b0:	4b72      	ldr	r3, [pc, #456]	; (800737c <HAL_I2S_DMAStop+0x334>)
 80071b2:	e001      	b.n	80071b8 <HAL_I2S_DMAStop+0x170>
 80071b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	496e      	ldr	r1, [pc, #440]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 80071c0:	428b      	cmp	r3, r1
 80071c2:	d101      	bne.n	80071c8 <HAL_I2S_DMAStop+0x180>
 80071c4:	4b6d      	ldr	r3, [pc, #436]	; (800737c <HAL_I2S_DMAStop+0x334>)
 80071c6:	e001      	b.n	80071cc <HAL_I2S_DMAStop+0x184>
 80071c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071cc:	f022 0201 	bic.w	r2, r2, #1
 80071d0:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10c      	bne.n	80071f4 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80071f2:	e0fa      	b.n	80073ea <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a5f      	ldr	r2, [pc, #380]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d101      	bne.n	8007202 <HAL_I2S_DMAStop+0x1ba>
 80071fe:	4b5f      	ldr	r3, [pc, #380]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007200:	e001      	b.n	8007206 <HAL_I2S_DMAStop+0x1be>
 8007202:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007206:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007208:	e0ef      	b.n	80073ea <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007212:	d005      	beq.n	8007220 <HAL_I2S_DMAStop+0x1d8>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800721c:	f040 80e5 	bne.w	80073ea <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00f      	beq.n	8007248 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800722c:	4618      	mov	r0, r3
 800722e:	f7fb ffe1 	bl	80031f4 <HAL_DMA_Abort>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d007      	beq.n	8007248 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800723c:	f043 0208 	orr.w	r2, r3, #8
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800724e:	b2db      	uxtb	r3, r3
 8007250:	2b05      	cmp	r3, #5
 8007252:	f040 809a 	bne.w	800738a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00f      	beq.n	800727e <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007262:	4618      	mov	r0, r3
 8007264:	f7fb ffc6 	bl	80031f4 <HAL_DMA_Abort>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d007      	beq.n	800727e <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007272:	f043 0208 	orr.w	r2, r3, #8
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 800727e:	f7fb fd13 	bl	8002ca8 <HAL_GetTick>
 8007282:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8007284:	e012      	b.n	80072ac <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8007286:	f7fb fd0f 	bl	8002ca8 <HAL_GetTick>
 800728a:	4602      	mov	r2, r0
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	2b64      	cmp	r3, #100	; 0x64
 8007292:	d90b      	bls.n	80072ac <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007298:	f043 0201 	orr.w	r2, r3, #1
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a31      	ldr	r2, [pc, #196]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d101      	bne.n	80072ba <HAL_I2S_DMAStop+0x272>
 80072b6:	4b31      	ldr	r3, [pc, #196]	; (800737c <HAL_I2S_DMAStop+0x334>)
 80072b8:	e001      	b.n	80072be <HAL_I2S_DMAStop+0x276>
 80072ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d1de      	bne.n	8007286 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80072c8:	e012      	b.n	80072f0 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80072ca:	f7fb fced 	bl	8002ca8 <HAL_GetTick>
 80072ce:	4602      	mov	r2, r0
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	2b64      	cmp	r3, #100	; 0x64
 80072d6:	d90b      	bls.n	80072f0 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072dc:	f043 0201 	orr.w	r2, r3, #1
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a20      	ldr	r2, [pc, #128]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d101      	bne.n	80072fe <HAL_I2S_DMAStop+0x2b6>
 80072fa:	4b20      	ldr	r3, [pc, #128]	; (800737c <HAL_I2S_DMAStop+0x334>)
 80072fc:	e001      	b.n	8007302 <HAL_I2S_DMAStop+0x2ba>
 80072fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007308:	2b80      	cmp	r3, #128	; 0x80
 800730a:	d0de      	beq.n	80072ca <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a19      	ldr	r2, [pc, #100]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d101      	bne.n	800731a <HAL_I2S_DMAStop+0x2d2>
 8007316:	4b19      	ldr	r3, [pc, #100]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007318:	e001      	b.n	800731e <HAL_I2S_DMAStop+0x2d6>
 800731a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800731e:	69da      	ldr	r2, [r3, #28]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4914      	ldr	r1, [pc, #80]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 8007326:	428b      	cmp	r3, r1
 8007328:	d101      	bne.n	800732e <HAL_I2S_DMAStop+0x2e6>
 800732a:	4b14      	ldr	r3, [pc, #80]	; (800737c <HAL_I2S_DMAStop+0x334>)
 800732c:	e001      	b.n	8007332 <HAL_I2S_DMAStop+0x2ea>
 800732e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007332:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007336:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8007338:	2300      	movs	r3, #0
 800733a:	60fb      	str	r3, [r7, #12]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a0d      	ldr	r2, [pc, #52]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d101      	bne.n	800734a <HAL_I2S_DMAStop+0x302>
 8007346:	4b0d      	ldr	r3, [pc, #52]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007348:	e001      	b.n	800734e <HAL_I2S_DMAStop+0x306>
 800734a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	60fb      	str	r3, [r7, #12]
 8007352:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a07      	ldr	r2, [pc, #28]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d101      	bne.n	8007362 <HAL_I2S_DMAStop+0x31a>
 800735e:	4b07      	ldr	r3, [pc, #28]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007360:	e001      	b.n	8007366 <HAL_I2S_DMAStop+0x31e>
 8007362:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007366:	685a      	ldr	r2, [r3, #4]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4902      	ldr	r1, [pc, #8]	; (8007378 <HAL_I2S_DMAStop+0x330>)
 800736e:	428b      	cmp	r3, r1
 8007370:	d106      	bne.n	8007380 <HAL_I2S_DMAStop+0x338>
 8007372:	4b02      	ldr	r3, [pc, #8]	; (800737c <HAL_I2S_DMAStop+0x334>)
 8007374:	e006      	b.n	8007384 <HAL_I2S_DMAStop+0x33c>
 8007376:	bf00      	nop
 8007378:	40003800 	.word	0x40003800
 800737c:	40003400 	.word	0x40003400
 8007380:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007384:	f022 0202 	bic.w	r2, r2, #2
 8007388:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69da      	ldr	r2, [r3, #28]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007398:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800739a:	2300      	movs	r3, #0
 800739c:	60bb      	str	r3, [r7, #8]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	60bb      	str	r3, [r7, #8]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	60bb      	str	r3, [r7, #8]
 80073ae:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 0201 	bic.w	r2, r2, #1
 80073be:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073c8:	d10c      	bne.n	80073e4 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	77fb      	strb	r3, [r7, #31]
 80073e2:	e002      	b.n	80073ea <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 80073f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3720      	adds	r7, #32
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800741e:	b2db      	uxtb	r3, r3
}
 8007420:	4618      	mov	r0, r3
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr

0800742c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007438:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	69db      	ldr	r3, [r3, #28]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10e      	bne.n	8007460 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0202 	bic.w	r2, r2, #2
 8007450:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007460:	68f8      	ldr	r0, [r7, #12]
 8007462:	f7f9 f91b 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007466:	bf00      	nop
 8007468:	3710      	adds	r7, #16
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800747a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f7f9 f91f 	bl	80006c0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8007482:	bf00      	nop
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b084      	sub	sp, #16
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007496:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0203 	bic.w	r2, r2, #3
 80074a6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c0:	f043 0208 	orr.w	r2, r3, #8
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f7f9 fa69 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80074ce:	bf00      	nop
 80074d0:	3710      	adds	r7, #16
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}

080074d6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b082      	sub	sp, #8
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e2:	881a      	ldrh	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ee:	1c9a      	adds	r2, r3, #2
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	3b01      	subs	r3, #1
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007506:	b29b      	uxth	r3, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d10e      	bne.n	800752a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	685a      	ldr	r2, [r3, #4]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800751a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f7f9 f8b9 	bl	800069c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800752a:	bf00      	nop
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b082      	sub	sp, #8
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68da      	ldr	r2, [r3, #12]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007544:	b292      	uxth	r2, r2
 8007546:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754c:	1c9a      	adds	r2, r3, #2
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007556:	b29b      	uxth	r3, r3
 8007558:	3b01      	subs	r3, #1
 800755a:	b29a      	uxth	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007564:	b29b      	uxth	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10e      	bne.n	8007588 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	685a      	ldr	r2, [r3, #4]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007578:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff ff3a 	bl	80073fc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007588:	bf00      	nop
 800758a:	3708      	adds	r7, #8
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b04      	cmp	r3, #4
 80075aa:	d13a      	bne.n	8007622 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f003 0301 	and.w	r3, r3, #1
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d109      	bne.n	80075ca <I2S_IRQHandler+0x3a>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c0:	2b40      	cmp	r3, #64	; 0x40
 80075c2:	d102      	bne.n	80075ca <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f7ff ffb4 	bl	8007532 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d0:	2b40      	cmp	r3, #64	; 0x40
 80075d2:	d126      	bne.n	8007622 <I2S_IRQHandler+0x92>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b20      	cmp	r3, #32
 80075e0:	d11f      	bne.n	8007622 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80075f0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80075f2:	2300      	movs	r3, #0
 80075f4:	613b      	str	r3, [r7, #16]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	613b      	str	r3, [r7, #16]
 8007606:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007614:	f043 0202 	orr.w	r2, r3, #2
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f7f9 f9bf 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b03      	cmp	r3, #3
 800762c:	d136      	bne.n	800769c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b02      	cmp	r3, #2
 8007636:	d109      	bne.n	800764c <I2S_IRQHandler+0xbc>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007642:	2b80      	cmp	r3, #128	; 0x80
 8007644:	d102      	bne.n	800764c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff ff45 	bl	80074d6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f003 0308 	and.w	r3, r3, #8
 8007652:	2b08      	cmp	r3, #8
 8007654:	d122      	bne.n	800769c <I2S_IRQHandler+0x10c>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	f003 0320 	and.w	r3, r3, #32
 8007660:	2b20      	cmp	r3, #32
 8007662:	d11b      	bne.n	800769c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685a      	ldr	r2, [r3, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007672:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007674:	2300      	movs	r3, #0
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768e:	f043 0204 	orr.w	r2, r3, #4
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7f9 f982 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800769c:	bf00      	nop
 800769e:	3718      	adds	r7, #24
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	603b      	str	r3, [r7, #0]
 80076b0:	4613      	mov	r3, r2
 80076b2:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80076b4:	f7fb faf8 	bl	8002ca8 <HAL_GetTick>
 80076b8:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80076ba:	e018      	b.n	80076ee <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076c2:	d014      	beq.n	80076ee <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80076c4:	f7fb faf0 	bl	8002ca8 <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d902      	bls.n	80076da <I2S_WaitFlagStateUntilTimeout+0x36>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d109      	bne.n	80076ee <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e00f      	b.n	800770e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	689a      	ldr	r2, [r3, #8]
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	4013      	ands	r3, r2
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	bf0c      	ite	eq
 80076fe:	2301      	moveq	r3, #1
 8007700:	2300      	movne	r3, #0
 8007702:	b2db      	uxtb	r3, r3
 8007704:	461a      	mov	r2, r3
 8007706:	79fb      	ldrb	r3, [r7, #7]
 8007708:	429a      	cmp	r2, r3
 800770a:	d1d7      	bne.n	80076bc <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b088      	sub	sp, #32
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a92      	ldr	r2, [pc, #584]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d101      	bne.n	8007736 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8007732:	4b92      	ldr	r3, [pc, #584]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007734:	e001      	b.n	800773a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8007736:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a8b      	ldr	r2, [pc, #556]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d101      	bne.n	8007754 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8007750:	4b8a      	ldr	r3, [pc, #552]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007752:	e001      	b.n	8007758 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007754:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007764:	d004      	beq.n	8007770 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	f040 8099 	bne.w	80078a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	f003 0302 	and.w	r3, r3, #2
 8007776:	2b02      	cmp	r3, #2
 8007778:	d107      	bne.n	800778a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f000 f925 	bl	80079d4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b01      	cmp	r3, #1
 8007792:	d107      	bne.n	80077a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800779a:	2b00      	cmp	r3, #0
 800779c:	d002      	beq.n	80077a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f000 f9c8 	bl	8007b34 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077aa:	2b40      	cmp	r3, #64	; 0x40
 80077ac:	d13a      	bne.n	8007824 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d035      	beq.n	8007824 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a6e      	ldr	r2, [pc, #440]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d101      	bne.n	80077c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80077c2:	4b6e      	ldr	r3, [pc, #440]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077c4:	e001      	b.n	80077ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80077c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4969      	ldr	r1, [pc, #420]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80077d2:	428b      	cmp	r3, r1
 80077d4:	d101      	bne.n	80077da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80077d6:	4b69      	ldr	r3, [pc, #420]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80077d8:	e001      	b.n	80077de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80077da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80077de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80077e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80077f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80077f4:	2300      	movs	r3, #0
 80077f6:	60fb      	str	r3, [r7, #12]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	60fb      	str	r3, [r7, #12]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	60fb      	str	r3, [r7, #12]
 8007808:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007816:	f043 0202 	orr.w	r2, r3, #2
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7f9 f8be 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	f003 0308 	and.w	r3, r3, #8
 800782a:	2b08      	cmp	r3, #8
 800782c:	f040 80c3 	bne.w	80079b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f003 0320 	and.w	r3, r3, #32
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 80bd 	beq.w	80079b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	685a      	ldr	r2, [r3, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800784a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a49      	ldr	r2, [pc, #292]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d101      	bne.n	800785a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007856:	4b49      	ldr	r3, [pc, #292]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007858:	e001      	b.n	800785e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800785a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4944      	ldr	r1, [pc, #272]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007866:	428b      	cmp	r3, r1
 8007868:	d101      	bne.n	800786e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800786a:	4b44      	ldr	r3, [pc, #272]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800786c:	e001      	b.n	8007872 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800786e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007872:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007876:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007878:	2300      	movs	r3, #0
 800787a:	60bb      	str	r3, [r7, #8]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	60bb      	str	r3, [r7, #8]
 8007884:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007892:	f043 0204 	orr.w	r2, r3, #4
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7f9 f880 	bl	80009a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80078a0:	e089      	b.n	80079b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80078a2:	69bb      	ldr	r3, [r7, #24]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d107      	bne.n	80078bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d002      	beq.n	80078bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 f8be 	bl	8007a38 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	f003 0301 	and.w	r3, r3, #1
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d107      	bne.n	80078d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d002      	beq.n	80078d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f000 f8fd 	bl	8007ad0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078dc:	2b40      	cmp	r3, #64	; 0x40
 80078de:	d12f      	bne.n	8007940 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	f003 0320 	and.w	r3, r3, #32
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d02a      	beq.n	8007940 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	685a      	ldr	r2, [r3, #4]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80078f8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a1e      	ldr	r2, [pc, #120]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d101      	bne.n	8007908 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007904:	4b1d      	ldr	r3, [pc, #116]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007906:	e001      	b.n	800790c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8007908:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4919      	ldr	r1, [pc, #100]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007914:	428b      	cmp	r3, r1
 8007916:	d101      	bne.n	800791c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8007918:	4b18      	ldr	r3, [pc, #96]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800791a:	e001      	b.n	8007920 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800791c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007920:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007924:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007932:	f043 0202 	orr.w	r2, r3, #2
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f7f9 f830 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	f003 0308 	and.w	r3, r3, #8
 8007946:	2b08      	cmp	r3, #8
 8007948:	d136      	bne.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	f003 0320 	and.w	r3, r3, #32
 8007950:	2b00      	cmp	r3, #0
 8007952:	d031      	beq.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a07      	ldr	r2, [pc, #28]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d101      	bne.n	8007962 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800795e:	4b07      	ldr	r3, [pc, #28]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007960:	e001      	b.n	8007966 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8007962:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4902      	ldr	r1, [pc, #8]	; (8007978 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800796e:	428b      	cmp	r3, r1
 8007970:	d106      	bne.n	8007980 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8007972:	4b02      	ldr	r3, [pc, #8]	; (800797c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007974:	e006      	b.n	8007984 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8007976:	bf00      	nop
 8007978:	40003800 	.word	0x40003800
 800797c:	40003400 	.word	0x40003400
 8007980:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007984:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007988:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007998:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079a6:	f043 0204 	orr.w	r2, r3, #4
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f7f8 fff6 	bl	80009a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80079b4:	e000      	b.n	80079b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80079b6:	bf00      	nop
}
 80079b8:	bf00      	nop
 80079ba:	3720      	adds	r7, #32
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b082      	sub	sp, #8
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e0:	1c99      	adds	r1, r3, #2
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	6251      	str	r1, [r2, #36]	; 0x24
 80079e6:	881a      	ldrh	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d113      	bne.n	8007a2e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a14:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d106      	bne.n	8007a2e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f7ff ffc9 	bl	80079c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007a2e:	bf00      	nop
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
	...

08007a38 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a44:	1c99      	adds	r1, r3, #2
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	6251      	str	r1, [r2, #36]	; 0x24
 8007a4a:	8819      	ldrh	r1, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a1d      	ldr	r2, [pc, #116]	; (8007ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d101      	bne.n	8007a5a <I2SEx_TxISR_I2SExt+0x22>
 8007a56:	4b1d      	ldr	r3, [pc, #116]	; (8007acc <I2SEx_TxISR_I2SExt+0x94>)
 8007a58:	e001      	b.n	8007a5e <I2SEx_TxISR_I2SExt+0x26>
 8007a5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a5e:	460a      	mov	r2, r1
 8007a60:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	3b01      	subs	r3, #1
 8007a6a:	b29a      	uxth	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d121      	bne.n	8007abe <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a12      	ldr	r2, [pc, #72]	; (8007ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d101      	bne.n	8007a88 <I2SEx_TxISR_I2SExt+0x50>
 8007a84:	4b11      	ldr	r3, [pc, #68]	; (8007acc <I2SEx_TxISR_I2SExt+0x94>)
 8007a86:	e001      	b.n	8007a8c <I2SEx_TxISR_I2SExt+0x54>
 8007a88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007a8c:	685a      	ldr	r2, [r3, #4]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	490d      	ldr	r1, [pc, #52]	; (8007ac8 <I2SEx_TxISR_I2SExt+0x90>)
 8007a94:	428b      	cmp	r3, r1
 8007a96:	d101      	bne.n	8007a9c <I2SEx_TxISR_I2SExt+0x64>
 8007a98:	4b0c      	ldr	r3, [pc, #48]	; (8007acc <I2SEx_TxISR_I2SExt+0x94>)
 8007a9a:	e001      	b.n	8007aa0 <I2SEx_TxISR_I2SExt+0x68>
 8007a9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007aa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007aa4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d106      	bne.n	8007abe <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff ff81 	bl	80079c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007abe:	bf00      	nop
 8007ac0:	3708      	adds	r7, #8
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	40003800 	.word	0x40003800
 8007acc:	40003400 	.word	0x40003400

08007ad0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68d8      	ldr	r0, [r3, #12]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ae2:	1c99      	adds	r1, r3, #2
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007ae8:	b282      	uxth	r2, r0
 8007aea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	3b01      	subs	r3, #1
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d113      	bne.n	8007b2c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007b12:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d106      	bne.n	8007b2c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f7ff ff4a 	bl	80079c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007b2c:	bf00      	nop
 8007b2e:	3708      	adds	r7, #8
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a20      	ldr	r2, [pc, #128]	; (8007bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d101      	bne.n	8007b4a <I2SEx_RxISR_I2SExt+0x16>
 8007b46:	4b20      	ldr	r3, [pc, #128]	; (8007bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8007b48:	e001      	b.n	8007b4e <I2SEx_RxISR_I2SExt+0x1a>
 8007b4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b4e:	68d8      	ldr	r0, [r3, #12]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b54:	1c99      	adds	r1, r3, #2
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007b5a:	b282      	uxth	r2, r0
 8007b5c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	3b01      	subs	r3, #1
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d121      	bne.n	8007bba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a12      	ldr	r2, [pc, #72]	; (8007bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d101      	bne.n	8007b84 <I2SEx_RxISR_I2SExt+0x50>
 8007b80:	4b11      	ldr	r3, [pc, #68]	; (8007bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8007b82:	e001      	b.n	8007b88 <I2SEx_RxISR_I2SExt+0x54>
 8007b84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	490d      	ldr	r1, [pc, #52]	; (8007bc4 <I2SEx_RxISR_I2SExt+0x90>)
 8007b90:	428b      	cmp	r3, r1
 8007b92:	d101      	bne.n	8007b98 <I2SEx_RxISR_I2SExt+0x64>
 8007b94:	4b0c      	ldr	r3, [pc, #48]	; (8007bc8 <I2SEx_RxISR_I2SExt+0x94>)
 8007b96:	e001      	b.n	8007b9c <I2SEx_RxISR_I2SExt+0x68>
 8007b98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007b9c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007ba0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d106      	bne.n	8007bba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7ff ff03 	bl	80079c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007bba:	bf00      	nop
 8007bbc:	3708      	adds	r7, #8
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	40003800 	.word	0x40003800
 8007bc8:	40003400 	.word	0x40003400

08007bcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d101      	bne.n	8007bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e267      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d075      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bea:	4b88      	ldr	r3, [pc, #544]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f003 030c 	and.w	r3, r3, #12
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	d00c      	beq.n	8007c10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007bf6:	4b85      	ldr	r3, [pc, #532]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007bfe:	2b08      	cmp	r3, #8
 8007c00:	d112      	bne.n	8007c28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007c02:	4b82      	ldr	r3, [pc, #520]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c0e:	d10b      	bne.n	8007c28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c10:	4b7e      	ldr	r3, [pc, #504]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d05b      	beq.n	8007cd4 <HAL_RCC_OscConfig+0x108>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d157      	bne.n	8007cd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	e242      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c30:	d106      	bne.n	8007c40 <HAL_RCC_OscConfig+0x74>
 8007c32:	4b76      	ldr	r3, [pc, #472]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a75      	ldr	r2, [pc, #468]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c3c:	6013      	str	r3, [r2, #0]
 8007c3e:	e01d      	b.n	8007c7c <HAL_RCC_OscConfig+0xb0>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c48:	d10c      	bne.n	8007c64 <HAL_RCC_OscConfig+0x98>
 8007c4a:	4b70      	ldr	r3, [pc, #448]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a6f      	ldr	r2, [pc, #444]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c54:	6013      	str	r3, [r2, #0]
 8007c56:	4b6d      	ldr	r3, [pc, #436]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a6c      	ldr	r2, [pc, #432]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c60:	6013      	str	r3, [r2, #0]
 8007c62:	e00b      	b.n	8007c7c <HAL_RCC_OscConfig+0xb0>
 8007c64:	4b69      	ldr	r3, [pc, #420]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a68      	ldr	r2, [pc, #416]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c6e:	6013      	str	r3, [r2, #0]
 8007c70:	4b66      	ldr	r3, [pc, #408]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a65      	ldr	r2, [pc, #404]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d013      	beq.n	8007cac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c84:	f7fb f810 	bl	8002ca8 <HAL_GetTick>
 8007c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c8a:	e008      	b.n	8007c9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007c8c:	f7fb f80c 	bl	8002ca8 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	2b64      	cmp	r3, #100	; 0x64
 8007c98:	d901      	bls.n	8007c9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e207      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c9e:	4b5b      	ldr	r3, [pc, #364]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d0f0      	beq.n	8007c8c <HAL_RCC_OscConfig+0xc0>
 8007caa:	e014      	b.n	8007cd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cac:	f7fa fffc 	bl	8002ca8 <HAL_GetTick>
 8007cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cb2:	e008      	b.n	8007cc6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007cb4:	f7fa fff8 	bl	8002ca8 <HAL_GetTick>
 8007cb8:	4602      	mov	r2, r0
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	2b64      	cmp	r3, #100	; 0x64
 8007cc0:	d901      	bls.n	8007cc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e1f3      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007cc6:	4b51      	ldr	r3, [pc, #324]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d1f0      	bne.n	8007cb4 <HAL_RCC_OscConfig+0xe8>
 8007cd2:	e000      	b.n	8007cd6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d063      	beq.n	8007daa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007ce2:	4b4a      	ldr	r3, [pc, #296]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f003 030c 	and.w	r3, r3, #12
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d00b      	beq.n	8007d06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cee:	4b47      	ldr	r3, [pc, #284]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007cf6:	2b08      	cmp	r3, #8
 8007cf8:	d11c      	bne.n	8007d34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007cfa:	4b44      	ldr	r3, [pc, #272]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d116      	bne.n	8007d34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d06:	4b41      	ldr	r3, [pc, #260]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0302 	and.w	r3, r3, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d005      	beq.n	8007d1e <HAL_RCC_OscConfig+0x152>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	68db      	ldr	r3, [r3, #12]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d001      	beq.n	8007d1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	e1c7      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d1e:	4b3b      	ldr	r3, [pc, #236]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	00db      	lsls	r3, r3, #3
 8007d2c:	4937      	ldr	r1, [pc, #220]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007d32:	e03a      	b.n	8007daa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d020      	beq.n	8007d7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d3c:	4b34      	ldr	r3, [pc, #208]	; (8007e10 <HAL_RCC_OscConfig+0x244>)
 8007d3e:	2201      	movs	r2, #1
 8007d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d42:	f7fa ffb1 	bl	8002ca8 <HAL_GetTick>
 8007d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d48:	e008      	b.n	8007d5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d4a:	f7fa ffad 	bl	8002ca8 <HAL_GetTick>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	1ad3      	subs	r3, r2, r3
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d901      	bls.n	8007d5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007d58:	2303      	movs	r3, #3
 8007d5a:	e1a8      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d5c:	4b2b      	ldr	r3, [pc, #172]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0302 	and.w	r3, r3, #2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0f0      	beq.n	8007d4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d68:	4b28      	ldr	r3, [pc, #160]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	691b      	ldr	r3, [r3, #16]
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	4925      	ldr	r1, [pc, #148]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	600b      	str	r3, [r1, #0]
 8007d7c:	e015      	b.n	8007daa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d7e:	4b24      	ldr	r3, [pc, #144]	; (8007e10 <HAL_RCC_OscConfig+0x244>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d84:	f7fa ff90 	bl	8002ca8 <HAL_GetTick>
 8007d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d8a:	e008      	b.n	8007d9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007d8c:	f7fa ff8c 	bl	8002ca8 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e187      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007d9e:	4b1b      	ldr	r3, [pc, #108]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0302 	and.w	r3, r3, #2
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1f0      	bne.n	8007d8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 0308 	and.w	r3, r3, #8
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d036      	beq.n	8007e24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d016      	beq.n	8007dec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007dbe:	4b15      	ldr	r3, [pc, #84]	; (8007e14 <HAL_RCC_OscConfig+0x248>)
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dc4:	f7fa ff70 	bl	8002ca8 <HAL_GetTick>
 8007dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dca:	e008      	b.n	8007dde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dcc:	f7fa ff6c 	bl	8002ca8 <HAL_GetTick>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	1ad3      	subs	r3, r2, r3
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d901      	bls.n	8007dde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e167      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007dde:	4b0b      	ldr	r3, [pc, #44]	; (8007e0c <HAL_RCC_OscConfig+0x240>)
 8007de0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0f0      	beq.n	8007dcc <HAL_RCC_OscConfig+0x200>
 8007dea:	e01b      	b.n	8007e24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007dec:	4b09      	ldr	r3, [pc, #36]	; (8007e14 <HAL_RCC_OscConfig+0x248>)
 8007dee:	2200      	movs	r2, #0
 8007df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007df2:	f7fa ff59 	bl	8002ca8 <HAL_GetTick>
 8007df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007df8:	e00e      	b.n	8007e18 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007dfa:	f7fa ff55 	bl	8002ca8 <HAL_GetTick>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	693b      	ldr	r3, [r7, #16]
 8007e02:	1ad3      	subs	r3, r2, r3
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d907      	bls.n	8007e18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e150      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
 8007e0c:	40023800 	.word	0x40023800
 8007e10:	42470000 	.word	0x42470000
 8007e14:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007e18:	4b88      	ldr	r3, [pc, #544]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e1c:	f003 0302 	and.w	r3, r3, #2
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1ea      	bne.n	8007dfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0304 	and.w	r3, r3, #4
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	f000 8097 	beq.w	8007f60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e32:	2300      	movs	r3, #0
 8007e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e36:	4b81      	ldr	r3, [pc, #516]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10f      	bne.n	8007e62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e42:	2300      	movs	r3, #0
 8007e44:	60bb      	str	r3, [r7, #8]
 8007e46:	4b7d      	ldr	r3, [pc, #500]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e4a:	4a7c      	ldr	r2, [pc, #496]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e50:	6413      	str	r3, [r2, #64]	; 0x40
 8007e52:	4b7a      	ldr	r3, [pc, #488]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e5a:	60bb      	str	r3, [r7, #8]
 8007e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e62:	4b77      	ldr	r3, [pc, #476]	; (8008040 <HAL_RCC_OscConfig+0x474>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d118      	bne.n	8007ea0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007e6e:	4b74      	ldr	r3, [pc, #464]	; (8008040 <HAL_RCC_OscConfig+0x474>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a73      	ldr	r2, [pc, #460]	; (8008040 <HAL_RCC_OscConfig+0x474>)
 8007e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007e7a:	f7fa ff15 	bl	8002ca8 <HAL_GetTick>
 8007e7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e80:	e008      	b.n	8007e94 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e82:	f7fa ff11 	bl	8002ca8 <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d901      	bls.n	8007e94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e10c      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e94:	4b6a      	ldr	r3, [pc, #424]	; (8008040 <HAL_RCC_OscConfig+0x474>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0f0      	beq.n	8007e82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d106      	bne.n	8007eb6 <HAL_RCC_OscConfig+0x2ea>
 8007ea8:	4b64      	ldr	r3, [pc, #400]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eac:	4a63      	ldr	r2, [pc, #396]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007eae:	f043 0301 	orr.w	r3, r3, #1
 8007eb2:	6713      	str	r3, [r2, #112]	; 0x70
 8007eb4:	e01c      	b.n	8007ef0 <HAL_RCC_OscConfig+0x324>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	2b05      	cmp	r3, #5
 8007ebc:	d10c      	bne.n	8007ed8 <HAL_RCC_OscConfig+0x30c>
 8007ebe:	4b5f      	ldr	r3, [pc, #380]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ec2:	4a5e      	ldr	r2, [pc, #376]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ec4:	f043 0304 	orr.w	r3, r3, #4
 8007ec8:	6713      	str	r3, [r2, #112]	; 0x70
 8007eca:	4b5c      	ldr	r3, [pc, #368]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ece:	4a5b      	ldr	r2, [pc, #364]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ed0:	f043 0301 	orr.w	r3, r3, #1
 8007ed4:	6713      	str	r3, [r2, #112]	; 0x70
 8007ed6:	e00b      	b.n	8007ef0 <HAL_RCC_OscConfig+0x324>
 8007ed8:	4b58      	ldr	r3, [pc, #352]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007edc:	4a57      	ldr	r2, [pc, #348]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ede:	f023 0301 	bic.w	r3, r3, #1
 8007ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8007ee4:	4b55      	ldr	r3, [pc, #340]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ee8:	4a54      	ldr	r2, [pc, #336]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007eea:	f023 0304 	bic.w	r3, r3, #4
 8007eee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d015      	beq.n	8007f24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ef8:	f7fa fed6 	bl	8002ca8 <HAL_GetTick>
 8007efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007efe:	e00a      	b.n	8007f16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f00:	f7fa fed2 	bl	8002ca8 <HAL_GetTick>
 8007f04:	4602      	mov	r2, r0
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d901      	bls.n	8007f16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e0cb      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f16:	4b49      	ldr	r3, [pc, #292]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f1a:	f003 0302 	and.w	r3, r3, #2
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d0ee      	beq.n	8007f00 <HAL_RCC_OscConfig+0x334>
 8007f22:	e014      	b.n	8007f4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f24:	f7fa fec0 	bl	8002ca8 <HAL_GetTick>
 8007f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f2a:	e00a      	b.n	8007f42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f2c:	f7fa febc 	bl	8002ca8 <HAL_GetTick>
 8007f30:	4602      	mov	r2, r0
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d901      	bls.n	8007f42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e0b5      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007f42:	4b3e      	ldr	r3, [pc, #248]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f46:	f003 0302 	and.w	r3, r3, #2
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1ee      	bne.n	8007f2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f4e:	7dfb      	ldrb	r3, [r7, #23]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d105      	bne.n	8007f60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f54:	4b39      	ldr	r3, [pc, #228]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f58:	4a38      	ldr	r2, [pc, #224]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007f5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 80a1 	beq.w	80080ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007f6a:	4b34      	ldr	r3, [pc, #208]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f003 030c 	and.w	r3, r3, #12
 8007f72:	2b08      	cmp	r3, #8
 8007f74:	d05c      	beq.n	8008030 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	699b      	ldr	r3, [r3, #24]
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d141      	bne.n	8008002 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007f7e:	4b31      	ldr	r3, [pc, #196]	; (8008044 <HAL_RCC_OscConfig+0x478>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f84:	f7fa fe90 	bl	8002ca8 <HAL_GetTick>
 8007f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f8a:	e008      	b.n	8007f9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f8c:	f7fa fe8c 	bl	8002ca8 <HAL_GetTick>
 8007f90:	4602      	mov	r2, r0
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	2b02      	cmp	r3, #2
 8007f98:	d901      	bls.n	8007f9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007f9a:	2303      	movs	r3, #3
 8007f9c:	e087      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f9e:	4b27      	ldr	r3, [pc, #156]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d1f0      	bne.n	8007f8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	69da      	ldr	r2, [r3, #28]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a1b      	ldr	r3, [r3, #32]
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb8:	019b      	lsls	r3, r3, #6
 8007fba:	431a      	orrs	r2, r3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	041b      	lsls	r3, r3, #16
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fcc:	061b      	lsls	r3, r3, #24
 8007fce:	491b      	ldr	r1, [pc, #108]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007fd4:	4b1b      	ldr	r3, [pc, #108]	; (8008044 <HAL_RCC_OscConfig+0x478>)
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007fda:	f7fa fe65 	bl	8002ca8 <HAL_GetTick>
 8007fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fe0:	e008      	b.n	8007ff4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007fe2:	f7fa fe61 	bl	8002ca8 <HAL_GetTick>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	2b02      	cmp	r3, #2
 8007fee:	d901      	bls.n	8007ff4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e05c      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ff4:	4b11      	ldr	r3, [pc, #68]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d0f0      	beq.n	8007fe2 <HAL_RCC_OscConfig+0x416>
 8008000:	e054      	b.n	80080ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008002:	4b10      	ldr	r3, [pc, #64]	; (8008044 <HAL_RCC_OscConfig+0x478>)
 8008004:	2200      	movs	r2, #0
 8008006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008008:	f7fa fe4e 	bl	8002ca8 <HAL_GetTick>
 800800c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800800e:	e008      	b.n	8008022 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008010:	f7fa fe4a 	bl	8002ca8 <HAL_GetTick>
 8008014:	4602      	mov	r2, r0
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	2b02      	cmp	r3, #2
 800801c:	d901      	bls.n	8008022 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e045      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008022:	4b06      	ldr	r3, [pc, #24]	; (800803c <HAL_RCC_OscConfig+0x470>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1f0      	bne.n	8008010 <HAL_RCC_OscConfig+0x444>
 800802e:	e03d      	b.n	80080ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	699b      	ldr	r3, [r3, #24]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d107      	bne.n	8008048 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e038      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
 800803c:	40023800 	.word	0x40023800
 8008040:	40007000 	.word	0x40007000
 8008044:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008048:	4b1b      	ldr	r3, [pc, #108]	; (80080b8 <HAL_RCC_OscConfig+0x4ec>)
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	699b      	ldr	r3, [r3, #24]
 8008052:	2b01      	cmp	r3, #1
 8008054:	d028      	beq.n	80080a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008060:	429a      	cmp	r2, r3
 8008062:	d121      	bne.n	80080a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800806e:	429a      	cmp	r2, r3
 8008070:	d11a      	bne.n	80080a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008078:	4013      	ands	r3, r2
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800807e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008080:	4293      	cmp	r3, r2
 8008082:	d111      	bne.n	80080a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800808e:	085b      	lsrs	r3, r3, #1
 8008090:	3b01      	subs	r3, #1
 8008092:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008094:	429a      	cmp	r2, r3
 8008096:	d107      	bne.n	80080a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d001      	beq.n	80080ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e000      	b.n	80080ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3718      	adds	r7, #24
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	40023800 	.word	0x40023800

080080bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d101      	bne.n	80080d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e0cc      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080d0:	4b68      	ldr	r3, [pc, #416]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0307 	and.w	r3, r3, #7
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d90c      	bls.n	80080f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080de:	4b65      	ldr	r3, [pc, #404]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	b2d2      	uxtb	r2, r2
 80080e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080e6:	4b63      	ldr	r3, [pc, #396]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d001      	beq.n	80080f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e0b8      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 0302 	and.w	r3, r3, #2
 8008100:	2b00      	cmp	r3, #0
 8008102:	d020      	beq.n	8008146 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 0304 	and.w	r3, r3, #4
 800810c:	2b00      	cmp	r3, #0
 800810e:	d005      	beq.n	800811c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008110:	4b59      	ldr	r3, [pc, #356]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	4a58      	ldr	r2, [pc, #352]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008116:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800811a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0308 	and.w	r3, r3, #8
 8008124:	2b00      	cmp	r3, #0
 8008126:	d005      	beq.n	8008134 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008128:	4b53      	ldr	r3, [pc, #332]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	4a52      	ldr	r2, [pc, #328]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800812e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008132:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008134:	4b50      	ldr	r3, [pc, #320]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	494d      	ldr	r1, [pc, #308]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008142:	4313      	orrs	r3, r2
 8008144:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0301 	and.w	r3, r3, #1
 800814e:	2b00      	cmp	r3, #0
 8008150:	d044      	beq.n	80081dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	2b01      	cmp	r3, #1
 8008158:	d107      	bne.n	800816a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800815a:	4b47      	ldr	r3, [pc, #284]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008162:	2b00      	cmp	r3, #0
 8008164:	d119      	bne.n	800819a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e07f      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2b02      	cmp	r3, #2
 8008170:	d003      	beq.n	800817a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008176:	2b03      	cmp	r3, #3
 8008178:	d107      	bne.n	800818a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800817a:	4b3f      	ldr	r3, [pc, #252]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d109      	bne.n	800819a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e06f      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800818a:	4b3b      	ldr	r3, [pc, #236]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0302 	and.w	r3, r3, #2
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e067      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800819a:	4b37      	ldr	r3, [pc, #220]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	f023 0203 	bic.w	r2, r3, #3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	4934      	ldr	r1, [pc, #208]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80081ac:	f7fa fd7c 	bl	8002ca8 <HAL_GetTick>
 80081b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081b2:	e00a      	b.n	80081ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081b4:	f7fa fd78 	bl	8002ca8 <HAL_GetTick>
 80081b8:	4602      	mov	r2, r0
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	1ad3      	subs	r3, r2, r3
 80081be:	f241 3288 	movw	r2, #5000	; 0x1388
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e04f      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081ca:	4b2b      	ldr	r3, [pc, #172]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f003 020c 	and.w	r2, r3, #12
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	429a      	cmp	r2, r3
 80081da:	d1eb      	bne.n	80081b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80081dc:	4b25      	ldr	r3, [pc, #148]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 0307 	and.w	r3, r3, #7
 80081e4:	683a      	ldr	r2, [r7, #0]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d20c      	bcs.n	8008204 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081ea:	4b22      	ldr	r3, [pc, #136]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80081ec:	683a      	ldr	r2, [r7, #0]
 80081ee:	b2d2      	uxtb	r2, r2
 80081f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80081f2:	4b20      	ldr	r3, [pc, #128]	; (8008274 <HAL_RCC_ClockConfig+0x1b8>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f003 0307 	and.w	r3, r3, #7
 80081fa:	683a      	ldr	r2, [r7, #0]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d001      	beq.n	8008204 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e032      	b.n	800826a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0304 	and.w	r3, r3, #4
 800820c:	2b00      	cmp	r3, #0
 800820e:	d008      	beq.n	8008222 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008210:	4b19      	ldr	r3, [pc, #100]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	4916      	ldr	r1, [pc, #88]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800821e:	4313      	orrs	r3, r2
 8008220:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 0308 	and.w	r3, r3, #8
 800822a:	2b00      	cmp	r3, #0
 800822c:	d009      	beq.n	8008242 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800822e:	4b12      	ldr	r3, [pc, #72]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 8008230:	689b      	ldr	r3, [r3, #8]
 8008232:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	00db      	lsls	r3, r3, #3
 800823c:	490e      	ldr	r1, [pc, #56]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800823e:	4313      	orrs	r3, r2
 8008240:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008242:	f000 f821 	bl	8008288 <HAL_RCC_GetSysClockFreq>
 8008246:	4602      	mov	r2, r0
 8008248:	4b0b      	ldr	r3, [pc, #44]	; (8008278 <HAL_RCC_ClockConfig+0x1bc>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	091b      	lsrs	r3, r3, #4
 800824e:	f003 030f 	and.w	r3, r3, #15
 8008252:	490a      	ldr	r1, [pc, #40]	; (800827c <HAL_RCC_ClockConfig+0x1c0>)
 8008254:	5ccb      	ldrb	r3, [r1, r3]
 8008256:	fa22 f303 	lsr.w	r3, r2, r3
 800825a:	4a09      	ldr	r2, [pc, #36]	; (8008280 <HAL_RCC_ClockConfig+0x1c4>)
 800825c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800825e:	4b09      	ldr	r3, [pc, #36]	; (8008284 <HAL_RCC_ClockConfig+0x1c8>)
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4618      	mov	r0, r3
 8008264:	f7fa fcdc 	bl	8002c20 <HAL_InitTick>

  return HAL_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	40023c00 	.word	0x40023c00
 8008278:	40023800 	.word	0x40023800
 800827c:	08012e58 	.word	0x08012e58
 8008280:	2000007c 	.word	0x2000007c
 8008284:	20000084 	.word	0x20000084

08008288 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800828c:	b094      	sub	sp, #80	; 0x50
 800828e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008290:	2300      	movs	r3, #0
 8008292:	647b      	str	r3, [r7, #68]	; 0x44
 8008294:	2300      	movs	r3, #0
 8008296:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008298:	2300      	movs	r3, #0
 800829a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800829c:	2300      	movs	r3, #0
 800829e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082a0:	4b79      	ldr	r3, [pc, #484]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f003 030c 	and.w	r3, r3, #12
 80082a8:	2b08      	cmp	r3, #8
 80082aa:	d00d      	beq.n	80082c8 <HAL_RCC_GetSysClockFreq+0x40>
 80082ac:	2b08      	cmp	r3, #8
 80082ae:	f200 80e1 	bhi.w	8008474 <HAL_RCC_GetSysClockFreq+0x1ec>
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <HAL_RCC_GetSysClockFreq+0x34>
 80082b6:	2b04      	cmp	r3, #4
 80082b8:	d003      	beq.n	80082c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80082ba:	e0db      	b.n	8008474 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80082bc:	4b73      	ldr	r3, [pc, #460]	; (800848c <HAL_RCC_GetSysClockFreq+0x204>)
 80082be:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80082c0:	e0db      	b.n	800847a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80082c2:	4b73      	ldr	r3, [pc, #460]	; (8008490 <HAL_RCC_GetSysClockFreq+0x208>)
 80082c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80082c6:	e0d8      	b.n	800847a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082c8:	4b6f      	ldr	r3, [pc, #444]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80082d0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80082d2:	4b6d      	ldr	r3, [pc, #436]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d063      	beq.n	80083a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082de:	4b6a      	ldr	r3, [pc, #424]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	099b      	lsrs	r3, r3, #6
 80082e4:	2200      	movs	r2, #0
 80082e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80082e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80082ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082f0:	633b      	str	r3, [r7, #48]	; 0x30
 80082f2:	2300      	movs	r3, #0
 80082f4:	637b      	str	r3, [r7, #52]	; 0x34
 80082f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80082fa:	4622      	mov	r2, r4
 80082fc:	462b      	mov	r3, r5
 80082fe:	f04f 0000 	mov.w	r0, #0
 8008302:	f04f 0100 	mov.w	r1, #0
 8008306:	0159      	lsls	r1, r3, #5
 8008308:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800830c:	0150      	lsls	r0, r2, #5
 800830e:	4602      	mov	r2, r0
 8008310:	460b      	mov	r3, r1
 8008312:	4621      	mov	r1, r4
 8008314:	1a51      	subs	r1, r2, r1
 8008316:	6139      	str	r1, [r7, #16]
 8008318:	4629      	mov	r1, r5
 800831a:	eb63 0301 	sbc.w	r3, r3, r1
 800831e:	617b      	str	r3, [r7, #20]
 8008320:	f04f 0200 	mov.w	r2, #0
 8008324:	f04f 0300 	mov.w	r3, #0
 8008328:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800832c:	4659      	mov	r1, fp
 800832e:	018b      	lsls	r3, r1, #6
 8008330:	4651      	mov	r1, sl
 8008332:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008336:	4651      	mov	r1, sl
 8008338:	018a      	lsls	r2, r1, #6
 800833a:	4651      	mov	r1, sl
 800833c:	ebb2 0801 	subs.w	r8, r2, r1
 8008340:	4659      	mov	r1, fp
 8008342:	eb63 0901 	sbc.w	r9, r3, r1
 8008346:	f04f 0200 	mov.w	r2, #0
 800834a:	f04f 0300 	mov.w	r3, #0
 800834e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008352:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008356:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800835a:	4690      	mov	r8, r2
 800835c:	4699      	mov	r9, r3
 800835e:	4623      	mov	r3, r4
 8008360:	eb18 0303 	adds.w	r3, r8, r3
 8008364:	60bb      	str	r3, [r7, #8]
 8008366:	462b      	mov	r3, r5
 8008368:	eb49 0303 	adc.w	r3, r9, r3
 800836c:	60fb      	str	r3, [r7, #12]
 800836e:	f04f 0200 	mov.w	r2, #0
 8008372:	f04f 0300 	mov.w	r3, #0
 8008376:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800837a:	4629      	mov	r1, r5
 800837c:	024b      	lsls	r3, r1, #9
 800837e:	4621      	mov	r1, r4
 8008380:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008384:	4621      	mov	r1, r4
 8008386:	024a      	lsls	r2, r1, #9
 8008388:	4610      	mov	r0, r2
 800838a:	4619      	mov	r1, r3
 800838c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800838e:	2200      	movs	r2, #0
 8008390:	62bb      	str	r3, [r7, #40]	; 0x28
 8008392:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008394:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008398:	f7f7 ff1e 	bl	80001d8 <__aeabi_uldivmod>
 800839c:	4602      	mov	r2, r0
 800839e:	460b      	mov	r3, r1
 80083a0:	4613      	mov	r3, r2
 80083a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083a4:	e058      	b.n	8008458 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083a6:	4b38      	ldr	r3, [pc, #224]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	099b      	lsrs	r3, r3, #6
 80083ac:	2200      	movs	r2, #0
 80083ae:	4618      	mov	r0, r3
 80083b0:	4611      	mov	r1, r2
 80083b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80083b6:	623b      	str	r3, [r7, #32]
 80083b8:	2300      	movs	r3, #0
 80083ba:	627b      	str	r3, [r7, #36]	; 0x24
 80083bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80083c0:	4642      	mov	r2, r8
 80083c2:	464b      	mov	r3, r9
 80083c4:	f04f 0000 	mov.w	r0, #0
 80083c8:	f04f 0100 	mov.w	r1, #0
 80083cc:	0159      	lsls	r1, r3, #5
 80083ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80083d2:	0150      	lsls	r0, r2, #5
 80083d4:	4602      	mov	r2, r0
 80083d6:	460b      	mov	r3, r1
 80083d8:	4641      	mov	r1, r8
 80083da:	ebb2 0a01 	subs.w	sl, r2, r1
 80083de:	4649      	mov	r1, r9
 80083e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80083e4:	f04f 0200 	mov.w	r2, #0
 80083e8:	f04f 0300 	mov.w	r3, #0
 80083ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80083f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80083f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80083f8:	ebb2 040a 	subs.w	r4, r2, sl
 80083fc:	eb63 050b 	sbc.w	r5, r3, fp
 8008400:	f04f 0200 	mov.w	r2, #0
 8008404:	f04f 0300 	mov.w	r3, #0
 8008408:	00eb      	lsls	r3, r5, #3
 800840a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800840e:	00e2      	lsls	r2, r4, #3
 8008410:	4614      	mov	r4, r2
 8008412:	461d      	mov	r5, r3
 8008414:	4643      	mov	r3, r8
 8008416:	18e3      	adds	r3, r4, r3
 8008418:	603b      	str	r3, [r7, #0]
 800841a:	464b      	mov	r3, r9
 800841c:	eb45 0303 	adc.w	r3, r5, r3
 8008420:	607b      	str	r3, [r7, #4]
 8008422:	f04f 0200 	mov.w	r2, #0
 8008426:	f04f 0300 	mov.w	r3, #0
 800842a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800842e:	4629      	mov	r1, r5
 8008430:	028b      	lsls	r3, r1, #10
 8008432:	4621      	mov	r1, r4
 8008434:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008438:	4621      	mov	r1, r4
 800843a:	028a      	lsls	r2, r1, #10
 800843c:	4610      	mov	r0, r2
 800843e:	4619      	mov	r1, r3
 8008440:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008442:	2200      	movs	r2, #0
 8008444:	61bb      	str	r3, [r7, #24]
 8008446:	61fa      	str	r2, [r7, #28]
 8008448:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800844c:	f7f7 fec4 	bl	80001d8 <__aeabi_uldivmod>
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	4613      	mov	r3, r2
 8008456:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008458:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <HAL_RCC_GetSysClockFreq+0x200>)
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	0c1b      	lsrs	r3, r3, #16
 800845e:	f003 0303 	and.w	r3, r3, #3
 8008462:	3301      	adds	r3, #1
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008468:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800846a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800846c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008470:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008472:	e002      	b.n	800847a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008474:	4b05      	ldr	r3, [pc, #20]	; (800848c <HAL_RCC_GetSysClockFreq+0x204>)
 8008476:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008478:	bf00      	nop
    }
  }
  return sysclockfreq;
 800847a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800847c:	4618      	mov	r0, r3
 800847e:	3750      	adds	r7, #80	; 0x50
 8008480:	46bd      	mov	sp, r7
 8008482:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008486:	bf00      	nop
 8008488:	40023800 	.word	0x40023800
 800848c:	00f42400 	.word	0x00f42400
 8008490:	007a1200 	.word	0x007a1200

08008494 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008494:	b480      	push	{r7}
 8008496:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008498:	4b03      	ldr	r3, [pc, #12]	; (80084a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800849a:	681b      	ldr	r3, [r3, #0]
}
 800849c:	4618      	mov	r0, r3
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr
 80084a6:	bf00      	nop
 80084a8:	2000007c 	.word	0x2000007c

080084ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80084b0:	f7ff fff0 	bl	8008494 <HAL_RCC_GetHCLKFreq>
 80084b4:	4602      	mov	r2, r0
 80084b6:	4b05      	ldr	r3, [pc, #20]	; (80084cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	0a9b      	lsrs	r3, r3, #10
 80084bc:	f003 0307 	and.w	r3, r3, #7
 80084c0:	4903      	ldr	r1, [pc, #12]	; (80084d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80084c2:	5ccb      	ldrb	r3, [r1, r3]
 80084c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	40023800 	.word	0x40023800
 80084d0:	08012e68 	.word	0x08012e68

080084d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80084d8:	f7ff ffdc 	bl	8008494 <HAL_RCC_GetHCLKFreq>
 80084dc:	4602      	mov	r2, r0
 80084de:	4b05      	ldr	r3, [pc, #20]	; (80084f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	0b5b      	lsrs	r3, r3, #13
 80084e4:	f003 0307 	and.w	r3, r3, #7
 80084e8:	4903      	ldr	r1, [pc, #12]	; (80084f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80084ea:	5ccb      	ldrb	r3, [r1, r3]
 80084ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	bd80      	pop	{r7, pc}
 80084f4:	40023800 	.word	0x40023800
 80084f8:	08012e68 	.word	0x08012e68

080084fc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008504:	2300      	movs	r3, #0
 8008506:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	2b00      	cmp	r3, #0
 8008516:	d105      	bne.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008520:	2b00      	cmp	r3, #0
 8008522:	d038      	beq.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008524:	4b68      	ldr	r3, [pc, #416]	; (80086c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8008526:	2200      	movs	r2, #0
 8008528:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800852a:	f7fa fbbd 	bl	8002ca8 <HAL_GetTick>
 800852e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008530:	e008      	b.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008532:	f7fa fbb9 	bl	8002ca8 <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	2b02      	cmp	r3, #2
 800853e:	d901      	bls.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	e0bd      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008544:	4b61      	ldr	r3, [pc, #388]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1f0      	bne.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	685a      	ldr	r2, [r3, #4]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	019b      	lsls	r3, r3, #6
 800855a:	431a      	orrs	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	071b      	lsls	r3, r3, #28
 8008562:	495a      	ldr	r1, [pc, #360]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008564:	4313      	orrs	r3, r2
 8008566:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800856a:	4b57      	ldr	r3, [pc, #348]	; (80086c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800856c:	2201      	movs	r2, #1
 800856e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008570:	f7fa fb9a 	bl	8002ca8 <HAL_GetTick>
 8008574:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008576:	e008      	b.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008578:	f7fa fb96 	bl	8002ca8 <HAL_GetTick>
 800857c:	4602      	mov	r2, r0
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	2b02      	cmp	r3, #2
 8008584:	d901      	bls.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008586:	2303      	movs	r3, #3
 8008588:	e09a      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800858a:	4b50      	ldr	r3, [pc, #320]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008592:	2b00      	cmp	r3, #0
 8008594:	d0f0      	beq.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0302 	and.w	r3, r3, #2
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f000 8083 	beq.w	80086aa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80085a4:	2300      	movs	r3, #0
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	4b48      	ldr	r3, [pc, #288]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ac:	4a47      	ldr	r2, [pc, #284]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085b2:	6413      	str	r3, [r2, #64]	; 0x40
 80085b4:	4b45      	ldr	r3, [pc, #276]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085bc:	60fb      	str	r3, [r7, #12]
 80085be:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80085c0:	4b43      	ldr	r3, [pc, #268]	; (80086d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a42      	ldr	r2, [pc, #264]	; (80086d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80085c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085ca:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80085cc:	f7fa fb6c 	bl	8002ca8 <HAL_GetTick>
 80085d0:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80085d2:	e008      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80085d4:	f7fa fb68 	bl	8002ca8 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e06c      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80085e6:	4b3a      	ldr	r3, [pc, #232]	; (80086d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085f2:	4b36      	ldr	r3, [pc, #216]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80085f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085fa:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d02f      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800860a:	693a      	ldr	r2, [r7, #16]
 800860c:	429a      	cmp	r2, r3
 800860e:	d028      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008610:	4b2e      	ldr	r3, [pc, #184]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008614:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008618:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800861a:	4b2e      	ldr	r3, [pc, #184]	; (80086d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800861c:	2201      	movs	r2, #1
 800861e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008620:	4b2c      	ldr	r3, [pc, #176]	; (80086d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008622:	2200      	movs	r2, #0
 8008624:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008626:	4a29      	ldr	r2, [pc, #164]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800862c:	4b27      	ldr	r3, [pc, #156]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800862e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008630:	f003 0301 	and.w	r3, r3, #1
 8008634:	2b01      	cmp	r3, #1
 8008636:	d114      	bne.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008638:	f7fa fb36 	bl	8002ca8 <HAL_GetTick>
 800863c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800863e:	e00a      	b.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008640:	f7fa fb32 	bl	8002ca8 <HAL_GetTick>
 8008644:	4602      	mov	r2, r0
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	f241 3288 	movw	r2, #5000	; 0x1388
 800864e:	4293      	cmp	r3, r2
 8008650:	d901      	bls.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8008652:	2303      	movs	r3, #3
 8008654:	e034      	b.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008656:	4b1d      	ldr	r3, [pc, #116]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d0ee      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800866a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800866e:	d10d      	bne.n	800868c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8008670:	4b16      	ldr	r3, [pc, #88]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008684:	4911      	ldr	r1, [pc, #68]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008686:	4313      	orrs	r3, r2
 8008688:	608b      	str	r3, [r1, #8]
 800868a:	e005      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800868c:	4b0f      	ldr	r3, [pc, #60]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	4a0e      	ldr	r2, [pc, #56]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008692:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008696:	6093      	str	r3, [r2, #8]
 8008698:	4b0c      	ldr	r3, [pc, #48]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800869a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086a4:	4909      	ldr	r1, [pc, #36]	; (80086cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a6:	4313      	orrs	r3, r2
 80086a8:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 0308 	and.w	r3, r3, #8
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	7d1a      	ldrb	r2, [r3, #20]
 80086ba:	4b07      	ldr	r3, [pc, #28]	; (80086d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80086bc:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80086be:	2300      	movs	r3, #0
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}
 80086c8:	42470068 	.word	0x42470068
 80086cc:	40023800 	.word	0x40023800
 80086d0:	40007000 	.word	0x40007000
 80086d4:	42470e40 	.word	0x42470e40
 80086d8:	424711e0 	.word	0x424711e0

080086dc <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80086dc:	b480      	push	{r7}
 80086de:	b085      	sub	sp, #20
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2203      	movs	r2, #3
 80086e8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 80086ea:	4b1c      	ldr	r3, [pc, #112]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80086ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086f0:	099b      	lsrs	r3, r3, #6
 80086f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80086fa:	4b18      	ldr	r3, [pc, #96]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 80086fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008700:	0f1b      	lsrs	r3, r3, #28
 8008702:	f003 0207 	and.w	r2, r3, #7
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	60da      	str	r2, [r3, #12]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
 800870a:	4b14      	ldr	r3, [pc, #80]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800870c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008710:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	605a      	str	r2, [r3, #4]
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8008718:	4b10      	ldr	r3, [pc, #64]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8008720:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8008722:	4b0e      	ldr	r3, [pc, #56]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008726:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	431a      	orrs	r2, r3
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	611a      	str	r2, [r3, #16]

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8008732:	4b0a      	ldr	r3, [pc, #40]	; (800875c <HAL_RCCEx_GetPeriphCLKConfig+0x80>)
 8008734:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d103      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKConfig+0x6c>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	751a      	strb	r2, [r3, #20]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8008746:	e002      	b.n	800874e <HAL_RCCEx_GetPeriphCLKConfig+0x72>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	751a      	strb	r2, [r3, #20]
}
 800874e:	bf00      	nop
 8008750:	3714      	adds	r7, #20
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr
 800875a:	bf00      	nop
 800875c:	40023800 	.word	0x40023800

08008760 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008768:	2300      	movs	r3, #0
 800876a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800876c:	2300      	movs	r3, #0
 800876e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8008770:	2300      	movs	r3, #0
 8008772:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008774:	2300      	movs	r3, #0
 8008776:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2b01      	cmp	r3, #1
 800877c:	d140      	bne.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800877e:	4b24      	ldr	r3, [pc, #144]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008786:	60fb      	str	r3, [r7, #12]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d005      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2b01      	cmp	r3, #1
 8008792:	d131      	bne.n	80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008794:	4b1f      	ldr	r3, [pc, #124]	; (8008814 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008796:	617b      	str	r3, [r7, #20]
          break;
 8008798:	e031      	b.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800879a:	4b1d      	ldr	r3, [pc, #116]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087a6:	d109      	bne.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80087a8:	4b19      	ldr	r3, [pc, #100]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087b2:	4a19      	ldr	r2, [pc, #100]	; (8008818 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80087b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087b8:	613b      	str	r3, [r7, #16]
 80087ba:	e008      	b.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80087bc:	4b14      	ldr	r3, [pc, #80]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087c6:	4a15      	ldr	r2, [pc, #84]	; (800881c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80087c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087cc:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80087ce:	4b10      	ldr	r3, [pc, #64]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087d4:	099b      	lsrs	r3, r3, #6
 80087d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	fb02 f303 	mul.w	r3, r2, r3
 80087e0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80087e2:	4b0b      	ldr	r3, [pc, #44]	; (8008810 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80087e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087e8:	0f1b      	lsrs	r3, r3, #28
 80087ea:	f003 0307 	and.w	r3, r3, #7
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80087f4:	617b      	str	r3, [r7, #20]
          break;
 80087f6:	e002      	b.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	617b      	str	r3, [r7, #20]
          break;
 80087fc:	bf00      	nop
        }
      }
      break;
 80087fe:	bf00      	nop
    }
  }
  return frequency;
 8008800:	697b      	ldr	r3, [r7, #20]
}
 8008802:	4618      	mov	r0, r3
 8008804:	371c      	adds	r7, #28
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop
 8008810:	40023800 	.word	0x40023800
 8008814:	00bb8000 	.word	0x00bb8000
 8008818:	007a1200 	.word	0x007a1200
 800881c:	00f42400 	.word	0x00f42400

08008820 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e03f      	b.n	80088b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d106      	bne.n	800884c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7f9 ff10 	bl	800266c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2224      	movs	r2, #36	; 0x24
 8008850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68da      	ldr	r2, [r3, #12]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008862:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fc7b 	bl	8009160 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	691a      	ldr	r2, [r3, #16]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008878:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	695a      	ldr	r2, [r3, #20]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008888:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	68da      	ldr	r2, [r3, #12]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008898:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2220      	movs	r2, #32
 80088a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2220      	movs	r2, #32
 80088ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3708      	adds	r7, #8
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b0ba      	sub	sp, #232	; 0xe8
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68db      	ldr	r3, [r3, #12]
 80088d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80088e2:	2300      	movs	r3, #0
 80088e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80088e8:	2300      	movs	r3, #0
 80088ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088f2:	f003 030f 	and.w	r3, r3, #15
 80088f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80088fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10f      	bne.n	8008922 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008906:	f003 0320 	and.w	r3, r3, #32
 800890a:	2b00      	cmp	r3, #0
 800890c:	d009      	beq.n	8008922 <HAL_UART_IRQHandler+0x66>
 800890e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008912:	f003 0320 	and.w	r3, r3, #32
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fb65 	bl	8008fea <UART_Receive_IT>
      return;
 8008920:	e256      	b.n	8008dd0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008922:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008926:	2b00      	cmp	r3, #0
 8008928:	f000 80de 	beq.w	8008ae8 <HAL_UART_IRQHandler+0x22c>
 800892c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008930:	f003 0301 	and.w	r3, r3, #1
 8008934:	2b00      	cmp	r3, #0
 8008936:	d106      	bne.n	8008946 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800893c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 80d1 	beq.w	8008ae8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00b      	beq.n	800896a <HAL_UART_IRQHandler+0xae>
 8008952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800895a:	2b00      	cmp	r3, #0
 800895c:	d005      	beq.n	800896a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008962:	f043 0201 	orr.w	r2, r3, #1
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800896a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896e:	f003 0304 	and.w	r3, r3, #4
 8008972:	2b00      	cmp	r3, #0
 8008974:	d00b      	beq.n	800898e <HAL_UART_IRQHandler+0xd2>
 8008976:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800897a:	f003 0301 	and.w	r3, r3, #1
 800897e:	2b00      	cmp	r3, #0
 8008980:	d005      	beq.n	800898e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008986:	f043 0202 	orr.w	r2, r3, #2
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800898e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00b      	beq.n	80089b2 <HAL_UART_IRQHandler+0xf6>
 800899a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d005      	beq.n	80089b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089aa:	f043 0204 	orr.w	r2, r3, #4
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089b6:	f003 0308 	and.w	r3, r3, #8
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d011      	beq.n	80089e2 <HAL_UART_IRQHandler+0x126>
 80089be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089c2:	f003 0320 	and.w	r3, r3, #32
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d105      	bne.n	80089d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80089ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d005      	beq.n	80089e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	f043 0208 	orr.w	r2, r3, #8
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f000 81ed 	beq.w	8008dc6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089f0:	f003 0320 	and.w	r3, r3, #32
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d008      	beq.n	8008a0a <HAL_UART_IRQHandler+0x14e>
 80089f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089fc:	f003 0320 	and.w	r3, r3, #32
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d002      	beq.n	8008a0a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 faf0 	bl	8008fea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	695b      	ldr	r3, [r3, #20]
 8008a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a14:	2b40      	cmp	r3, #64	; 0x40
 8008a16:	bf0c      	ite	eq
 8008a18:	2301      	moveq	r3, #1
 8008a1a:	2300      	movne	r3, #0
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a26:	f003 0308 	and.w	r3, r3, #8
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d103      	bne.n	8008a36 <HAL_UART_IRQHandler+0x17a>
 8008a2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d04f      	beq.n	8008ad6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f9f8 	bl	8008e2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a46:	2b40      	cmp	r3, #64	; 0x40
 8008a48:	d141      	bne.n	8008ace <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	3314      	adds	r3, #20
 8008a50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008a64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3314      	adds	r3, #20
 8008a72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008a76:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008a82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1d9      	bne.n	8008a4a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d013      	beq.n	8008ac6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa2:	4a7d      	ldr	r2, [pc, #500]	; (8008c98 <HAL_UART_IRQHandler+0x3dc>)
 8008aa4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7fa fc12 	bl	80032d4 <HAL_DMA_Abort_IT>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d016      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac4:	e00e      	b.n	8008ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f99a 	bl	8008e00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008acc:	e00a      	b.n	8008ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f996 	bl	8008e00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad4:	e006      	b.n	8008ae4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f992 	bl	8008e00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008ae2:	e170      	b.n	8008dc6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae4:	bf00      	nop
    return;
 8008ae6:	e16e      	b.n	8008dc6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	f040 814a 	bne.w	8008d86 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af6:	f003 0310 	and.w	r3, r3, #16
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 8143 	beq.w	8008d86 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b04:	f003 0310 	and.w	r3, r3, #16
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 813c 	beq.w	8008d86 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b0e:	2300      	movs	r3, #0
 8008b10:	60bb      	str	r3, [r7, #8]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	60bb      	str	r3, [r7, #8]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	60bb      	str	r3, [r7, #8]
 8008b22:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b2e:	2b40      	cmp	r3, #64	; 0x40
 8008b30:	f040 80b4 	bne.w	8008c9c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b40:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f000 8140 	beq.w	8008dca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b52:	429a      	cmp	r2, r3
 8008b54:	f080 8139 	bcs.w	8008dca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b5e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b64:	69db      	ldr	r3, [r3, #28]
 8008b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b6a:	f000 8088 	beq.w	8008c7e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	330c      	adds	r3, #12
 8008b74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b78:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	330c      	adds	r3, #12
 8008b96:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008b9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008b9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008ba6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008baa:	e841 2300 	strex	r3, r2, [r1]
 8008bae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008bb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d1d9      	bne.n	8008b6e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	3314      	adds	r3, #20
 8008bc0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008bc4:	e853 3f00 	ldrex	r3, [r3]
 8008bc8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008bca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008bcc:	f023 0301 	bic.w	r3, r3, #1
 8008bd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	3314      	adds	r3, #20
 8008bda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008bde:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008be2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008be6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008bea:	e841 2300 	strex	r3, r2, [r1]
 8008bee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008bf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d1e1      	bne.n	8008bba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3314      	adds	r3, #20
 8008bfc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c00:	e853 3f00 	ldrex	r3, [r3]
 8008c04:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008c06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	3314      	adds	r3, #20
 8008c16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008c1a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008c1c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008c20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008c28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1e3      	bne.n	8008bf6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2220      	movs	r2, #32
 8008c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	330c      	adds	r3, #12
 8008c42:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c46:	e853 3f00 	ldrex	r3, [r3]
 8008c4a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c4e:	f023 0310 	bic.w	r3, r3, #16
 8008c52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	330c      	adds	r3, #12
 8008c5c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008c60:	65ba      	str	r2, [r7, #88]	; 0x58
 8008c62:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c66:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008c68:	e841 2300 	strex	r3, r2, [r1]
 8008c6c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008c6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d1e3      	bne.n	8008c3c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7fa fabb 	bl	80031f4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8c0 	bl	8008e14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c94:	e099      	b.n	8008dca <HAL_UART_IRQHandler+0x50e>
 8008c96:	bf00      	nop
 8008c98:	08008ef3 	.word	0x08008ef3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f000 808b 	beq.w	8008dce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 8086 	beq.w	8008dce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	330c      	adds	r3, #12
 8008cc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ccc:	e853 3f00 	ldrex	r3, [r3]
 8008cd0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	330c      	adds	r3, #12
 8008ce2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008ce6:	647a      	str	r2, [r7, #68]	; 0x44
 8008ce8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008cec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008cee:	e841 2300 	strex	r3, r2, [r1]
 8008cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1e3      	bne.n	8008cc2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3314      	adds	r3, #20
 8008d00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d04:	e853 3f00 	ldrex	r3, [r3]
 8008d08:	623b      	str	r3, [r7, #32]
   return(result);
 8008d0a:	6a3b      	ldr	r3, [r7, #32]
 8008d0c:	f023 0301 	bic.w	r3, r3, #1
 8008d10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3314      	adds	r3, #20
 8008d1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008d1e:	633a      	str	r2, [r7, #48]	; 0x30
 8008d20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e3      	bne.n	8008cfa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2220      	movs	r2, #32
 8008d36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	330c      	adds	r3, #12
 8008d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	e853 3f00 	ldrex	r3, [r3]
 8008d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f023 0310 	bic.w	r3, r3, #16
 8008d56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	330c      	adds	r3, #12
 8008d60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008d64:	61fa      	str	r2, [r7, #28]
 8008d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d68:	69b9      	ldr	r1, [r7, #24]
 8008d6a:	69fa      	ldr	r2, [r7, #28]
 8008d6c:	e841 2300 	strex	r3, r2, [r1]
 8008d70:	617b      	str	r3, [r7, #20]
   return(result);
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d1e3      	bne.n	8008d40 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 f848 	bl	8008e14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d84:	e023      	b.n	8008dce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d009      	beq.n	8008da6 <HAL_UART_IRQHandler+0x4ea>
 8008d92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d003      	beq.n	8008da6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f000 f8bb 	bl	8008f1a <UART_Transmit_IT>
    return;
 8008da4:	e014      	b.n	8008dd0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00e      	beq.n	8008dd0 <HAL_UART_IRQHandler+0x514>
 8008db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d008      	beq.n	8008dd0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f8fb 	bl	8008fba <UART_EndTransmit_IT>
    return;
 8008dc4:	e004      	b.n	8008dd0 <HAL_UART_IRQHandler+0x514>
    return;
 8008dc6:	bf00      	nop
 8008dc8:	e002      	b.n	8008dd0 <HAL_UART_IRQHandler+0x514>
      return;
 8008dca:	bf00      	nop
 8008dcc:	e000      	b.n	8008dd0 <HAL_UART_IRQHandler+0x514>
      return;
 8008dce:	bf00      	nop
  }
}
 8008dd0:	37e8      	adds	r7, #232	; 0xe8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop

08008dd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b095      	sub	sp, #84	; 0x54
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	330c      	adds	r3, #12
 8008e3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e3e:	e853 3f00 	ldrex	r3, [r3]
 8008e42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	330c      	adds	r3, #12
 8008e52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e54:	643a      	str	r2, [r7, #64]	; 0x40
 8008e56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e5c:	e841 2300 	strex	r3, r2, [r1]
 8008e60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1e5      	bne.n	8008e34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	3314      	adds	r3, #20
 8008e6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e70:	6a3b      	ldr	r3, [r7, #32]
 8008e72:	e853 3f00 	ldrex	r3, [r3]
 8008e76:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	f023 0301 	bic.w	r3, r3, #1
 8008e7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3314      	adds	r3, #20
 8008e86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e90:	e841 2300 	strex	r3, r2, [r1]
 8008e94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1e5      	bne.n	8008e68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d119      	bne.n	8008ed8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	330c      	adds	r3, #12
 8008eaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	e853 3f00 	ldrex	r3, [r3]
 8008eb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	f023 0310 	bic.w	r3, r3, #16
 8008eba:	647b      	str	r3, [r7, #68]	; 0x44
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	330c      	adds	r3, #12
 8008ec2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ec4:	61ba      	str	r2, [r7, #24]
 8008ec6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec8:	6979      	ldr	r1, [r7, #20]
 8008eca:	69ba      	ldr	r2, [r7, #24]
 8008ecc:	e841 2300 	strex	r3, r2, [r1]
 8008ed0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1e5      	bne.n	8008ea4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2220      	movs	r2, #32
 8008edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008ee6:	bf00      	nop
 8008ee8:	3754      	adds	r7, #84	; 0x54
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008efe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f7ff ff77 	bl	8008e00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f12:	bf00      	nop
 8008f14:	3710      	adds	r7, #16
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b085      	sub	sp, #20
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b21      	cmp	r3, #33	; 0x21
 8008f2c:	d13e      	bne.n	8008fac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f36:	d114      	bne.n	8008f62 <UART_Transmit_IT+0x48>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	691b      	ldr	r3, [r3, #16]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d110      	bne.n	8008f62 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6a1b      	ldr	r3, [r3, #32]
 8008f44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	1c9a      	adds	r2, r3, #2
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	621a      	str	r2, [r3, #32]
 8008f60:	e008      	b.n	8008f74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	1c59      	adds	r1, r3, #1
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	6211      	str	r1, [r2, #32]
 8008f6c:	781a      	ldrb	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f78:	b29b      	uxth	r3, r3
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	b29b      	uxth	r3, r3
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	4619      	mov	r1, r3
 8008f82:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10f      	bne.n	8008fa8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68da      	ldr	r2, [r3, #12]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fa6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	e000      	b.n	8008fae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008fac:	2302      	movs	r3, #2
  }
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3714      	adds	r7, #20
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b082      	sub	sp, #8
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	68da      	ldr	r2, [r3, #12]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fd0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2220      	movs	r2, #32
 8008fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7ff fefc 	bl	8008dd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3708      	adds	r7, #8
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b08c      	sub	sp, #48	; 0x30
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b22      	cmp	r3, #34	; 0x22
 8008ffc:	f040 80ab 	bne.w	8009156 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009008:	d117      	bne.n	800903a <UART_Receive_IT+0x50>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d113      	bne.n	800903a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009012:	2300      	movs	r3, #0
 8009014:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800901a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	b29b      	uxth	r3, r3
 8009024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009028:	b29a      	uxth	r2, r3
 800902a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009032:	1c9a      	adds	r2, r3, #2
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	629a      	str	r2, [r3, #40]	; 0x28
 8009038:	e026      	b.n	8009088 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800903e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009040:	2300      	movs	r3, #0
 8009042:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800904c:	d007      	beq.n	800905e <UART_Receive_IT+0x74>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10a      	bne.n	800906c <UART_Receive_IT+0x82>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d106      	bne.n	800906c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	b2da      	uxtb	r2, r3
 8009066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009068:	701a      	strb	r2, [r3, #0]
 800906a:	e008      	b.n	800907e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	b2db      	uxtb	r3, r3
 8009074:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009078:	b2da      	uxtb	r2, r3
 800907a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800907c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	b29b      	uxth	r3, r3
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	4619      	mov	r1, r3
 8009096:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009098:	2b00      	cmp	r3, #0
 800909a:	d15a      	bne.n	8009152 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	68da      	ldr	r2, [r3, #12]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f022 0220 	bic.w	r2, r2, #32
 80090aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68da      	ldr	r2, [r3, #12]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80090ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	695a      	ldr	r2, [r3, #20]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f022 0201 	bic.w	r2, r2, #1
 80090ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2220      	movs	r2, #32
 80090d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d135      	bne.n	8009148 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	330c      	adds	r3, #12
 80090e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	e853 3f00 	ldrex	r3, [r3]
 80090f0:	613b      	str	r3, [r7, #16]
   return(result);
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	f023 0310 	bic.w	r3, r3, #16
 80090f8:	627b      	str	r3, [r7, #36]	; 0x24
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	330c      	adds	r3, #12
 8009100:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009102:	623a      	str	r2, [r7, #32]
 8009104:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009106:	69f9      	ldr	r1, [r7, #28]
 8009108:	6a3a      	ldr	r2, [r7, #32]
 800910a:	e841 2300 	strex	r3, r2, [r1]
 800910e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1e5      	bne.n	80090e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f003 0310 	and.w	r3, r3, #16
 8009120:	2b10      	cmp	r3, #16
 8009122:	d10a      	bne.n	800913a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009124:	2300      	movs	r3, #0
 8009126:	60fb      	str	r3, [r7, #12]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800913e:	4619      	mov	r1, r3
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f7ff fe67 	bl	8008e14 <HAL_UARTEx_RxEventCallback>
 8009146:	e002      	b.n	800914e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f7ff fe4f 	bl	8008dec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800914e:	2300      	movs	r3, #0
 8009150:	e002      	b.n	8009158 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009152:	2300      	movs	r3, #0
 8009154:	e000      	b.n	8009158 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009156:	2302      	movs	r3, #2
  }
}
 8009158:	4618      	mov	r0, r3
 800915a:	3730      	adds	r7, #48	; 0x30
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009164:	b0c0      	sub	sp, #256	; 0x100
 8009166:	af00      	add	r7, sp, #0
 8009168:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800916c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800917c:	68d9      	ldr	r1, [r3, #12]
 800917e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	ea40 0301 	orr.w	r3, r0, r1
 8009188:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800918a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800918e:	689a      	ldr	r2, [r3, #8]
 8009190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009194:	691b      	ldr	r3, [r3, #16]
 8009196:	431a      	orrs	r2, r3
 8009198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	431a      	orrs	r2, r3
 80091a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a4:	69db      	ldr	r3, [r3, #28]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80091ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80091b8:	f021 010c 	bic.w	r1, r1, #12
 80091bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80091c6:	430b      	orrs	r3, r1
 80091c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	695b      	ldr	r3, [r3, #20]
 80091d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80091d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091da:	6999      	ldr	r1, [r3, #24]
 80091dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	ea40 0301 	orr.w	r3, r0, r1
 80091e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80091e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ec:	681a      	ldr	r2, [r3, #0]
 80091ee:	4b8f      	ldr	r3, [pc, #572]	; (800942c <UART_SetConfig+0x2cc>)
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d005      	beq.n	8009200 <UART_SetConfig+0xa0>
 80091f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	4b8d      	ldr	r3, [pc, #564]	; (8009430 <UART_SetConfig+0x2d0>)
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d104      	bne.n	800920a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009200:	f7ff f968 	bl	80084d4 <HAL_RCC_GetPCLK2Freq>
 8009204:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009208:	e003      	b.n	8009212 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800920a:	f7ff f94f 	bl	80084ac <HAL_RCC_GetPCLK1Freq>
 800920e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009216:	69db      	ldr	r3, [r3, #28]
 8009218:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800921c:	f040 810c 	bne.w	8009438 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009220:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009224:	2200      	movs	r2, #0
 8009226:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800922a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800922e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009232:	4622      	mov	r2, r4
 8009234:	462b      	mov	r3, r5
 8009236:	1891      	adds	r1, r2, r2
 8009238:	65b9      	str	r1, [r7, #88]	; 0x58
 800923a:	415b      	adcs	r3, r3
 800923c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800923e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009242:	4621      	mov	r1, r4
 8009244:	eb12 0801 	adds.w	r8, r2, r1
 8009248:	4629      	mov	r1, r5
 800924a:	eb43 0901 	adc.w	r9, r3, r1
 800924e:	f04f 0200 	mov.w	r2, #0
 8009252:	f04f 0300 	mov.w	r3, #0
 8009256:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800925a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800925e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009262:	4690      	mov	r8, r2
 8009264:	4699      	mov	r9, r3
 8009266:	4623      	mov	r3, r4
 8009268:	eb18 0303 	adds.w	r3, r8, r3
 800926c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009270:	462b      	mov	r3, r5
 8009272:	eb49 0303 	adc.w	r3, r9, r3
 8009276:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800927a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800927e:	685b      	ldr	r3, [r3, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009286:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800928a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800928e:	460b      	mov	r3, r1
 8009290:	18db      	adds	r3, r3, r3
 8009292:	653b      	str	r3, [r7, #80]	; 0x50
 8009294:	4613      	mov	r3, r2
 8009296:	eb42 0303 	adc.w	r3, r2, r3
 800929a:	657b      	str	r3, [r7, #84]	; 0x54
 800929c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80092a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80092a4:	f7f6 ff98 	bl	80001d8 <__aeabi_uldivmod>
 80092a8:	4602      	mov	r2, r0
 80092aa:	460b      	mov	r3, r1
 80092ac:	4b61      	ldr	r3, [pc, #388]	; (8009434 <UART_SetConfig+0x2d4>)
 80092ae:	fba3 2302 	umull	r2, r3, r3, r2
 80092b2:	095b      	lsrs	r3, r3, #5
 80092b4:	011c      	lsls	r4, r3, #4
 80092b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092ba:	2200      	movs	r2, #0
 80092bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80092c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80092c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80092c8:	4642      	mov	r2, r8
 80092ca:	464b      	mov	r3, r9
 80092cc:	1891      	adds	r1, r2, r2
 80092ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80092d0:	415b      	adcs	r3, r3
 80092d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80092d8:	4641      	mov	r1, r8
 80092da:	eb12 0a01 	adds.w	sl, r2, r1
 80092de:	4649      	mov	r1, r9
 80092e0:	eb43 0b01 	adc.w	fp, r3, r1
 80092e4:	f04f 0200 	mov.w	r2, #0
 80092e8:	f04f 0300 	mov.w	r3, #0
 80092ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092f8:	4692      	mov	sl, r2
 80092fa:	469b      	mov	fp, r3
 80092fc:	4643      	mov	r3, r8
 80092fe:	eb1a 0303 	adds.w	r3, sl, r3
 8009302:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009306:	464b      	mov	r3, r9
 8009308:	eb4b 0303 	adc.w	r3, fp, r3
 800930c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800931c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009320:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009324:	460b      	mov	r3, r1
 8009326:	18db      	adds	r3, r3, r3
 8009328:	643b      	str	r3, [r7, #64]	; 0x40
 800932a:	4613      	mov	r3, r2
 800932c:	eb42 0303 	adc.w	r3, r2, r3
 8009330:	647b      	str	r3, [r7, #68]	; 0x44
 8009332:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009336:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800933a:	f7f6 ff4d 	bl	80001d8 <__aeabi_uldivmod>
 800933e:	4602      	mov	r2, r0
 8009340:	460b      	mov	r3, r1
 8009342:	4611      	mov	r1, r2
 8009344:	4b3b      	ldr	r3, [pc, #236]	; (8009434 <UART_SetConfig+0x2d4>)
 8009346:	fba3 2301 	umull	r2, r3, r3, r1
 800934a:	095b      	lsrs	r3, r3, #5
 800934c:	2264      	movs	r2, #100	; 0x64
 800934e:	fb02 f303 	mul.w	r3, r2, r3
 8009352:	1acb      	subs	r3, r1, r3
 8009354:	00db      	lsls	r3, r3, #3
 8009356:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800935a:	4b36      	ldr	r3, [pc, #216]	; (8009434 <UART_SetConfig+0x2d4>)
 800935c:	fba3 2302 	umull	r2, r3, r3, r2
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	005b      	lsls	r3, r3, #1
 8009364:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009368:	441c      	add	r4, r3
 800936a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800936e:	2200      	movs	r2, #0
 8009370:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009374:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009378:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800937c:	4642      	mov	r2, r8
 800937e:	464b      	mov	r3, r9
 8009380:	1891      	adds	r1, r2, r2
 8009382:	63b9      	str	r1, [r7, #56]	; 0x38
 8009384:	415b      	adcs	r3, r3
 8009386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009388:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800938c:	4641      	mov	r1, r8
 800938e:	1851      	adds	r1, r2, r1
 8009390:	6339      	str	r1, [r7, #48]	; 0x30
 8009392:	4649      	mov	r1, r9
 8009394:	414b      	adcs	r3, r1
 8009396:	637b      	str	r3, [r7, #52]	; 0x34
 8009398:	f04f 0200 	mov.w	r2, #0
 800939c:	f04f 0300 	mov.w	r3, #0
 80093a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80093a4:	4659      	mov	r1, fp
 80093a6:	00cb      	lsls	r3, r1, #3
 80093a8:	4651      	mov	r1, sl
 80093aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093ae:	4651      	mov	r1, sl
 80093b0:	00ca      	lsls	r2, r1, #3
 80093b2:	4610      	mov	r0, r2
 80093b4:	4619      	mov	r1, r3
 80093b6:	4603      	mov	r3, r0
 80093b8:	4642      	mov	r2, r8
 80093ba:	189b      	adds	r3, r3, r2
 80093bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093c0:	464b      	mov	r3, r9
 80093c2:	460a      	mov	r2, r1
 80093c4:	eb42 0303 	adc.w	r3, r2, r3
 80093c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80093cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	2200      	movs	r2, #0
 80093d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80093d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80093dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80093e0:	460b      	mov	r3, r1
 80093e2:	18db      	adds	r3, r3, r3
 80093e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80093e6:	4613      	mov	r3, r2
 80093e8:	eb42 0303 	adc.w	r3, r2, r3
 80093ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80093f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80093f6:	f7f6 feef 	bl	80001d8 <__aeabi_uldivmod>
 80093fa:	4602      	mov	r2, r0
 80093fc:	460b      	mov	r3, r1
 80093fe:	4b0d      	ldr	r3, [pc, #52]	; (8009434 <UART_SetConfig+0x2d4>)
 8009400:	fba3 1302 	umull	r1, r3, r3, r2
 8009404:	095b      	lsrs	r3, r3, #5
 8009406:	2164      	movs	r1, #100	; 0x64
 8009408:	fb01 f303 	mul.w	r3, r1, r3
 800940c:	1ad3      	subs	r3, r2, r3
 800940e:	00db      	lsls	r3, r3, #3
 8009410:	3332      	adds	r3, #50	; 0x32
 8009412:	4a08      	ldr	r2, [pc, #32]	; (8009434 <UART_SetConfig+0x2d4>)
 8009414:	fba2 2303 	umull	r2, r3, r2, r3
 8009418:	095b      	lsrs	r3, r3, #5
 800941a:	f003 0207 	and.w	r2, r3, #7
 800941e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4422      	add	r2, r4
 8009426:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009428:	e106      	b.n	8009638 <UART_SetConfig+0x4d8>
 800942a:	bf00      	nop
 800942c:	40011000 	.word	0x40011000
 8009430:	40011400 	.word	0x40011400
 8009434:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009438:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800943c:	2200      	movs	r2, #0
 800943e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009442:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009446:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800944a:	4642      	mov	r2, r8
 800944c:	464b      	mov	r3, r9
 800944e:	1891      	adds	r1, r2, r2
 8009450:	6239      	str	r1, [r7, #32]
 8009452:	415b      	adcs	r3, r3
 8009454:	627b      	str	r3, [r7, #36]	; 0x24
 8009456:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800945a:	4641      	mov	r1, r8
 800945c:	1854      	adds	r4, r2, r1
 800945e:	4649      	mov	r1, r9
 8009460:	eb43 0501 	adc.w	r5, r3, r1
 8009464:	f04f 0200 	mov.w	r2, #0
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	00eb      	lsls	r3, r5, #3
 800946e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009472:	00e2      	lsls	r2, r4, #3
 8009474:	4614      	mov	r4, r2
 8009476:	461d      	mov	r5, r3
 8009478:	4643      	mov	r3, r8
 800947a:	18e3      	adds	r3, r4, r3
 800947c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009480:	464b      	mov	r3, r9
 8009482:	eb45 0303 	adc.w	r3, r5, r3
 8009486:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800948a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009496:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800949a:	f04f 0200 	mov.w	r2, #0
 800949e:	f04f 0300 	mov.w	r3, #0
 80094a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80094a6:	4629      	mov	r1, r5
 80094a8:	008b      	lsls	r3, r1, #2
 80094aa:	4621      	mov	r1, r4
 80094ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094b0:	4621      	mov	r1, r4
 80094b2:	008a      	lsls	r2, r1, #2
 80094b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80094b8:	f7f6 fe8e 	bl	80001d8 <__aeabi_uldivmod>
 80094bc:	4602      	mov	r2, r0
 80094be:	460b      	mov	r3, r1
 80094c0:	4b60      	ldr	r3, [pc, #384]	; (8009644 <UART_SetConfig+0x4e4>)
 80094c2:	fba3 2302 	umull	r2, r3, r3, r2
 80094c6:	095b      	lsrs	r3, r3, #5
 80094c8:	011c      	lsls	r4, r3, #4
 80094ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094ce:	2200      	movs	r2, #0
 80094d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80094d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80094d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80094dc:	4642      	mov	r2, r8
 80094de:	464b      	mov	r3, r9
 80094e0:	1891      	adds	r1, r2, r2
 80094e2:	61b9      	str	r1, [r7, #24]
 80094e4:	415b      	adcs	r3, r3
 80094e6:	61fb      	str	r3, [r7, #28]
 80094e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094ec:	4641      	mov	r1, r8
 80094ee:	1851      	adds	r1, r2, r1
 80094f0:	6139      	str	r1, [r7, #16]
 80094f2:	4649      	mov	r1, r9
 80094f4:	414b      	adcs	r3, r1
 80094f6:	617b      	str	r3, [r7, #20]
 80094f8:	f04f 0200 	mov.w	r2, #0
 80094fc:	f04f 0300 	mov.w	r3, #0
 8009500:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009504:	4659      	mov	r1, fp
 8009506:	00cb      	lsls	r3, r1, #3
 8009508:	4651      	mov	r1, sl
 800950a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800950e:	4651      	mov	r1, sl
 8009510:	00ca      	lsls	r2, r1, #3
 8009512:	4610      	mov	r0, r2
 8009514:	4619      	mov	r1, r3
 8009516:	4603      	mov	r3, r0
 8009518:	4642      	mov	r2, r8
 800951a:	189b      	adds	r3, r3, r2
 800951c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009520:	464b      	mov	r3, r9
 8009522:	460a      	mov	r2, r1
 8009524:	eb42 0303 	adc.w	r3, r2, r3
 8009528:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800952c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	67bb      	str	r3, [r7, #120]	; 0x78
 8009536:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009538:	f04f 0200 	mov.w	r2, #0
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009544:	4649      	mov	r1, r9
 8009546:	008b      	lsls	r3, r1, #2
 8009548:	4641      	mov	r1, r8
 800954a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800954e:	4641      	mov	r1, r8
 8009550:	008a      	lsls	r2, r1, #2
 8009552:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009556:	f7f6 fe3f 	bl	80001d8 <__aeabi_uldivmod>
 800955a:	4602      	mov	r2, r0
 800955c:	460b      	mov	r3, r1
 800955e:	4611      	mov	r1, r2
 8009560:	4b38      	ldr	r3, [pc, #224]	; (8009644 <UART_SetConfig+0x4e4>)
 8009562:	fba3 2301 	umull	r2, r3, r3, r1
 8009566:	095b      	lsrs	r3, r3, #5
 8009568:	2264      	movs	r2, #100	; 0x64
 800956a:	fb02 f303 	mul.w	r3, r2, r3
 800956e:	1acb      	subs	r3, r1, r3
 8009570:	011b      	lsls	r3, r3, #4
 8009572:	3332      	adds	r3, #50	; 0x32
 8009574:	4a33      	ldr	r2, [pc, #204]	; (8009644 <UART_SetConfig+0x4e4>)
 8009576:	fba2 2303 	umull	r2, r3, r2, r3
 800957a:	095b      	lsrs	r3, r3, #5
 800957c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009580:	441c      	add	r4, r3
 8009582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009586:	2200      	movs	r2, #0
 8009588:	673b      	str	r3, [r7, #112]	; 0x70
 800958a:	677a      	str	r2, [r7, #116]	; 0x74
 800958c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009590:	4642      	mov	r2, r8
 8009592:	464b      	mov	r3, r9
 8009594:	1891      	adds	r1, r2, r2
 8009596:	60b9      	str	r1, [r7, #8]
 8009598:	415b      	adcs	r3, r3
 800959a:	60fb      	str	r3, [r7, #12]
 800959c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095a0:	4641      	mov	r1, r8
 80095a2:	1851      	adds	r1, r2, r1
 80095a4:	6039      	str	r1, [r7, #0]
 80095a6:	4649      	mov	r1, r9
 80095a8:	414b      	adcs	r3, r1
 80095aa:	607b      	str	r3, [r7, #4]
 80095ac:	f04f 0200 	mov.w	r2, #0
 80095b0:	f04f 0300 	mov.w	r3, #0
 80095b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80095b8:	4659      	mov	r1, fp
 80095ba:	00cb      	lsls	r3, r1, #3
 80095bc:	4651      	mov	r1, sl
 80095be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095c2:	4651      	mov	r1, sl
 80095c4:	00ca      	lsls	r2, r1, #3
 80095c6:	4610      	mov	r0, r2
 80095c8:	4619      	mov	r1, r3
 80095ca:	4603      	mov	r3, r0
 80095cc:	4642      	mov	r2, r8
 80095ce:	189b      	adds	r3, r3, r2
 80095d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80095d2:	464b      	mov	r3, r9
 80095d4:	460a      	mov	r2, r1
 80095d6:	eb42 0303 	adc.w	r3, r2, r3
 80095da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	663b      	str	r3, [r7, #96]	; 0x60
 80095e6:	667a      	str	r2, [r7, #100]	; 0x64
 80095e8:	f04f 0200 	mov.w	r2, #0
 80095ec:	f04f 0300 	mov.w	r3, #0
 80095f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80095f4:	4649      	mov	r1, r9
 80095f6:	008b      	lsls	r3, r1, #2
 80095f8:	4641      	mov	r1, r8
 80095fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095fe:	4641      	mov	r1, r8
 8009600:	008a      	lsls	r2, r1, #2
 8009602:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009606:	f7f6 fde7 	bl	80001d8 <__aeabi_uldivmod>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4b0d      	ldr	r3, [pc, #52]	; (8009644 <UART_SetConfig+0x4e4>)
 8009610:	fba3 1302 	umull	r1, r3, r3, r2
 8009614:	095b      	lsrs	r3, r3, #5
 8009616:	2164      	movs	r1, #100	; 0x64
 8009618:	fb01 f303 	mul.w	r3, r1, r3
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	011b      	lsls	r3, r3, #4
 8009620:	3332      	adds	r3, #50	; 0x32
 8009622:	4a08      	ldr	r2, [pc, #32]	; (8009644 <UART_SetConfig+0x4e4>)
 8009624:	fba2 2303 	umull	r2, r3, r2, r3
 8009628:	095b      	lsrs	r3, r3, #5
 800962a:	f003 020f 	and.w	r2, r3, #15
 800962e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4422      	add	r2, r4
 8009636:	609a      	str	r2, [r3, #8]
}
 8009638:	bf00      	nop
 800963a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800963e:	46bd      	mov	sp, r7
 8009640:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009644:	51eb851f 	.word	0x51eb851f

08009648 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009648:	b084      	sub	sp, #16
 800964a:	b580      	push	{r7, lr}
 800964c:	b084      	sub	sp, #16
 800964e:	af00      	add	r7, sp, #0
 8009650:	6078      	str	r0, [r7, #4]
 8009652:	f107 001c 	add.w	r0, r7, #28
 8009656:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800965a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965c:	2b01      	cmp	r3, #1
 800965e:	d122      	bne.n	80096a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009664:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	68db      	ldr	r3, [r3, #12]
 8009670:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009688:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800968a:	2b01      	cmp	r3, #1
 800968c:	d105      	bne.n	800969a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 f9c0 	bl	8009a20 <USB_CoreReset>
 80096a0:	4603      	mov	r3, r0
 80096a2:	73fb      	strb	r3, [r7, #15]
 80096a4:	e01a      	b.n	80096dc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	68db      	ldr	r3, [r3, #12]
 80096aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 f9b4 	bl	8009a20 <USB_CoreReset>
 80096b8:	4603      	mov	r3, r0
 80096ba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80096bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d106      	bne.n	80096d0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	639a      	str	r2, [r3, #56]	; 0x38
 80096ce:	e005      	b.n	80096dc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80096dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d10b      	bne.n	80096fa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f043 0206 	orr.w	r2, r3, #6
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	f043 0220 	orr.w	r2, r3, #32
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80096fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3710      	adds	r7, #16
 8009700:	46bd      	mov	sp, r7
 8009702:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009706:	b004      	add	sp, #16
 8009708:	4770      	bx	lr

0800970a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800970a:	b480      	push	{r7}
 800970c:	b083      	sub	sp, #12
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f043 0201 	orr.w	r2, r3, #1
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800972c:	b480      	push	{r7}
 800972e:	b083      	sub	sp, #12
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	f023 0201 	bic.w	r2, r3, #1
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	370c      	adds	r7, #12
 8009746:	46bd      	mov	sp, r7
 8009748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974c:	4770      	bx	lr

0800974e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800974e:	b580      	push	{r7, lr}
 8009750:	b084      	sub	sp, #16
 8009752:	af00      	add	r7, sp, #0
 8009754:	6078      	str	r0, [r7, #4]
 8009756:	460b      	mov	r3, r1
 8009758:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800975a:	2300      	movs	r3, #0
 800975c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800976a:	78fb      	ldrb	r3, [r7, #3]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d115      	bne.n	800979c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800977c:	2001      	movs	r0, #1
 800977e:	f7f9 fa9f 	bl	8002cc0 <HAL_Delay>
      ms++;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	3301      	adds	r3, #1
 8009786:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 f93a 	bl	8009a02 <USB_GetMode>
 800978e:	4603      	mov	r3, r0
 8009790:	2b01      	cmp	r3, #1
 8009792:	d01e      	beq.n	80097d2 <USB_SetCurrentMode+0x84>
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b31      	cmp	r3, #49	; 0x31
 8009798:	d9f0      	bls.n	800977c <USB_SetCurrentMode+0x2e>
 800979a:	e01a      	b.n	80097d2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800979c:	78fb      	ldrb	r3, [r7, #3]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d115      	bne.n	80097ce <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	68db      	ldr	r3, [r3, #12]
 80097a6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80097ae:	2001      	movs	r0, #1
 80097b0:	f7f9 fa86 	bl	8002cc0 <HAL_Delay>
      ms++;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	3301      	adds	r3, #1
 80097b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 f921 	bl	8009a02 <USB_GetMode>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d005      	beq.n	80097d2 <USB_SetCurrentMode+0x84>
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2b31      	cmp	r3, #49	; 0x31
 80097ca:	d9f0      	bls.n	80097ae <USB_SetCurrentMode+0x60>
 80097cc:	e001      	b.n	80097d2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e005      	b.n	80097de <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2b32      	cmp	r3, #50	; 0x32
 80097d6:	d101      	bne.n	80097dc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e000      	b.n	80097de <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
	...

080097e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80097f2:	2300      	movs	r3, #0
 80097f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	3301      	adds	r3, #1
 80097fa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4a13      	ldr	r2, [pc, #76]	; (800984c <USB_FlushTxFifo+0x64>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d901      	bls.n	8009808 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e01b      	b.n	8009840 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	daf2      	bge.n	80097f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	019b      	lsls	r3, r3, #6
 8009818:	f043 0220 	orr.w	r2, r3, #32
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	3301      	adds	r3, #1
 8009824:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	4a08      	ldr	r2, [pc, #32]	; (800984c <USB_FlushTxFifo+0x64>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d901      	bls.n	8009832 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e006      	b.n	8009840 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	f003 0320 	and.w	r3, r3, #32
 800983a:	2b20      	cmp	r3, #32
 800983c:	d0f0      	beq.n	8009820 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800983e:	2300      	movs	r3, #0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3714      	adds	r7, #20
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr
 800984c:	00030d40 	.word	0x00030d40

08009850 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009858:	2300      	movs	r3, #0
 800985a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	3301      	adds	r3, #1
 8009860:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	4a11      	ldr	r2, [pc, #68]	; (80098ac <USB_FlushRxFifo+0x5c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d901      	bls.n	800986e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e018      	b.n	80098a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	2b00      	cmp	r3, #0
 8009874:	daf2      	bge.n	800985c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009876:	2300      	movs	r3, #0
 8009878:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2210      	movs	r2, #16
 800987e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	3301      	adds	r3, #1
 8009884:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	4a08      	ldr	r2, [pc, #32]	; (80098ac <USB_FlushRxFifo+0x5c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d901      	bls.n	8009892 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800988e:	2303      	movs	r3, #3
 8009890:	e006      	b.n	80098a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	691b      	ldr	r3, [r3, #16]
 8009896:	f003 0310 	and.w	r3, r3, #16
 800989a:	2b10      	cmp	r3, #16
 800989c:	d0f0      	beq.n	8009880 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr
 80098ac:	00030d40 	.word	0x00030d40

080098b0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b089      	sub	sp, #36	; 0x24
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	4611      	mov	r1, r2
 80098bc:	461a      	mov	r2, r3
 80098be:	460b      	mov	r3, r1
 80098c0:	71fb      	strb	r3, [r7, #7]
 80098c2:	4613      	mov	r3, r2
 80098c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80098ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d123      	bne.n	800991e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80098d6:	88bb      	ldrh	r3, [r7, #4]
 80098d8:	3303      	adds	r3, #3
 80098da:	089b      	lsrs	r3, r3, #2
 80098dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80098de:	2300      	movs	r3, #0
 80098e0:	61bb      	str	r3, [r7, #24]
 80098e2:	e018      	b.n	8009916 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098e4:	79fb      	ldrb	r3, [r7, #7]
 80098e6:	031a      	lsls	r2, r3, #12
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	4413      	add	r3, r2
 80098ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098f0:	461a      	mov	r2, r3
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80098f8:	69fb      	ldr	r3, [r7, #28]
 80098fa:	3301      	adds	r3, #1
 80098fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80098fe:	69fb      	ldr	r3, [r7, #28]
 8009900:	3301      	adds	r3, #1
 8009902:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	3301      	adds	r3, #1
 8009908:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	3301      	adds	r3, #1
 800990e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	3301      	adds	r3, #1
 8009914:	61bb      	str	r3, [r7, #24]
 8009916:	69ba      	ldr	r2, [r7, #24]
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	429a      	cmp	r2, r3
 800991c:	d3e2      	bcc.n	80098e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3724      	adds	r7, #36	; 0x24
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800992c:	b480      	push	{r7}
 800992e:	b08b      	sub	sp, #44	; 0x2c
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	4613      	mov	r3, r2
 8009938:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009942:	88fb      	ldrh	r3, [r7, #6]
 8009944:	089b      	lsrs	r3, r3, #2
 8009946:	b29b      	uxth	r3, r3
 8009948:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800994a:	88fb      	ldrh	r3, [r7, #6]
 800994c:	f003 0303 	and.w	r3, r3, #3
 8009950:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009952:	2300      	movs	r3, #0
 8009954:	623b      	str	r3, [r7, #32]
 8009956:	e014      	b.n	8009982 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009962:	601a      	str	r2, [r3, #0]
    pDest++;
 8009964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009966:	3301      	adds	r3, #1
 8009968:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800996a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996c:	3301      	adds	r3, #1
 800996e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009972:	3301      	adds	r3, #1
 8009974:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009978:	3301      	adds	r3, #1
 800997a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800997c:	6a3b      	ldr	r3, [r7, #32]
 800997e:	3301      	adds	r3, #1
 8009980:	623b      	str	r3, [r7, #32]
 8009982:	6a3a      	ldr	r2, [r7, #32]
 8009984:	697b      	ldr	r3, [r7, #20]
 8009986:	429a      	cmp	r2, r3
 8009988:	d3e6      	bcc.n	8009958 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800998a:	8bfb      	ldrh	r3, [r7, #30]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d01e      	beq.n	80099ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009990:	2300      	movs	r3, #0
 8009992:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009994:	69bb      	ldr	r3, [r7, #24]
 8009996:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800999a:	461a      	mov	r2, r3
 800999c:	f107 0310 	add.w	r3, r7, #16
 80099a0:	6812      	ldr	r2, [r2, #0]
 80099a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80099a4:	693a      	ldr	r2, [r7, #16]
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	00db      	lsls	r3, r3, #3
 80099ac:	fa22 f303 	lsr.w	r3, r2, r3
 80099b0:	b2da      	uxtb	r2, r3
 80099b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b4:	701a      	strb	r2, [r3, #0]
      i++;
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	3301      	adds	r3, #1
 80099ba:	623b      	str	r3, [r7, #32]
      pDest++;
 80099bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099be:	3301      	adds	r3, #1
 80099c0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80099c2:	8bfb      	ldrh	r3, [r7, #30]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80099c8:	8bfb      	ldrh	r3, [r7, #30]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1ea      	bne.n	80099a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80099ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	372c      	adds	r7, #44	; 0x2c
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80099dc:	b480      	push	{r7}
 80099de:	b085      	sub	sp, #20
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	699b      	ldr	r3, [r3, #24]
 80099ee:	68fa      	ldr	r2, [r7, #12]
 80099f0:	4013      	ands	r3, r2
 80099f2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80099f4:	68fb      	ldr	r3, [r7, #12]
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3714      	adds	r7, #20
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr

08009a02 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b083      	sub	sp, #12
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	f003 0301 	and.w	r3, r3, #1
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	370c      	adds	r7, #12
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
	...

08009a20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	3301      	adds	r3, #1
 8009a30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	4a13      	ldr	r2, [pc, #76]	; (8009a84 <USB_CoreReset+0x64>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d901      	bls.n	8009a3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a3a:	2303      	movs	r3, #3
 8009a3c:	e01b      	b.n	8009a76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	daf2      	bge.n	8009a2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	f043 0201 	orr.w	r2, r3, #1
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	4a09      	ldr	r2, [pc, #36]	; (8009a84 <USB_CoreReset+0x64>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d901      	bls.n	8009a68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009a64:	2303      	movs	r3, #3
 8009a66:	e006      	b.n	8009a76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	691b      	ldr	r3, [r3, #16]
 8009a6c:	f003 0301 	and.w	r3, r3, #1
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d0f0      	beq.n	8009a56 <USB_CoreReset+0x36>

  return HAL_OK;
 8009a74:	2300      	movs	r3, #0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3714      	adds	r7, #20
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop
 8009a84:	00030d40 	.word	0x00030d40

08009a88 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009a88:	b084      	sub	sp, #16
 8009a8a:	b580      	push	{r7, lr}
 8009a8c:	b086      	sub	sp, #24
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	6078      	str	r0, [r7, #4]
 8009a92:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009a96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	2300      	movs	r3, #0
 8009aac:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ab2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009abe:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aca:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d018      	beq.n	8009b10 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ae0:	2b01      	cmp	r3, #1
 8009ae2:	d10a      	bne.n	8009afa <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009af2:	f043 0304 	orr.w	r3, r3, #4
 8009af6:	6013      	str	r3, [r2, #0]
 8009af8:	e014      	b.n	8009b24 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b08:	f023 0304 	bic.w	r3, r3, #4
 8009b0c:	6013      	str	r3, [r2, #0]
 8009b0e:	e009      	b.n	8009b24 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009b1e:	f023 0304 	bic.w	r3, r3, #4
 8009b22:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009b24:	2110      	movs	r1, #16
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7ff fe5e 	bl	80097e8 <USB_FlushTxFifo>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d001      	beq.n	8009b36 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f7ff fe8a 	bl	8009850 <USB_FlushRxFifo>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009b46:	2300      	movs	r3, #0
 8009b48:	613b      	str	r3, [r7, #16]
 8009b4a:	e015      	b.n	8009b78 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	015a      	lsls	r2, r3, #5
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	4413      	add	r3, r2
 8009b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b58:	461a      	mov	r2, r3
 8009b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b5e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	015a      	lsls	r2, r3, #5
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	4413      	add	r3, r2
 8009b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	2300      	movs	r3, #0
 8009b70:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	3301      	adds	r3, #1
 8009b76:	613b      	str	r3, [r7, #16]
 8009b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7a:	693a      	ldr	r2, [r7, #16]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d3e5      	bcc.n	8009b4c <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f04f 32ff 	mov.w	r2, #4294967295
 8009b8c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00b      	beq.n	8009bb2 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ba0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4a13      	ldr	r2, [pc, #76]	; (8009bf4 <USB_HostInit+0x16c>)
 8009ba6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a13      	ldr	r2, [pc, #76]	; (8009bf8 <USB_HostInit+0x170>)
 8009bac:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009bb0:	e009      	b.n	8009bc6 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2280      	movs	r2, #128	; 0x80
 8009bb6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a10      	ldr	r2, [pc, #64]	; (8009bfc <USB_HostInit+0x174>)
 8009bbc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a0f      	ldr	r2, [pc, #60]	; (8009c00 <USB_HostInit+0x178>)
 8009bc2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d105      	bne.n	8009bd8 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	699b      	ldr	r3, [r3, #24]
 8009bd0:	f043 0210 	orr.w	r2, r3, #16
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	699a      	ldr	r2, [r3, #24]
 8009bdc:	4b09      	ldr	r3, [pc, #36]	; (8009c04 <USB_HostInit+0x17c>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3718      	adds	r7, #24
 8009bea:	46bd      	mov	sp, r7
 8009bec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009bf0:	b004      	add	sp, #16
 8009bf2:	4770      	bx	lr
 8009bf4:	01000200 	.word	0x01000200
 8009bf8:	00e00300 	.word	0x00e00300
 8009bfc:	00600080 	.word	0x00600080
 8009c00:	004000e0 	.word	0x004000e0
 8009c04:	a3200008 	.word	0xa3200008

08009c08 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b085      	sub	sp, #20
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	460b      	mov	r3, r1
 8009c12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009c26:	f023 0303 	bic.w	r3, r3, #3
 8009c2a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	78fb      	ldrb	r3, [r7, #3]
 8009c36:	f003 0303 	and.w	r3, r3, #3
 8009c3a:	68f9      	ldr	r1, [r7, #12]
 8009c3c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009c40:	4313      	orrs	r3, r2
 8009c42:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009c44:	78fb      	ldrb	r3, [r7, #3]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d107      	bne.n	8009c5a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c50:	461a      	mov	r2, r3
 8009c52:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8009c56:	6053      	str	r3, [r2, #4]
 8009c58:	e009      	b.n	8009c6e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8009c5a:	78fb      	ldrb	r3, [r7, #3]
 8009c5c:	2b02      	cmp	r3, #2
 8009c5e:	d106      	bne.n	8009c6e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c66:	461a      	mov	r2, r3
 8009c68:	f241 7370 	movw	r3, #6000	; 0x1770
 8009c6c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr

08009c7c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009c9c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009caa:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009cac:	2064      	movs	r0, #100	; 0x64
 8009cae:	f7f9 f807 	bl	8002cc0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009cba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009cbe:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009cc0:	200a      	movs	r0, #10
 8009cc2:	f7f8 fffd 	bl	8002cc0 <HAL_Delay>

  return HAL_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3710      	adds	r7, #16
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b085      	sub	sp, #20
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]
 8009cd8:	460b      	mov	r3, r1
 8009cda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009cf4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d109      	bne.n	8009d14 <USB_DriveVbus+0x44>
 8009d00:	78fb      	ldrb	r3, [r7, #3]
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d106      	bne.n	8009d14 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	68fa      	ldr	r2, [r7, #12]
 8009d0a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009d0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009d12:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d1e:	d109      	bne.n	8009d34 <USB_DriveVbus+0x64>
 8009d20:	78fb      	ldrb	r3, [r7, #3]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d106      	bne.n	8009d34 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009d2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d32:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3714      	adds	r7, #20
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009d42:	b480      	push	{r7}
 8009d44:	b085      	sub	sp, #20
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	0c5b      	lsrs	r3, r3, #17
 8009d60:	f003 0303 	and.w	r3, r3, #3
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3714      	adds	r7, #20
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	b29b      	uxth	r3, r3
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr
	...

08009d94 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b088      	sub	sp, #32
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	4608      	mov	r0, r1
 8009d9e:	4611      	mov	r1, r2
 8009da0:	461a      	mov	r2, r3
 8009da2:	4603      	mov	r3, r0
 8009da4:	70fb      	strb	r3, [r7, #3]
 8009da6:	460b      	mov	r3, r1
 8009da8:	70bb      	strb	r3, [r7, #2]
 8009daa:	4613      	mov	r3, r2
 8009dac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009db6:	78fb      	ldrb	r3, [r7, #3]
 8009db8:	015a      	lsls	r2, r3, #5
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	4413      	add	r3, r2
 8009dbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009dca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009dce:	2b03      	cmp	r3, #3
 8009dd0:	d87e      	bhi.n	8009ed0 <USB_HC_Init+0x13c>
 8009dd2:	a201      	add	r2, pc, #4	; (adr r2, 8009dd8 <USB_HC_Init+0x44>)
 8009dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dd8:	08009de9 	.word	0x08009de9
 8009ddc:	08009e93 	.word	0x08009e93
 8009de0:	08009de9 	.word	0x08009de9
 8009de4:	08009e55 	.word	0x08009e55
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009de8:	78fb      	ldrb	r3, [r7, #3]
 8009dea:	015a      	lsls	r2, r3, #5
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	4413      	add	r3, r2
 8009df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009df4:	461a      	mov	r2, r3
 8009df6:	f240 439d 	movw	r3, #1181	; 0x49d
 8009dfa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009dfc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	da10      	bge.n	8009e26 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e04:	78fb      	ldrb	r3, [r7, #3]
 8009e06:	015a      	lsls	r2, r3, #5
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	78fa      	ldrb	r2, [r7, #3]
 8009e14:	0151      	lsls	r1, r2, #5
 8009e16:	693a      	ldr	r2, [r7, #16]
 8009e18:	440a      	add	r2, r1
 8009e1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e22:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009e24:	e057      	b.n	8009ed6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d051      	beq.n	8009ed6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009e32:	78fb      	ldrb	r3, [r7, #3]
 8009e34:	015a      	lsls	r2, r3, #5
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	4413      	add	r3, r2
 8009e3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	78fa      	ldrb	r2, [r7, #3]
 8009e42:	0151      	lsls	r1, r2, #5
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	440a      	add	r2, r1
 8009e48:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8009e50:	60d3      	str	r3, [r2, #12]
      break;
 8009e52:	e040      	b.n	8009ed6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	015a      	lsls	r2, r3, #5
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	4413      	add	r3, r2
 8009e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e60:	461a      	mov	r2, r3
 8009e62:	f240 639d 	movw	r3, #1693	; 0x69d
 8009e66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009e68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	da34      	bge.n	8009eda <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e70:	78fb      	ldrb	r3, [r7, #3]
 8009e72:	015a      	lsls	r2, r3, #5
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	4413      	add	r3, r2
 8009e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	78fa      	ldrb	r2, [r7, #3]
 8009e80:	0151      	lsls	r1, r2, #5
 8009e82:	693a      	ldr	r2, [r7, #16]
 8009e84:	440a      	add	r2, r1
 8009e86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009e8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e8e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009e90:	e023      	b.n	8009eda <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e92:	78fb      	ldrb	r3, [r7, #3]
 8009e94:	015a      	lsls	r2, r3, #5
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	4413      	add	r3, r2
 8009e9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	f240 2325 	movw	r3, #549	; 0x225
 8009ea4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009ea6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	da17      	bge.n	8009ede <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009eae:	78fb      	ldrb	r3, [r7, #3]
 8009eb0:	015a      	lsls	r2, r3, #5
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	78fa      	ldrb	r2, [r7, #3]
 8009ebe:	0151      	lsls	r1, r2, #5
 8009ec0:	693a      	ldr	r2, [r7, #16]
 8009ec2:	440a      	add	r2, r1
 8009ec4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009ec8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8009ecc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009ece:	e006      	b.n	8009ede <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	77fb      	strb	r3, [r7, #31]
      break;
 8009ed4:	e004      	b.n	8009ee0 <USB_HC_Init+0x14c>
      break;
 8009ed6:	bf00      	nop
 8009ed8:	e002      	b.n	8009ee0 <USB_HC_Init+0x14c>
      break;
 8009eda:	bf00      	nop
 8009edc:	e000      	b.n	8009ee0 <USB_HC_Init+0x14c>
      break;
 8009ede:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009ee0:	78fb      	ldrb	r3, [r7, #3]
 8009ee2:	015a      	lsls	r2, r3, #5
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	4413      	add	r3, r2
 8009ee8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	78fa      	ldrb	r2, [r7, #3]
 8009ef0:	0151      	lsls	r1, r2, #5
 8009ef2:	693a      	ldr	r2, [r7, #16]
 8009ef4:	440a      	add	r2, r1
 8009ef6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009efa:	f043 0302 	orr.w	r3, r3, #2
 8009efe:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009f06:	699a      	ldr	r2, [r3, #24]
 8009f08:	78fb      	ldrb	r3, [r7, #3]
 8009f0a:	f003 030f 	and.w	r3, r3, #15
 8009f0e:	2101      	movs	r1, #1
 8009f10:	fa01 f303 	lsl.w	r3, r1, r3
 8009f14:	6939      	ldr	r1, [r7, #16]
 8009f16:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	699b      	ldr	r3, [r3, #24]
 8009f22:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009f2a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	da03      	bge.n	8009f3a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009f32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f36:	61bb      	str	r3, [r7, #24]
 8009f38:	e001      	b.n	8009f3e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f7ff feff 	bl	8009d42 <USB_GetHostSpeed>
 8009f44:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009f46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d106      	bne.n	8009f5c <USB_HC_Init+0x1c8>
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b02      	cmp	r3, #2
 8009f52:	d003      	beq.n	8009f5c <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009f58:	617b      	str	r3, [r7, #20]
 8009f5a:	e001      	b.n	8009f60 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f60:	787b      	ldrb	r3, [r7, #1]
 8009f62:	059b      	lsls	r3, r3, #22
 8009f64:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f68:	78bb      	ldrb	r3, [r7, #2]
 8009f6a:	02db      	lsls	r3, r3, #11
 8009f6c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f70:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009f72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009f76:	049b      	lsls	r3, r3, #18
 8009f78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f7c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f7e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8009f80:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009f84:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f86:	69bb      	ldr	r3, [r7, #24]
 8009f88:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f8a:	78fb      	ldrb	r3, [r7, #3]
 8009f8c:	0159      	lsls	r1, r3, #5
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	440b      	add	r3, r1
 8009f92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009f96:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f9c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009f9e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009fa2:	2b03      	cmp	r3, #3
 8009fa4:	d003      	beq.n	8009fae <USB_HC_Init+0x21a>
 8009fa6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d10f      	bne.n	8009fce <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009fae:	78fb      	ldrb	r3, [r7, #3]
 8009fb0:	015a      	lsls	r2, r3, #5
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	4413      	add	r3, r2
 8009fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	78fa      	ldrb	r2, [r7, #3]
 8009fbe:	0151      	lsls	r1, r2, #5
 8009fc0:	693a      	ldr	r2, [r7, #16]
 8009fc2:	440a      	add	r2, r1
 8009fc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009fc8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009fcc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009fce:	7ffb      	ldrb	r3, [r7, #31]
}
 8009fd0:	4618      	mov	r0, r3
 8009fd2:	3720      	adds	r7, #32
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b08c      	sub	sp, #48	; 0x30
 8009fdc:	af02      	add	r7, sp, #8
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	60b9      	str	r1, [r7, #8]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	785b      	ldrb	r3, [r3, #1]
 8009fee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009ff0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ff4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d02d      	beq.n	800a05e <USB_HC_StartXfer+0x86>
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	791b      	ldrb	r3, [r3, #4]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d129      	bne.n	800a05e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800a00a:	79fb      	ldrb	r3, [r7, #7]
 800a00c:	2b01      	cmp	r3, #1
 800a00e:	d117      	bne.n	800a040 <USB_HC_StartXfer+0x68>
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	79db      	ldrb	r3, [r3, #7]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d003      	beq.n	800a020 <USB_HC_StartXfer+0x48>
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	79db      	ldrb	r3, [r3, #7]
 800a01c:	2b02      	cmp	r3, #2
 800a01e:	d10f      	bne.n	800a040 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	015a      	lsls	r2, r3, #5
 800a024:	6a3b      	ldr	r3, [r7, #32]
 800a026:	4413      	add	r3, r2
 800a028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	69fa      	ldr	r2, [r7, #28]
 800a030:	0151      	lsls	r1, r2, #5
 800a032:	6a3a      	ldr	r2, [r7, #32]
 800a034:	440a      	add	r2, r1
 800a036:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a03a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a03e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800a040:	79fb      	ldrb	r3, [r7, #7]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d10b      	bne.n	800a05e <USB_HC_StartXfer+0x86>
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	795b      	ldrb	r3, [r3, #5]
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d107      	bne.n	800a05e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	785b      	ldrb	r3, [r3, #1]
 800a052:	4619      	mov	r1, r3
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f000 fa0f 	bl	800a478 <USB_DoPing>
      return HAL_OK;
 800a05a:	2300      	movs	r3, #0
 800a05c:	e0f8      	b.n	800a250 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d018      	beq.n	800a098 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	695b      	ldr	r3, [r3, #20]
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	8912      	ldrh	r2, [r2, #8]
 800a06e:	4413      	add	r3, r2
 800a070:	3b01      	subs	r3, #1
 800a072:	68ba      	ldr	r2, [r7, #8]
 800a074:	8912      	ldrh	r2, [r2, #8]
 800a076:	fbb3 f3f2 	udiv	r3, r3, r2
 800a07a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a07c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a07e:	8b7b      	ldrh	r3, [r7, #26]
 800a080:	429a      	cmp	r2, r3
 800a082:	d90b      	bls.n	800a09c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800a084:	8b7b      	ldrh	r3, [r7, #26]
 800a086:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a088:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a08a:	68ba      	ldr	r2, [r7, #8]
 800a08c:	8912      	ldrh	r2, [r2, #8]
 800a08e:	fb03 f202 	mul.w	r2, r3, r2
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	611a      	str	r2, [r3, #16]
 800a096:	e001      	b.n	800a09c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800a098:	2301      	movs	r3, #1
 800a09a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	78db      	ldrb	r3, [r3, #3]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d007      	beq.n	800a0b4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a0a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0a6:	68ba      	ldr	r2, [r7, #8]
 800a0a8:	8912      	ldrh	r2, [r2, #8]
 800a0aa:	fb03 f202 	mul.w	r2, r3, r2
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	611a      	str	r2, [r3, #16]
 800a0b2:	e003      	b.n	800a0bc <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	695a      	ldr	r2, [r3, #20]
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	691b      	ldr	r3, [r3, #16]
 800a0c0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a0c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0c6:	04d9      	lsls	r1, r3, #19
 800a0c8:	4b63      	ldr	r3, [pc, #396]	; (800a258 <USB_HC_StartXfer+0x280>)
 800a0ca:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a0cc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	7a9b      	ldrb	r3, [r3, #10]
 800a0d2:	075b      	lsls	r3, r3, #29
 800a0d4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a0d8:	69f9      	ldr	r1, [r7, #28]
 800a0da:	0148      	lsls	r0, r1, #5
 800a0dc:	6a39      	ldr	r1, [r7, #32]
 800a0de:	4401      	add	r1, r0
 800a0e0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a0e4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a0e6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a0e8:	79fb      	ldrb	r3, [r7, #7]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d009      	beq.n	800a102 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	68d9      	ldr	r1, [r3, #12]
 800a0f2:	69fb      	ldr	r3, [r7, #28]
 800a0f4:	015a      	lsls	r2, r3, #5
 800a0f6:	6a3b      	ldr	r3, [r7, #32]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a0fe:	460a      	mov	r2, r1
 800a100:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a108:	689b      	ldr	r3, [r3, #8]
 800a10a:	f003 0301 	and.w	r3, r3, #1
 800a10e:	2b00      	cmp	r3, #0
 800a110:	bf0c      	ite	eq
 800a112:	2301      	moveq	r3, #1
 800a114:	2300      	movne	r3, #0
 800a116:	b2db      	uxtb	r3, r3
 800a118:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a11a:	69fb      	ldr	r3, [r7, #28]
 800a11c:	015a      	lsls	r2, r3, #5
 800a11e:	6a3b      	ldr	r3, [r7, #32]
 800a120:	4413      	add	r3, r2
 800a122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	69fa      	ldr	r2, [r7, #28]
 800a12a:	0151      	lsls	r1, r2, #5
 800a12c:	6a3a      	ldr	r2, [r7, #32]
 800a12e:	440a      	add	r2, r1
 800a130:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a134:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a138:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a13a:	69fb      	ldr	r3, [r7, #28]
 800a13c:	015a      	lsls	r2, r3, #5
 800a13e:	6a3b      	ldr	r3, [r7, #32]
 800a140:	4413      	add	r3, r2
 800a142:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	7e7b      	ldrb	r3, [r7, #25]
 800a14a:	075b      	lsls	r3, r3, #29
 800a14c:	69f9      	ldr	r1, [r7, #28]
 800a14e:	0148      	lsls	r0, r1, #5
 800a150:	6a39      	ldr	r1, [r7, #32]
 800a152:	4401      	add	r1, r0
 800a154:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a158:	4313      	orrs	r3, r2
 800a15a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	6a3b      	ldr	r3, [r7, #32]
 800a162:	4413      	add	r3, r2
 800a164:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a172:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	78db      	ldrb	r3, [r3, #3]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d004      	beq.n	800a186 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a182:	613b      	str	r3, [r7, #16]
 800a184:	e003      	b.n	800a18e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a18c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a194:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a196:	69fb      	ldr	r3, [r7, #28]
 800a198:	015a      	lsls	r2, r3, #5
 800a19a:	6a3b      	ldr	r3, [r7, #32]
 800a19c:	4413      	add	r3, r2
 800a19e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a1a8:	79fb      	ldrb	r3, [r7, #7]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d001      	beq.n	800a1b2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	e04e      	b.n	800a250 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	78db      	ldrb	r3, [r3, #3]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d149      	bne.n	800a24e <USB_HC_StartXfer+0x276>
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	695b      	ldr	r3, [r3, #20]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d045      	beq.n	800a24e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	79db      	ldrb	r3, [r3, #7]
 800a1c6:	2b03      	cmp	r3, #3
 800a1c8:	d830      	bhi.n	800a22c <USB_HC_StartXfer+0x254>
 800a1ca:	a201      	add	r2, pc, #4	; (adr r2, 800a1d0 <USB_HC_StartXfer+0x1f8>)
 800a1cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d0:	0800a1e1 	.word	0x0800a1e1
 800a1d4:	0800a205 	.word	0x0800a205
 800a1d8:	0800a1e1 	.word	0x0800a1e1
 800a1dc:	0800a205 	.word	0x0800a205
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	695b      	ldr	r3, [r3, #20]
 800a1e4:	3303      	adds	r3, #3
 800a1e6:	089b      	lsrs	r3, r3, #2
 800a1e8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a1ea:	8afa      	ldrh	r2, [r7, #22]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d91c      	bls.n	800a230 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	699b      	ldr	r3, [r3, #24]
 800a1fa:	f043 0220 	orr.w	r2, r3, #32
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	619a      	str	r2, [r3, #24]
        }
        break;
 800a202:	e015      	b.n	800a230 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	695b      	ldr	r3, [r3, #20]
 800a208:	3303      	adds	r3, #3
 800a20a:	089b      	lsrs	r3, r3, #2
 800a20c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a20e:	8afa      	ldrh	r2, [r7, #22]
 800a210:	6a3b      	ldr	r3, [r7, #32]
 800a212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a216:	691b      	ldr	r3, [r3, #16]
 800a218:	b29b      	uxth	r3, r3
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d90a      	bls.n	800a234 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	619a      	str	r2, [r3, #24]
        }
        break;
 800a22a:	e003      	b.n	800a234 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800a22c:	bf00      	nop
 800a22e:	e002      	b.n	800a236 <USB_HC_StartXfer+0x25e>
        break;
 800a230:	bf00      	nop
 800a232:	e000      	b.n	800a236 <USB_HC_StartXfer+0x25e>
        break;
 800a234:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	68d9      	ldr	r1, [r3, #12]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	785a      	ldrb	r2, [r3, #1]
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	695b      	ldr	r3, [r3, #20]
 800a242:	b29b      	uxth	r3, r3
 800a244:	2000      	movs	r0, #0
 800a246:	9000      	str	r0, [sp, #0]
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f7ff fb31 	bl	80098b0 <USB_WritePacket>
  }

  return HAL_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3728      	adds	r7, #40	; 0x28
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}
 800a258:	1ff80000 	.word	0x1ff80000

0800a25c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b085      	sub	sp, #20
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a26e:	695b      	ldr	r3, [r3, #20]
 800a270:	b29b      	uxth	r3, r3
}
 800a272:	4618      	mov	r0, r3
 800a274:	3714      	adds	r7, #20
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr

0800a27e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a27e:	b480      	push	{r7}
 800a280:	b089      	sub	sp, #36	; 0x24
 800a282:	af00      	add	r7, sp, #0
 800a284:	6078      	str	r0, [r7, #4]
 800a286:	460b      	mov	r3, r1
 800a288:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a28e:	78fb      	ldrb	r3, [r7, #3]
 800a290:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a292:	2300      	movs	r3, #0
 800a294:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	015a      	lsls	r2, r3, #5
 800a29a:	69fb      	ldr	r3, [r7, #28]
 800a29c:	4413      	add	r3, r2
 800a29e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	0c9b      	lsrs	r3, r3, #18
 800a2a6:	f003 0303 	and.w	r3, r3, #3
 800a2aa:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	015a      	lsls	r2, r3, #5
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	0fdb      	lsrs	r3, r3, #31
 800a2bc:	f003 0301 	and.w	r3, r3, #1
 800a2c0:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	689b      	ldr	r3, [r3, #8]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	2b20      	cmp	r3, #32
 800a2cc:	d104      	bne.n	800a2d8 <USB_HC_Halt+0x5a>
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d101      	bne.n	800a2d8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	e0c8      	b.n	800a46a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d002      	beq.n	800a2e4 <USB_HC_Halt+0x66>
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d163      	bne.n	800a3ac <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	015a      	lsls	r2, r3, #5
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	4413      	add	r3, r2
 800a2ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	69ba      	ldr	r2, [r7, #24]
 800a2f4:	0151      	lsls	r1, r2, #5
 800a2f6:	69fa      	ldr	r2, [r7, #28]
 800a2f8:	440a      	add	r2, r1
 800a2fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a2fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a302:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	f003 0320 	and.w	r3, r3, #32
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	f040 80ab 	bne.w	800a468 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a316:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d133      	bne.n	800a386 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	015a      	lsls	r2, r3, #5
 800a322:	69fb      	ldr	r3, [r7, #28]
 800a324:	4413      	add	r3, r2
 800a326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	69ba      	ldr	r2, [r7, #24]
 800a32e:	0151      	lsls	r1, r2, #5
 800a330:	69fa      	ldr	r2, [r7, #28]
 800a332:	440a      	add	r2, r1
 800a334:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a338:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a33c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a33e:	69bb      	ldr	r3, [r7, #24]
 800a340:	015a      	lsls	r2, r3, #5
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	4413      	add	r3, r2
 800a346:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	69ba      	ldr	r2, [r7, #24]
 800a34e:	0151      	lsls	r1, r2, #5
 800a350:	69fa      	ldr	r2, [r7, #28]
 800a352:	440a      	add	r2, r1
 800a354:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a358:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a35c:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	3301      	adds	r3, #1
 800a362:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a36a:	d81d      	bhi.n	800a3a8 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	015a      	lsls	r2, r3, #5
 800a370:	69fb      	ldr	r3, [r7, #28]
 800a372:	4413      	add	r3, r2
 800a374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a37e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a382:	d0ec      	beq.n	800a35e <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a384:	e070      	b.n	800a468 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	015a      	lsls	r2, r3, #5
 800a38a:	69fb      	ldr	r3, [r7, #28]
 800a38c:	4413      	add	r3, r2
 800a38e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	69ba      	ldr	r2, [r7, #24]
 800a396:	0151      	lsls	r1, r2, #5
 800a398:	69fa      	ldr	r2, [r7, #28]
 800a39a:	440a      	add	r2, r1
 800a39c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a3a4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a3a6:	e05f      	b.n	800a468 <USB_HC_Halt+0x1ea>
            break;
 800a3a8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a3aa:	e05d      	b.n	800a468 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	015a      	lsls	r2, r3, #5
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	4413      	add	r3, r2
 800a3b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	69ba      	ldr	r2, [r7, #24]
 800a3bc:	0151      	lsls	r1, r2, #5
 800a3be:	69fa      	ldr	r2, [r7, #28]
 800a3c0:	440a      	add	r2, r1
 800a3c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a3ca:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a3cc:	69fb      	ldr	r3, [r7, #28]
 800a3ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a3d2:	691b      	ldr	r3, [r3, #16]
 800a3d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d133      	bne.n	800a444 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	015a      	lsls	r2, r3, #5
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	69ba      	ldr	r2, [r7, #24]
 800a3ec:	0151      	lsls	r1, r2, #5
 800a3ee:	69fa      	ldr	r2, [r7, #28]
 800a3f0:	440a      	add	r2, r1
 800a3f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a3f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a3fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	015a      	lsls	r2, r3, #5
 800a400:	69fb      	ldr	r3, [r7, #28]
 800a402:	4413      	add	r3, r2
 800a404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	69ba      	ldr	r2, [r7, #24]
 800a40c:	0151      	lsls	r1, r2, #5
 800a40e:	69fa      	ldr	r2, [r7, #28]
 800a410:	440a      	add	r2, r1
 800a412:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a416:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a41a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3301      	adds	r3, #1
 800a420:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a428:	d81d      	bhi.n	800a466 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	015a      	lsls	r2, r3, #5
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	4413      	add	r3, r2
 800a432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a43c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a440:	d0ec      	beq.n	800a41c <USB_HC_Halt+0x19e>
 800a442:	e011      	b.n	800a468 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	015a      	lsls	r2, r3, #5
 800a448:	69fb      	ldr	r3, [r7, #28]
 800a44a:	4413      	add	r3, r2
 800a44c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	69ba      	ldr	r2, [r7, #24]
 800a454:	0151      	lsls	r1, r2, #5
 800a456:	69fa      	ldr	r2, [r7, #28]
 800a458:	440a      	add	r2, r1
 800a45a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a45e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a462:	6013      	str	r3, [r2, #0]
 800a464:	e000      	b.n	800a468 <USB_HC_Halt+0x1ea>
          break;
 800a466:	bf00      	nop
    }
  }

  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3724      	adds	r7, #36	; 0x24
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr
	...

0800a478 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a478:	b480      	push	{r7}
 800a47a:	b087      	sub	sp, #28
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	460b      	mov	r3, r1
 800a482:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a488:	78fb      	ldrb	r3, [r7, #3]
 800a48a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a48c:	2301      	movs	r3, #1
 800a48e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	04da      	lsls	r2, r3, #19
 800a494:	4b15      	ldr	r3, [pc, #84]	; (800a4ec <USB_DoPing+0x74>)
 800a496:	4013      	ands	r3, r2
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	0151      	lsls	r1, r2, #5
 800a49c:	697a      	ldr	r2, [r7, #20]
 800a49e:	440a      	add	r2, r1
 800a4a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4a8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	015a      	lsls	r2, r3, #5
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a4c0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4c8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	015a      	lsls	r2, r3, #5
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	371c      	adds	r7, #28
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop
 800a4ec:	1ff80000 	.word	0x1ff80000

0800a4f0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b088      	sub	sp, #32
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a500:	2300      	movs	r3, #0
 800a502:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f7ff f911 	bl	800972c <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a50a:	2110      	movs	r1, #16
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f7ff f96b 	bl	80097e8 <USB_FlushTxFifo>
 800a512:	4603      	mov	r3, r0
 800a514:	2b00      	cmp	r3, #0
 800a516:	d001      	beq.n	800a51c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a518:	2301      	movs	r3, #1
 800a51a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f7ff f997 	bl	8009850 <USB_FlushRxFifo>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d001      	beq.n	800a52c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a52c:	2300      	movs	r3, #0
 800a52e:	61bb      	str	r3, [r7, #24]
 800a530:	e01f      	b.n	800a572 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	015a      	lsls	r2, r3, #5
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	4413      	add	r3, r2
 800a53a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a548:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a550:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a558:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a55a:	69bb      	ldr	r3, [r7, #24]
 800a55c:	015a      	lsls	r2, r3, #5
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	4413      	add	r3, r2
 800a562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a566:	461a      	mov	r2, r3
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a56c:	69bb      	ldr	r3, [r7, #24]
 800a56e:	3301      	adds	r3, #1
 800a570:	61bb      	str	r3, [r7, #24]
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	2b0f      	cmp	r3, #15
 800a576:	d9dc      	bls.n	800a532 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a578:	2300      	movs	r3, #0
 800a57a:	61bb      	str	r3, [r7, #24]
 800a57c:	e034      	b.n	800a5e8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a57e:	69bb      	ldr	r3, [r7, #24]
 800a580:	015a      	lsls	r2, r3, #5
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	4413      	add	r3, r2
 800a586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a594:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a59c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a59e:	693b      	ldr	r3, [r7, #16]
 800a5a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a5a4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a5a6:	69bb      	ldr	r3, [r7, #24]
 800a5a8:	015a      	lsls	r2, r3, #5
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5c4:	d80c      	bhi.n	800a5e0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	015a      	lsls	r2, r3, #5
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a5dc:	d0ec      	beq.n	800a5b8 <USB_StopHost+0xc8>
 800a5de:	e000      	b.n	800a5e2 <USB_StopHost+0xf2>
        break;
 800a5e0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	3301      	adds	r3, #1
 800a5e6:	61bb      	str	r3, [r7, #24]
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	2b0f      	cmp	r3, #15
 800a5ec:	d9c7      	bls.n	800a57e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a5fa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a602:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7ff f880 	bl	800970a <USB_EnableGlobalInt>

  return ret;
 800a60a:	7ffb      	ldrb	r3, [r7, #31]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3720      	adds	r7, #32
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800a618:	4904      	ldr	r1, [pc, #16]	; (800a62c <MX_FATFS_Init+0x18>)
 800a61a:	4805      	ldr	r0, [pc, #20]	; (800a630 <MX_FATFS_Init+0x1c>)
 800a61c:	f006 fb36 	bl	8010c8c <FATFS_LinkDriver>
 800a620:	4603      	mov	r3, r0
 800a622:	461a      	mov	r2, r3
 800a624:	4b03      	ldr	r3, [pc, #12]	; (800a634 <MX_FATFS_Init+0x20>)
 800a626:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a628:	bf00      	nop
 800a62a:	bd80      	pop	{r7, pc}
 800a62c:	20001e80 	.word	0x20001e80
 800a630:	08012e78 	.word	0x08012e78
 800a634:	20001e7c 	.word	0x20001e7c

0800a638 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a638:	b480      	push	{r7}
 800a63a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a63c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a63e:	4618      	mov	r0, r3
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	4603      	mov	r3, r0
 800a650:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800a652:	2300      	movs	r3, #0
}
 800a654:	4618      	mov	r0, r3
 800a656:	370c      	adds	r7, #12
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b084      	sub	sp, #16
 800a664:	af00      	add	r7, sp, #0
 800a666:	4603      	mov	r3, r0
 800a668:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800a66a:	2301      	movs	r3, #1
 800a66c:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800a66e:	79fb      	ldrb	r3, [r7, #7]
 800a670:	4619      	mov	r1, r3
 800a672:	4808      	ldr	r0, [pc, #32]	; (800a694 <USBH_status+0x34>)
 800a674:	f000 fe32 	bl	800b2dc <USBH_MSC_UnitIsReady>
 800a678:	4603      	mov	r3, r0
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d002      	beq.n	800a684 <USBH_status+0x24>
  {
    res = RES_OK;
 800a67e:	2300      	movs	r3, #0
 800a680:	73fb      	strb	r3, [r7, #15]
 800a682:	e001      	b.n	800a688 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800a684:	2301      	movs	r3, #1
 800a686:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a688:	7bfb      	ldrb	r3, [r7, #15]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3710      	adds	r7, #16
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}
 800a692:	bf00      	nop
 800a694:	200022ec 	.word	0x200022ec

0800a698 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b094      	sub	sp, #80	; 0x50
 800a69c:	af02      	add	r7, sp, #8
 800a69e:	60b9      	str	r1, [r7, #8]
 800a6a0:	607a      	str	r2, [r7, #4]
 800a6a2:	603b      	str	r3, [r7, #0]
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800a6ae:	7bf9      	ldrb	r1, [r7, #15]
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	9300      	str	r3, [sp, #0]
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	687a      	ldr	r2, [r7, #4]
 800a6b8:	4813      	ldr	r0, [pc, #76]	; (800a708 <USBH_read+0x70>)
 800a6ba:	f000 fe59 	bl	800b370 <USBH_MSC_Read>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d103      	bne.n	800a6cc <USBH_read+0x34>
  {
    res = RES_OK;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a6ca:	e017      	b.n	800a6fc <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a6cc:	f107 0210 	add.w	r2, r7, #16
 800a6d0:	7bfb      	ldrb	r3, [r7, #15]
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	480c      	ldr	r0, [pc, #48]	; (800a708 <USBH_read+0x70>)
 800a6d6:	f000 fe27 	bl	800b328 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a6da:	7f7b      	ldrb	r3, [r7, #29]
 800a6dc:	2b3a      	cmp	r3, #58	; 0x3a
 800a6de:	d005      	beq.n	800a6ec <USBH_read+0x54>
 800a6e0:	2b3a      	cmp	r3, #58	; 0x3a
 800a6e2:	dc07      	bgt.n	800a6f4 <USBH_read+0x5c>
 800a6e4:	2b04      	cmp	r3, #4
 800a6e6:	d001      	beq.n	800a6ec <USBH_read+0x54>
 800a6e8:	2b28      	cmp	r3, #40	; 0x28
 800a6ea:	d103      	bne.n	800a6f4 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a6f2:	e003      	b.n	800a6fc <USBH_read+0x64>

    default:
      res = RES_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a6fa:	bf00      	nop
    }
  }

  return res;
 800a6fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a700:	4618      	mov	r0, r3
 800a702:	3748      	adds	r7, #72	; 0x48
 800a704:	46bd      	mov	sp, r7
 800a706:	bd80      	pop	{r7, pc}
 800a708:	200022ec 	.word	0x200022ec

0800a70c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b094      	sub	sp, #80	; 0x50
 800a710:	af02      	add	r7, sp, #8
 800a712:	60b9      	str	r1, [r7, #8]
 800a714:	607a      	str	r2, [r7, #4]
 800a716:	603b      	str	r3, [r7, #0]
 800a718:	4603      	mov	r3, r0
 800a71a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a71c:	2301      	movs	r3, #1
 800a71e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800a722:	7bf9      	ldrb	r1, [r7, #15]
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	9300      	str	r3, [sp, #0]
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	4817      	ldr	r0, [pc, #92]	; (800a78c <USBH_write+0x80>)
 800a72e:	f000 fe88 	bl	800b442 <USBH_MSC_Write>
 800a732:	4603      	mov	r3, r0
 800a734:	2b00      	cmp	r3, #0
 800a736:	d103      	bne.n	800a740 <USBH_write+0x34>
  {
    res = RES_OK;
 800a738:	2300      	movs	r3, #0
 800a73a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a73e:	e01f      	b.n	800a780 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800a740:	f107 0210 	add.w	r2, r7, #16
 800a744:	7bfb      	ldrb	r3, [r7, #15]
 800a746:	4619      	mov	r1, r3
 800a748:	4810      	ldr	r0, [pc, #64]	; (800a78c <USBH_write+0x80>)
 800a74a:	f000 fded 	bl	800b328 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800a74e:	7f7b      	ldrb	r3, [r7, #29]
 800a750:	2b3a      	cmp	r3, #58	; 0x3a
 800a752:	d00d      	beq.n	800a770 <USBH_write+0x64>
 800a754:	2b3a      	cmp	r3, #58	; 0x3a
 800a756:	dc0f      	bgt.n	800a778 <USBH_write+0x6c>
 800a758:	2b28      	cmp	r3, #40	; 0x28
 800a75a:	d009      	beq.n	800a770 <USBH_write+0x64>
 800a75c:	2b28      	cmp	r3, #40	; 0x28
 800a75e:	dc0b      	bgt.n	800a778 <USBH_write+0x6c>
 800a760:	2b04      	cmp	r3, #4
 800a762:	d005      	beq.n	800a770 <USBH_write+0x64>
 800a764:	2b27      	cmp	r3, #39	; 0x27
 800a766:	d107      	bne.n	800a778 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800a768:	2302      	movs	r3, #2
 800a76a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a76e:	e007      	b.n	800a780 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800a770:	2303      	movs	r3, #3
 800a772:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a776:	e003      	b.n	800a780 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800a77e:	bf00      	nop
    }
  }

  return res;
 800a780:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a784:	4618      	mov	r0, r3
 800a786:	3748      	adds	r7, #72	; 0x48
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}
 800a78c:	200022ec 	.word	0x200022ec

0800a790 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b090      	sub	sp, #64	; 0x40
 800a794:	af00      	add	r7, sp, #0
 800a796:	4603      	mov	r3, r0
 800a798:	603a      	str	r2, [r7, #0]
 800a79a:	71fb      	strb	r3, [r7, #7]
 800a79c:	460b      	mov	r3, r1
 800a79e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800a7a6:	79bb      	ldrb	r3, [r7, #6]
 800a7a8:	2b03      	cmp	r3, #3
 800a7aa:	d852      	bhi.n	800a852 <USBH_ioctl+0xc2>
 800a7ac:	a201      	add	r2, pc, #4	; (adr r2, 800a7b4 <USBH_ioctl+0x24>)
 800a7ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7b2:	bf00      	nop
 800a7b4:	0800a7c5 	.word	0x0800a7c5
 800a7b8:	0800a7cd 	.word	0x0800a7cd
 800a7bc:	0800a7f7 	.word	0x0800a7f7
 800a7c0:	0800a823 	.word	0x0800a823
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a7ca:	e045      	b.n	800a858 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a7cc:	f107 0208 	add.w	r2, r7, #8
 800a7d0:	79fb      	ldrb	r3, [r7, #7]
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	4823      	ldr	r0, [pc, #140]	; (800a864 <USBH_ioctl+0xd4>)
 800a7d6:	f000 fda7 	bl	800b328 <USBH_MSC_GetLUNInfo>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d106      	bne.n	800a7ee <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a7ec:	e034      	b.n	800a858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a7f4:	e030      	b.n	800a858 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a7f6:	f107 0208 	add.w	r2, r7, #8
 800a7fa:	79fb      	ldrb	r3, [r7, #7]
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	4819      	ldr	r0, [pc, #100]	; (800a864 <USBH_ioctl+0xd4>)
 800a800:	f000 fd92 	bl	800b328 <USBH_MSC_GetLUNInfo>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d107      	bne.n	800a81a <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800a80a:	8a3b      	ldrh	r3, [r7, #16]
 800a80c:	461a      	mov	r2, r3
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a812:	2300      	movs	r3, #0
 800a814:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a818:	e01e      	b.n	800a858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a81a:	2301      	movs	r3, #1
 800a81c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a820:	e01a      	b.n	800a858 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800a822:	f107 0208 	add.w	r2, r7, #8
 800a826:	79fb      	ldrb	r3, [r7, #7]
 800a828:	4619      	mov	r1, r3
 800a82a:	480e      	ldr	r0, [pc, #56]	; (800a864 <USBH_ioctl+0xd4>)
 800a82c:	f000 fd7c 	bl	800b328 <USBH_MSC_GetLUNInfo>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d109      	bne.n	800a84a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800a836:	8a3b      	ldrh	r3, [r7, #16]
 800a838:	0a5b      	lsrs	r3, r3, #9
 800a83a:	b29b      	uxth	r3, r3
 800a83c:	461a      	mov	r2, r3
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800a842:	2300      	movs	r3, #0
 800a844:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800a848:	e006      	b.n	800a858 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800a84a:	2301      	movs	r3, #1
 800a84c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800a850:	e002      	b.n	800a858 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800a852:	2304      	movs	r3, #4
 800a854:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800a858:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3740      	adds	r7, #64	; 0x40
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}
 800a864:	200022ec 	.word	0x200022ec

0800a868 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a868:	b590      	push	{r4, r7, lr}
 800a86a:	b089      	sub	sp, #36	; 0x24
 800a86c:	af04      	add	r7, sp, #16
 800a86e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a876:	7919      	ldrb	r1, [r3, #4]
 800a878:	2350      	movs	r3, #80	; 0x50
 800a87a:	2206      	movs	r2, #6
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f001 fc6b 	bl	800c158 <USBH_FindInterface>
 800a882:	4603      	mov	r3, r0
 800a884:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	2bff      	cmp	r3, #255	; 0xff
 800a88a:	d002      	beq.n	800a892 <USBH_MSC_InterfaceInit+0x2a>
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
 800a88e:	2b01      	cmp	r3, #1
 800a890:	d901      	bls.n	800a896 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a892:	2302      	movs	r3, #2
 800a894:	e106      	b.n	800aaa4 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 800a896:	7bfb      	ldrb	r3, [r7, #15]
 800a898:	4619      	mov	r1, r3
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f001 fc40 	bl	800c120 <USBH_SelectInterface>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a8a4:	7bbb      	ldrb	r3, [r7, #14]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d001      	beq.n	800a8ae <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	e0fa      	b.n	800aaa4 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800a8b4:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a8b8:	f006 fdf6 	bl	80114a8 <malloc>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d101      	bne.n	800a8d4 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 800a8d0:	2302      	movs	r3, #2
 800a8d2:	e0e7      	b.n	800aaa4 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 800a8d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8d8:	2100      	movs	r1, #0
 800a8da:	68b8      	ldr	r0, [r7, #8]
 800a8dc:	f006 fea0 	bl	8011620 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a8e0:	7bfb      	ldrb	r3, [r7, #15]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	211a      	movs	r1, #26
 800a8e6:	fb01 f303 	mul.w	r3, r1, r3
 800a8ea:	4413      	add	r3, r2
 800a8ec:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	b25b      	sxtb	r3, r3
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	da16      	bge.n	800a926 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a8f8:	7bfb      	ldrb	r3, [r7, #15]
 800a8fa:	687a      	ldr	r2, [r7, #4]
 800a8fc:	211a      	movs	r1, #26
 800a8fe:	fb01 f303 	mul.w	r3, r1, r3
 800a902:	4413      	add	r3, r2
 800a904:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a908:	781a      	ldrb	r2, [r3, #0]
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a90e:	7bfb      	ldrb	r3, [r7, #15]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	211a      	movs	r1, #26
 800a914:	fb01 f303 	mul.w	r3, r1, r3
 800a918:	4413      	add	r3, r2
 800a91a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a91e:	881a      	ldrh	r2, [r3, #0]
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	815a      	strh	r2, [r3, #10]
 800a924:	e015      	b.n	800a952 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 800a926:	7bfb      	ldrb	r3, [r7, #15]
 800a928:	687a      	ldr	r2, [r7, #4]
 800a92a:	211a      	movs	r1, #26
 800a92c:	fb01 f303 	mul.w	r3, r1, r3
 800a930:	4413      	add	r3, r2
 800a932:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800a936:	781a      	ldrb	r2, [r3, #0]
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a93c:	7bfb      	ldrb	r3, [r7, #15]
 800a93e:	687a      	ldr	r2, [r7, #4]
 800a940:	211a      	movs	r1, #26
 800a942:	fb01 f303 	mul.w	r3, r1, r3
 800a946:	4413      	add	r3, r2
 800a948:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800a94c:	881a      	ldrh	r2, [r3, #0]
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a952:	7bfb      	ldrb	r3, [r7, #15]
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	211a      	movs	r1, #26
 800a958:	fb01 f303 	mul.w	r3, r1, r3
 800a95c:	4413      	add	r3, r2
 800a95e:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	b25b      	sxtb	r3, r3
 800a966:	2b00      	cmp	r3, #0
 800a968:	da16      	bge.n	800a998 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800a96a:	7bfb      	ldrb	r3, [r7, #15]
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	211a      	movs	r1, #26
 800a970:	fb01 f303 	mul.w	r3, r1, r3
 800a974:	4413      	add	r3, r2
 800a976:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a97a:	781a      	ldrb	r2, [r3, #0]
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a980:	7bfb      	ldrb	r3, [r7, #15]
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	211a      	movs	r1, #26
 800a986:	fb01 f303 	mul.w	r3, r1, r3
 800a98a:	4413      	add	r3, r2
 800a98c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a990:	881a      	ldrh	r2, [r3, #0]
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	815a      	strh	r2, [r3, #10]
 800a996:	e015      	b.n	800a9c4 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 800a998:	7bfb      	ldrb	r3, [r7, #15]
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	211a      	movs	r1, #26
 800a99e:	fb01 f303 	mul.w	r3, r1, r3
 800a9a2:	4413      	add	r3, r2
 800a9a4:	f203 3356 	addw	r3, r3, #854	; 0x356
 800a9a8:	781a      	ldrb	r2, [r3, #0]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9ae:	7bfb      	ldrb	r3, [r7, #15]
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	211a      	movs	r1, #26
 800a9b4:	fb01 f303 	mul.w	r3, r1, r3
 800a9b8:	4413      	add	r3, r2
 800a9ba:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800a9be:	881a      	ldrh	r2, [r3, #0]
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	799b      	ldrb	r3, [r3, #6]
 800a9da:	4619      	mov	r1, r3
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f002 fed8 	bl	800d792 <USBH_AllocPipe>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	79db      	ldrb	r3, [r3, #7]
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	6878      	ldr	r0, [r7, #4]
 800a9f2:	f002 fece 	bl	800d792 <USBH_AllocPipe>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 fdc4 	bl	800b58c <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	799b      	ldrb	r3, [r3, #6]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d01e      	beq.n	800aa4a <USBH_MSC_InterfaceInit+0x1e2>
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	891b      	ldrh	r3, [r3, #8]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d01a      	beq.n	800aa4a <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	7959      	ldrb	r1, [r3, #5]
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	7998      	ldrb	r0, [r3, #6]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa28:	68ba      	ldr	r2, [r7, #8]
 800aa2a:	8912      	ldrh	r2, [r2, #8]
 800aa2c:	9202      	str	r2, [sp, #8]
 800aa2e:	2202      	movs	r2, #2
 800aa30:	9201      	str	r2, [sp, #4]
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	4623      	mov	r3, r4
 800aa36:	4602      	mov	r2, r0
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f002 fe7b 	bl	800d734 <USBH_OpenPipe>
 800aa3e:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	79db      	ldrb	r3, [r3, #7]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d02c      	beq.n	800aaa2 <USBH_MSC_InterfaceInit+0x23a>
 800aa48:	e001      	b.n	800aa4e <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	e02a      	b.n	800aaa4 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	895b      	ldrh	r3, [r3, #10]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d025      	beq.n	800aaa2 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	7919      	ldrb	r1, [r3, #4]
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	79d8      	ldrb	r0, [r3, #7]
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa6a:	68ba      	ldr	r2, [r7, #8]
 800aa6c:	8952      	ldrh	r2, [r2, #10]
 800aa6e:	9202      	str	r2, [sp, #8]
 800aa70:	2202      	movs	r2, #2
 800aa72:	9201      	str	r2, [sp, #4]
 800aa74:	9300      	str	r3, [sp, #0]
 800aa76:	4623      	mov	r3, r4
 800aa78:	4602      	mov	r2, r0
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f002 fe5a 	bl	800d734 <USBH_OpenPipe>
 800aa80:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	791b      	ldrb	r3, [r3, #4]
 800aa86:	2200      	movs	r2, #0
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f006 fc58 	bl	8011340 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	795b      	ldrb	r3, [r3, #5]
 800aa94:	2200      	movs	r2, #0
 800aa96:	4619      	mov	r1, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f006 fc51 	bl	8011340 <USBH_LL_SetToggle>

  return USBH_OK;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	e000      	b.n	800aaa4 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 800aaa2:	2303      	movs	r3, #3
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3714      	adds	r7, #20
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd90      	pop	{r4, r7, pc}

0800aaac <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aaba:	69db      	ldr	r3, [r3, #28]
 800aabc:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	795b      	ldrb	r3, [r3, #5]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00e      	beq.n	800aae4 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	795b      	ldrb	r3, [r3, #5]
 800aaca:	4619      	mov	r1, r3
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f002 fe50 	bl	800d772 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	795b      	ldrb	r3, [r3, #5]
 800aad6:	4619      	mov	r1, r3
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f002 fe7b 	bl	800d7d4 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	791b      	ldrb	r3, [r3, #4]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d00e      	beq.n	800ab0a <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	791b      	ldrb	r3, [r3, #4]
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f002 fe3d 	bl	800d772 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	791b      	ldrb	r3, [r3, #4]
 800aafc:	4619      	mov	r1, r3
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f002 fe68 	bl	800d7d4 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2200      	movs	r2, #0
 800ab08:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab10:	69db      	ldr	r3, [r3, #28]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d00b      	beq.n	800ab2e <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab1c:	69db      	ldr	r3, [r3, #28]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f006 fcca 	bl	80114b8 <free>
    phost->pActiveClass->pData = 0U;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ab2e:	2300      	movs	r3, #0
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab46:	69db      	ldr	r3, [r3, #28]
 800ab48:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab4a:	2301      	movs	r3, #1
 800ab4c:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	7b9b      	ldrb	r3, [r3, #14]
 800ab52:	2b03      	cmp	r3, #3
 800ab54:	d041      	beq.n	800abda <USBH_MSC_ClassRequest+0xa2>
 800ab56:	2b03      	cmp	r3, #3
 800ab58:	dc4b      	bgt.n	800abf2 <USBH_MSC_ClassRequest+0xba>
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d001      	beq.n	800ab62 <USBH_MSC_ClassRequest+0x2a>
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d147      	bne.n	800abf2 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	4619      	mov	r1, r3
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f000 fcf1 	bl	800b54e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
 800ab72:	2b03      	cmp	r3, #3
 800ab74:	d104      	bne.n	800ab80 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800ab80:	7bfb      	ldrb	r3, [r7, #15]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d137      	bne.n	800abf6 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	781b      	ldrb	r3, [r3, #0]
 800ab8a:	2b02      	cmp	r3, #2
 800ab8c:	d804      	bhi.n	800ab98 <USBH_MSC_ClassRequest+0x60>
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	781b      	ldrb	r3, [r3, #0]
 800ab92:	3301      	adds	r3, #1
 800ab94:	b2da      	uxtb	r2, r3
 800ab96:	e000      	b.n	800ab9a <USBH_MSC_ClassRequest+0x62>
 800ab98:	2202      	movs	r2, #2
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800ab9e:	2300      	movs	r3, #0
 800aba0:	73bb      	strb	r3, [r7, #14]
 800aba2:	e014      	b.n	800abce <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800aba4:	7bbb      	ldrb	r3, [r7, #14]
 800aba6:	68ba      	ldr	r2, [r7, #8]
 800aba8:	2134      	movs	r1, #52	; 0x34
 800abaa:	fb01 f303 	mul.w	r3, r1, r3
 800abae:	4413      	add	r3, r2
 800abb0:	3392      	adds	r3, #146	; 0x92
 800abb2:	2202      	movs	r2, #2
 800abb4:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800abb6:	7bbb      	ldrb	r3, [r7, #14]
 800abb8:	68ba      	ldr	r2, [r7, #8]
 800abba:	2134      	movs	r1, #52	; 0x34
 800abbc:	fb01 f303 	mul.w	r3, r1, r3
 800abc0:	4413      	add	r3, r2
 800abc2:	33c1      	adds	r3, #193	; 0xc1
 800abc4:	2200      	movs	r2, #0
 800abc6:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800abc8:	7bbb      	ldrb	r3, [r7, #14]
 800abca:	3301      	adds	r3, #1
 800abcc:	73bb      	strb	r3, [r7, #14]
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	7bba      	ldrb	r2, [r7, #14]
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d3e5      	bcc.n	800aba4 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800abd8:	e00d      	b.n	800abf6 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800abda:	2100      	movs	r1, #0
 800abdc:	6878      	ldr	r0, [r7, #4]
 800abde:	f002 f888 	bl	800ccf2 <USBH_ClrFeature>
 800abe2:	4603      	mov	r3, r0
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d108      	bne.n	800abfa <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	7bda      	ldrb	r2, [r3, #15]
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	739a      	strb	r2, [r3, #14]
      }
      break;
 800abf0:	e003      	b.n	800abfa <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 800abf2:	bf00      	nop
 800abf4:	e002      	b.n	800abfc <USBH_MSC_ClassRequest+0xc4>
      break;
 800abf6:	bf00      	nop
 800abf8:	e000      	b.n	800abfc <USBH_MSC_ClassRequest+0xc4>
      break;
 800abfa:	bf00      	nop
  }

  return status;
 800abfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
	...

0800ac08 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b086      	sub	sp, #24
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac16:	69db      	ldr	r3, [r3, #28]
 800ac18:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800ac22:	2301      	movs	r3, #1
 800ac24:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	7b1b      	ldrb	r3, [r3, #12]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <USBH_MSC_Process+0x2e>
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	f000 8271 	beq.w	800b116 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800ac34:	e272      	b.n	800b11c <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	b29b      	uxth	r3, r3
 800ac42:	429a      	cmp	r2, r3
 800ac44:	f080 824f 	bcs.w	800b0e6 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ac4e:	4619      	mov	r1, r3
 800ac50:	693a      	ldr	r2, [r7, #16]
 800ac52:	2334      	movs	r3, #52	; 0x34
 800ac54:	fb01 f303 	mul.w	r3, r1, r3
 800ac58:	4413      	add	r3, r2
 800ac5a:	3391      	adds	r3, #145	; 0x91
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800ac60:	693b      	ldr	r3, [r7, #16]
 800ac62:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ac66:	4619      	mov	r1, r3
 800ac68:	693a      	ldr	r2, [r7, #16]
 800ac6a:	2334      	movs	r3, #52	; 0x34
 800ac6c:	fb01 f303 	mul.w	r3, r1, r3
 800ac70:	4413      	add	r3, r2
 800ac72:	3390      	adds	r3, #144	; 0x90
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	2b08      	cmp	r3, #8
 800ac78:	f200 8243 	bhi.w	800b102 <USBH_MSC_Process+0x4fa>
 800ac7c:	a201      	add	r2, pc, #4	; (adr r2, 800ac84 <USBH_MSC_Process+0x7c>)
 800ac7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac82:	bf00      	nop
 800ac84:	0800aca9 	.word	0x0800aca9
 800ac88:	0800b103 	.word	0x0800b103
 800ac8c:	0800ad71 	.word	0x0800ad71
 800ac90:	0800aef5 	.word	0x0800aef5
 800ac94:	0800accf 	.word	0x0800accf
 800ac98:	0800afc1 	.word	0x0800afc1
 800ac9c:	0800b103 	.word	0x0800b103
 800aca0:	0800b103 	.word	0x0800b103
 800aca4:	0800b0d5 	.word	0x0800b0d5
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acae:	4619      	mov	r1, r3
 800acb0:	693a      	ldr	r2, [r7, #16]
 800acb2:	2334      	movs	r3, #52	; 0x34
 800acb4:	fb01 f303 	mul.w	r3, r1, r3
 800acb8:	4413      	add	r3, r2
 800acba:	3390      	adds	r3, #144	; 0x90
 800acbc:	2204      	movs	r2, #4
 800acbe:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800accc:	e222      	b.n	800b114 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acd4:	b2d9      	uxtb	r1, r3
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800acdc:	461a      	mov	r2, r3
 800acde:	2334      	movs	r3, #52	; 0x34
 800ace0:	fb02 f303 	mul.w	r3, r2, r3
 800ace4:	3398      	adds	r3, #152	; 0x98
 800ace6:	693a      	ldr	r2, [r7, #16]
 800ace8:	4413      	add	r3, r2
 800acea:	3307      	adds	r3, #7
 800acec:	461a      	mov	r2, r3
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f000 ff6a 	bl	800bbc8 <USBH_MSC_SCSI_Inquiry>
 800acf4:	4603      	mov	r3, r0
 800acf6:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800acf8:	7bfb      	ldrb	r3, [r7, #15]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10b      	bne.n	800ad16 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad04:	4619      	mov	r1, r3
 800ad06:	693a      	ldr	r2, [r7, #16]
 800ad08:	2334      	movs	r3, #52	; 0x34
 800ad0a:	fb01 f303 	mul.w	r3, r1, r3
 800ad0e:	4413      	add	r3, r2
 800ad10:	3390      	adds	r3, #144	; 0x90
 800ad12:	2202      	movs	r2, #2
 800ad14:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800ad16:	7bfb      	ldrb	r3, [r7, #15]
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d10c      	bne.n	800ad36 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad22:	4619      	mov	r1, r3
 800ad24:	693a      	ldr	r2, [r7, #16]
 800ad26:	2334      	movs	r3, #52	; 0x34
 800ad28:	fb01 f303 	mul.w	r3, r1, r3
 800ad2c:	4413      	add	r3, r2
 800ad2e:	3390      	adds	r3, #144	; 0x90
 800ad30:	2205      	movs	r2, #5
 800ad32:	701a      	strb	r2, [r3, #0]
            break;
 800ad34:	e1e7      	b.n	800b106 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	2b04      	cmp	r3, #4
 800ad3a:	f040 81e4 	bne.w	800b106 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad44:	4619      	mov	r1, r3
 800ad46:	693a      	ldr	r2, [r7, #16]
 800ad48:	2334      	movs	r3, #52	; 0x34
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	4413      	add	r3, r2
 800ad50:	3390      	adds	r3, #144	; 0x90
 800ad52:	2201      	movs	r2, #1
 800ad54:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	693a      	ldr	r2, [r7, #16]
 800ad60:	2334      	movs	r3, #52	; 0x34
 800ad62:	fb01 f303 	mul.w	r3, r1, r3
 800ad66:	4413      	add	r3, r2
 800ad68:	3391      	adds	r3, #145	; 0x91
 800ad6a:	2202      	movs	r2, #2
 800ad6c:	701a      	strb	r2, [r3, #0]
            break;
 800ad6e:	e1ca      	b.n	800b106 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad76:	b2db      	uxtb	r3, r3
 800ad78:	4619      	mov	r1, r3
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 fe66 	bl	800ba4c <USBH_MSC_SCSI_TestUnitReady>
 800ad80:	4603      	mov	r3, r0
 800ad82:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800ad84:	7bbb      	ldrb	r3, [r7, #14]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d149      	bne.n	800ae1e <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ad90:	4619      	mov	r1, r3
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	2334      	movs	r3, #52	; 0x34
 800ad96:	fb01 f303 	mul.w	r3, r1, r3
 800ad9a:	4413      	add	r3, r2
 800ad9c:	3392      	adds	r3, #146	; 0x92
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00c      	beq.n	800adbe <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adaa:	4619      	mov	r1, r3
 800adac:	693a      	ldr	r2, [r7, #16]
 800adae:	2334      	movs	r3, #52	; 0x34
 800adb0:	fb01 f303 	mul.w	r3, r1, r3
 800adb4:	4413      	add	r3, r2
 800adb6:	33c1      	adds	r3, #193	; 0xc1
 800adb8:	2201      	movs	r2, #1
 800adba:	701a      	strb	r2, [r3, #0]
 800adbc:	e00b      	b.n	800add6 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adc4:	4619      	mov	r1, r3
 800adc6:	693a      	ldr	r2, [r7, #16]
 800adc8:	2334      	movs	r3, #52	; 0x34
 800adca:	fb01 f303 	mul.w	r3, r1, r3
 800adce:	4413      	add	r3, r2
 800add0:	33c1      	adds	r3, #193	; 0xc1
 800add2:	2200      	movs	r2, #0
 800add4:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800addc:	4619      	mov	r1, r3
 800adde:	693a      	ldr	r2, [r7, #16]
 800ade0:	2334      	movs	r3, #52	; 0x34
 800ade2:	fb01 f303 	mul.w	r3, r1, r3
 800ade6:	4413      	add	r3, r2
 800ade8:	3390      	adds	r3, #144	; 0x90
 800adea:	2203      	movs	r2, #3
 800adec:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800adf4:	4619      	mov	r1, r3
 800adf6:	693a      	ldr	r2, [r7, #16]
 800adf8:	2334      	movs	r3, #52	; 0x34
 800adfa:	fb01 f303 	mul.w	r3, r1, r3
 800adfe:	4413      	add	r3, r2
 800ae00:	3391      	adds	r3, #145	; 0x91
 800ae02:	2200      	movs	r2, #0
 800ae04:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800ae06:	693b      	ldr	r3, [r7, #16]
 800ae08:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	693a      	ldr	r2, [r7, #16]
 800ae10:	2334      	movs	r3, #52	; 0x34
 800ae12:	fb01 f303 	mul.w	r3, r1, r3
 800ae16:	4413      	add	r3, r2
 800ae18:	3392      	adds	r3, #146	; 0x92
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800ae1e:	7bbb      	ldrb	r3, [r7, #14]
 800ae20:	2b02      	cmp	r3, #2
 800ae22:	d14a      	bne.n	800aeba <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	693a      	ldr	r2, [r7, #16]
 800ae2e:	2334      	movs	r3, #52	; 0x34
 800ae30:	fb01 f303 	mul.w	r3, r1, r3
 800ae34:	4413      	add	r3, r2
 800ae36:	3392      	adds	r3, #146	; 0x92
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	2b02      	cmp	r3, #2
 800ae3c:	d00c      	beq.n	800ae58 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae44:	4619      	mov	r1, r3
 800ae46:	693a      	ldr	r2, [r7, #16]
 800ae48:	2334      	movs	r3, #52	; 0x34
 800ae4a:	fb01 f303 	mul.w	r3, r1, r3
 800ae4e:	4413      	add	r3, r2
 800ae50:	33c1      	adds	r3, #193	; 0xc1
 800ae52:	2201      	movs	r2, #1
 800ae54:	701a      	strb	r2, [r3, #0]
 800ae56:	e00b      	b.n	800ae70 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae5e:	4619      	mov	r1, r3
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	2334      	movs	r3, #52	; 0x34
 800ae64:	fb01 f303 	mul.w	r3, r1, r3
 800ae68:	4413      	add	r3, r2
 800ae6a:	33c1      	adds	r3, #193	; 0xc1
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae76:	4619      	mov	r1, r3
 800ae78:	693a      	ldr	r2, [r7, #16]
 800ae7a:	2334      	movs	r3, #52	; 0x34
 800ae7c:	fb01 f303 	mul.w	r3, r1, r3
 800ae80:	4413      	add	r3, r2
 800ae82:	3390      	adds	r3, #144	; 0x90
 800ae84:	2205      	movs	r2, #5
 800ae86:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ae8e:	4619      	mov	r1, r3
 800ae90:	693a      	ldr	r2, [r7, #16]
 800ae92:	2334      	movs	r3, #52	; 0x34
 800ae94:	fb01 f303 	mul.w	r3, r1, r3
 800ae98:	4413      	add	r3, r2
 800ae9a:	3391      	adds	r3, #145	; 0x91
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aea6:	4619      	mov	r1, r3
 800aea8:	693a      	ldr	r2, [r7, #16]
 800aeaa:	2334      	movs	r3, #52	; 0x34
 800aeac:	fb01 f303 	mul.w	r3, r1, r3
 800aeb0:	4413      	add	r3, r2
 800aeb2:	3392      	adds	r3, #146	; 0x92
 800aeb4:	2202      	movs	r2, #2
 800aeb6:	701a      	strb	r2, [r3, #0]
            break;
 800aeb8:	e127      	b.n	800b10a <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800aeba:	7bbb      	ldrb	r3, [r7, #14]
 800aebc:	2b04      	cmp	r3, #4
 800aebe:	f040 8124 	bne.w	800b10a <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aec8:	4619      	mov	r1, r3
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	2334      	movs	r3, #52	; 0x34
 800aece:	fb01 f303 	mul.w	r3, r1, r3
 800aed2:	4413      	add	r3, r2
 800aed4:	3390      	adds	r3, #144	; 0x90
 800aed6:	2201      	movs	r2, #1
 800aed8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800aeda:	693b      	ldr	r3, [r7, #16]
 800aedc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aee0:	4619      	mov	r1, r3
 800aee2:	693a      	ldr	r2, [r7, #16]
 800aee4:	2334      	movs	r3, #52	; 0x34
 800aee6:	fb01 f303 	mul.w	r3, r1, r3
 800aeea:	4413      	add	r3, r2
 800aeec:	3391      	adds	r3, #145	; 0x91
 800aeee:	2202      	movs	r2, #2
 800aef0:	701a      	strb	r2, [r3, #0]
            break;
 800aef2:	e10a      	b.n	800b10a <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aefa:	b2d9      	uxtb	r1, r3
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af02:	461a      	mov	r2, r3
 800af04:	2334      	movs	r3, #52	; 0x34
 800af06:	fb02 f303 	mul.w	r3, r2, r3
 800af0a:	3390      	adds	r3, #144	; 0x90
 800af0c:	693a      	ldr	r2, [r7, #16]
 800af0e:	4413      	add	r3, r2
 800af10:	3304      	adds	r3, #4
 800af12:	461a      	mov	r2, r3
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fddc 	bl	800bad2 <USBH_MSC_SCSI_ReadCapacity>
 800af1a:	4603      	mov	r3, r0
 800af1c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800af1e:	7bfb      	ldrb	r3, [r7, #15]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d120      	bne.n	800af66 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af2a:	4619      	mov	r1, r3
 800af2c:	693a      	ldr	r2, [r7, #16]
 800af2e:	2334      	movs	r3, #52	; 0x34
 800af30:	fb01 f303 	mul.w	r3, r1, r3
 800af34:	4413      	add	r3, r2
 800af36:	3390      	adds	r3, #144	; 0x90
 800af38:	2201      	movs	r2, #1
 800af3a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af42:	4619      	mov	r1, r3
 800af44:	693a      	ldr	r2, [r7, #16]
 800af46:	2334      	movs	r3, #52	; 0x34
 800af48:	fb01 f303 	mul.w	r3, r1, r3
 800af4c:	4413      	add	r3, r2
 800af4e:	3391      	adds	r3, #145	; 0x91
 800af50:	2200      	movs	r2, #0
 800af52:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800af54:	693b      	ldr	r3, [r7, #16]
 800af56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af5a:	3301      	adds	r3, #1
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800af64:	e0d3      	b.n	800b10e <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800af66:	7bfb      	ldrb	r3, [r7, #15]
 800af68:	2b02      	cmp	r3, #2
 800af6a:	d10c      	bne.n	800af86 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800af6c:	693b      	ldr	r3, [r7, #16]
 800af6e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af72:	4619      	mov	r1, r3
 800af74:	693a      	ldr	r2, [r7, #16]
 800af76:	2334      	movs	r3, #52	; 0x34
 800af78:	fb01 f303 	mul.w	r3, r1, r3
 800af7c:	4413      	add	r3, r2
 800af7e:	3390      	adds	r3, #144	; 0x90
 800af80:	2205      	movs	r2, #5
 800af82:	701a      	strb	r2, [r3, #0]
            break;
 800af84:	e0c3      	b.n	800b10e <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800af86:	7bfb      	ldrb	r3, [r7, #15]
 800af88:	2b04      	cmp	r3, #4
 800af8a:	f040 80c0 	bne.w	800b10e <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800af8e:	693b      	ldr	r3, [r7, #16]
 800af90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800af94:	4619      	mov	r1, r3
 800af96:	693a      	ldr	r2, [r7, #16]
 800af98:	2334      	movs	r3, #52	; 0x34
 800af9a:	fb01 f303 	mul.w	r3, r1, r3
 800af9e:	4413      	add	r3, r2
 800afa0:	3390      	adds	r3, #144	; 0x90
 800afa2:	2201      	movs	r2, #1
 800afa4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afac:	4619      	mov	r1, r3
 800afae:	693a      	ldr	r2, [r7, #16]
 800afb0:	2334      	movs	r3, #52	; 0x34
 800afb2:	fb01 f303 	mul.w	r3, r1, r3
 800afb6:	4413      	add	r3, r2
 800afb8:	3391      	adds	r3, #145	; 0x91
 800afba:	2202      	movs	r2, #2
 800afbc:	701a      	strb	r2, [r3, #0]
            break;
 800afbe:	e0a6      	b.n	800b10e <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afc6:	b2d9      	uxtb	r1, r3
 800afc8:	693b      	ldr	r3, [r7, #16]
 800afca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800afce:	461a      	mov	r2, r3
 800afd0:	2334      	movs	r3, #52	; 0x34
 800afd2:	fb02 f303 	mul.w	r3, r2, r3
 800afd6:	3398      	adds	r3, #152	; 0x98
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	4413      	add	r3, r2
 800afdc:	3304      	adds	r3, #4
 800afde:	461a      	mov	r2, r3
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 fe96 	bl	800bd12 <USBH_MSC_SCSI_RequestSense>
 800afe6:	4603      	mov	r3, r0
 800afe8:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800afea:	7bfb      	ldrb	r3, [r7, #15]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d145      	bne.n	800b07c <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800aff6:	4619      	mov	r1, r3
 800aff8:	693a      	ldr	r2, [r7, #16]
 800affa:	2334      	movs	r3, #52	; 0x34
 800affc:	fb01 f303 	mul.w	r3, r1, r3
 800b000:	4413      	add	r3, r2
 800b002:	339c      	adds	r3, #156	; 0x9c
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	2b06      	cmp	r3, #6
 800b008:	d00c      	beq.n	800b024 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b010:	4619      	mov	r1, r3
 800b012:	693a      	ldr	r2, [r7, #16]
 800b014:	2334      	movs	r3, #52	; 0x34
 800b016:	fb01 f303 	mul.w	r3, r1, r3
 800b01a:	4413      	add	r3, r2
 800b01c:	339c      	adds	r3, #156	; 0x9c
 800b01e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800b020:	2b02      	cmp	r3, #2
 800b022:	d117      	bne.n	800b054 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800b030:	1ad3      	subs	r3, r2, r3
 800b032:	f242 720f 	movw	r2, #9999	; 0x270f
 800b036:	4293      	cmp	r3, r2
 800b038:	d80c      	bhi.n	800b054 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b040:	4619      	mov	r1, r3
 800b042:	693a      	ldr	r2, [r7, #16]
 800b044:	2334      	movs	r3, #52	; 0x34
 800b046:	fb01 f303 	mul.w	r3, r1, r3
 800b04a:	4413      	add	r3, r2
 800b04c:	3390      	adds	r3, #144	; 0x90
 800b04e:	2202      	movs	r2, #2
 800b050:	701a      	strb	r2, [r3, #0]
                  break;
 800b052:	e05f      	b.n	800b114 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b05a:	4619      	mov	r1, r3
 800b05c:	693a      	ldr	r2, [r7, #16]
 800b05e:	2334      	movs	r3, #52	; 0x34
 800b060:	fb01 f303 	mul.w	r3, r1, r3
 800b064:	4413      	add	r3, r2
 800b066:	3390      	adds	r3, #144	; 0x90
 800b068:	2201      	movs	r2, #1
 800b06a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b072:	3301      	adds	r3, #1
 800b074:	b29a      	uxth	r2, r3
 800b076:	693b      	ldr	r3, [r7, #16]
 800b078:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d10c      	bne.n	800b09c <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b088:	4619      	mov	r1, r3
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	2334      	movs	r3, #52	; 0x34
 800b08e:	fb01 f303 	mul.w	r3, r1, r3
 800b092:	4413      	add	r3, r2
 800b094:	3390      	adds	r3, #144	; 0x90
 800b096:	2208      	movs	r2, #8
 800b098:	701a      	strb	r2, [r3, #0]
            break;
 800b09a:	e03a      	b.n	800b112 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b09c:	7bfb      	ldrb	r3, [r7, #15]
 800b09e:	2b04      	cmp	r3, #4
 800b0a0:	d137      	bne.n	800b112 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800b0a2:	693b      	ldr	r3, [r7, #16]
 800b0a4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	693a      	ldr	r2, [r7, #16]
 800b0ac:	2334      	movs	r3, #52	; 0x34
 800b0ae:	fb01 f303 	mul.w	r3, r1, r3
 800b0b2:	4413      	add	r3, r2
 800b0b4:	3390      	adds	r3, #144	; 0x90
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	693a      	ldr	r2, [r7, #16]
 800b0c4:	2334      	movs	r3, #52	; 0x34
 800b0c6:	fb01 f303 	mul.w	r3, r1, r3
 800b0ca:	4413      	add	r3, r2
 800b0cc:	3391      	adds	r3, #145	; 0x91
 800b0ce:	2202      	movs	r2, #2
 800b0d0:	701a      	strb	r2, [r3, #0]
            break;
 800b0d2:	e01e      	b.n	800b112 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800b0da:	3301      	adds	r3, #1
 800b0dc:	b29a      	uxth	r2, r3
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800b0e4:	e016      	b.n	800b114 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b0fa:	2102      	movs	r1, #2
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	4798      	blx	r3
      break;
 800b100:	e00c      	b.n	800b11c <USBH_MSC_Process+0x514>
            break;
 800b102:	bf00      	nop
 800b104:	e00a      	b.n	800b11c <USBH_MSC_Process+0x514>
            break;
 800b106:	bf00      	nop
 800b108:	e008      	b.n	800b11c <USBH_MSC_Process+0x514>
            break;
 800b10a:	bf00      	nop
 800b10c:	e006      	b.n	800b11c <USBH_MSC_Process+0x514>
            break;
 800b10e:	bf00      	nop
 800b110:	e004      	b.n	800b11c <USBH_MSC_Process+0x514>
            break;
 800b112:	bf00      	nop
      break;
 800b114:	e002      	b.n	800b11c <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800b116:	2300      	movs	r3, #0
 800b118:	75fb      	strb	r3, [r7, #23]
      break;
 800b11a:	bf00      	nop
  }
  return error;
 800b11c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3718      	adds	r7, #24
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop

0800b128 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	370c      	adds	r7, #12
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr

0800b13e <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b13e:	b580      	push	{r7, lr}
 800b140:	b088      	sub	sp, #32
 800b142:	af02      	add	r7, sp, #8
 800b144:	6078      	str	r0, [r7, #4]
 800b146:	460b      	mov	r3, r1
 800b148:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b150:	69db      	ldr	r3, [r3, #28]
 800b152:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800b154:	2301      	movs	r3, #1
 800b156:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800b158:	2301      	movs	r3, #1
 800b15a:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800b15c:	78fb      	ldrb	r3, [r7, #3]
 800b15e:	693a      	ldr	r2, [r7, #16]
 800b160:	2134      	movs	r1, #52	; 0x34
 800b162:	fb01 f303 	mul.w	r3, r1, r3
 800b166:	4413      	add	r3, r2
 800b168:	3390      	adds	r3, #144	; 0x90
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	2b07      	cmp	r3, #7
 800b16e:	d03c      	beq.n	800b1ea <USBH_MSC_RdWrProcess+0xac>
 800b170:	2b07      	cmp	r3, #7
 800b172:	f300 80a7 	bgt.w	800b2c4 <USBH_MSC_RdWrProcess+0x186>
 800b176:	2b05      	cmp	r3, #5
 800b178:	d06c      	beq.n	800b254 <USBH_MSC_RdWrProcess+0x116>
 800b17a:	2b06      	cmp	r3, #6
 800b17c:	f040 80a2 	bne.w	800b2c4 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800b180:	78f9      	ldrb	r1, [r7, #3]
 800b182:	2300      	movs	r3, #0
 800b184:	9300      	str	r3, [sp, #0]
 800b186:	2300      	movs	r3, #0
 800b188:	2200      	movs	r2, #0
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 fea5 	bl	800beda <USBH_MSC_SCSI_Read>
 800b190:	4603      	mov	r3, r0
 800b192:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b194:	7bfb      	ldrb	r3, [r7, #15]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d10b      	bne.n	800b1b2 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b19a:	78fb      	ldrb	r3, [r7, #3]
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	2134      	movs	r1, #52	; 0x34
 800b1a0:	fb01 f303 	mul.w	r3, r1, r3
 800b1a4:	4413      	add	r3, r2
 800b1a6:	3390      	adds	r3, #144	; 0x90
 800b1a8:	2201      	movs	r2, #1
 800b1aa:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b1b0:	e08a      	b.n	800b2c8 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 800b1b2:	7bfb      	ldrb	r3, [r7, #15]
 800b1b4:	2b02      	cmp	r3, #2
 800b1b6:	d109      	bne.n	800b1cc <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b1b8:	78fb      	ldrb	r3, [r7, #3]
 800b1ba:	693a      	ldr	r2, [r7, #16]
 800b1bc:	2134      	movs	r1, #52	; 0x34
 800b1be:	fb01 f303 	mul.w	r3, r1, r3
 800b1c2:	4413      	add	r3, r2
 800b1c4:	3390      	adds	r3, #144	; 0x90
 800b1c6:	2205      	movs	r2, #5
 800b1c8:	701a      	strb	r2, [r3, #0]
      break;
 800b1ca:	e07d      	b.n	800b2c8 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b1cc:	7bfb      	ldrb	r3, [r7, #15]
 800b1ce:	2b04      	cmp	r3, #4
 800b1d0:	d17a      	bne.n	800b2c8 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b1d2:	78fb      	ldrb	r3, [r7, #3]
 800b1d4:	693a      	ldr	r2, [r7, #16]
 800b1d6:	2134      	movs	r1, #52	; 0x34
 800b1d8:	fb01 f303 	mul.w	r3, r1, r3
 800b1dc:	4413      	add	r3, r2
 800b1de:	3390      	adds	r3, #144	; 0x90
 800b1e0:	2208      	movs	r2, #8
 800b1e2:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b1e4:	2302      	movs	r3, #2
 800b1e6:	75fb      	strb	r3, [r7, #23]
      break;
 800b1e8:	e06e      	b.n	800b2c8 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800b1ea:	78f9      	ldrb	r1, [r7, #3]
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9300      	str	r3, [sp, #0]
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 fe05 	bl	800be04 <USBH_MSC_SCSI_Write>
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b1fe:	7bfb      	ldrb	r3, [r7, #15]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d10b      	bne.n	800b21c <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b204:	78fb      	ldrb	r3, [r7, #3]
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	2134      	movs	r1, #52	; 0x34
 800b20a:	fb01 f303 	mul.w	r3, r1, r3
 800b20e:	4413      	add	r3, r2
 800b210:	3390      	adds	r3, #144	; 0x90
 800b212:	2201      	movs	r2, #1
 800b214:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b21a:	e057      	b.n	800b2cc <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 800b21c:	7bfb      	ldrb	r3, [r7, #15]
 800b21e:	2b02      	cmp	r3, #2
 800b220:	d109      	bne.n	800b236 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800b222:	78fb      	ldrb	r3, [r7, #3]
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	2134      	movs	r1, #52	; 0x34
 800b228:	fb01 f303 	mul.w	r3, r1, r3
 800b22c:	4413      	add	r3, r2
 800b22e:	3390      	adds	r3, #144	; 0x90
 800b230:	2205      	movs	r2, #5
 800b232:	701a      	strb	r2, [r3, #0]
      break;
 800b234:	e04a      	b.n	800b2cc <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b236:	7bfb      	ldrb	r3, [r7, #15]
 800b238:	2b04      	cmp	r3, #4
 800b23a:	d147      	bne.n	800b2cc <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b23c:	78fb      	ldrb	r3, [r7, #3]
 800b23e:	693a      	ldr	r2, [r7, #16]
 800b240:	2134      	movs	r1, #52	; 0x34
 800b242:	fb01 f303 	mul.w	r3, r1, r3
 800b246:	4413      	add	r3, r2
 800b248:	3390      	adds	r3, #144	; 0x90
 800b24a:	2208      	movs	r2, #8
 800b24c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b24e:	2302      	movs	r3, #2
 800b250:	75fb      	strb	r3, [r7, #23]
      break;
 800b252:	e03b      	b.n	800b2cc <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800b254:	78fb      	ldrb	r3, [r7, #3]
 800b256:	2234      	movs	r2, #52	; 0x34
 800b258:	fb02 f303 	mul.w	r3, r2, r3
 800b25c:	3398      	adds	r3, #152	; 0x98
 800b25e:	693a      	ldr	r2, [r7, #16]
 800b260:	4413      	add	r3, r2
 800b262:	1d1a      	adds	r2, r3, #4
 800b264:	78fb      	ldrb	r3, [r7, #3]
 800b266:	4619      	mov	r1, r3
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 fd52 	bl	800bd12 <USBH_MSC_SCSI_RequestSense>
 800b26e:	4603      	mov	r3, r0
 800b270:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800b272:	7bfb      	ldrb	r3, [r7, #15]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d113      	bne.n	800b2a0 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800b278:	78fb      	ldrb	r3, [r7, #3]
 800b27a:	693a      	ldr	r2, [r7, #16]
 800b27c:	2134      	movs	r1, #52	; 0x34
 800b27e:	fb01 f303 	mul.w	r3, r1, r3
 800b282:	4413      	add	r3, r2
 800b284:	3390      	adds	r3, #144	; 0x90
 800b286:	2201      	movs	r2, #1
 800b288:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800b28a:	78fb      	ldrb	r3, [r7, #3]
 800b28c:	693a      	ldr	r2, [r7, #16]
 800b28e:	2134      	movs	r1, #52	; 0x34
 800b290:	fb01 f303 	mul.w	r3, r1, r3
 800b294:	4413      	add	r3, r2
 800b296:	3391      	adds	r3, #145	; 0x91
 800b298:	2202      	movs	r2, #2
 800b29a:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800b29c:	2302      	movs	r3, #2
 800b29e:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800b2a0:	7bfb      	ldrb	r3, [r7, #15]
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	d014      	beq.n	800b2d0 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800b2a6:	7bfb      	ldrb	r3, [r7, #15]
 800b2a8:	2b04      	cmp	r3, #4
 800b2aa:	d111      	bne.n	800b2d0 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800b2ac:	78fb      	ldrb	r3, [r7, #3]
 800b2ae:	693a      	ldr	r2, [r7, #16]
 800b2b0:	2134      	movs	r1, #52	; 0x34
 800b2b2:	fb01 f303 	mul.w	r3, r1, r3
 800b2b6:	4413      	add	r3, r2
 800b2b8:	3390      	adds	r3, #144	; 0x90
 800b2ba:	2208      	movs	r2, #8
 800b2bc:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800b2be:	2302      	movs	r3, #2
 800b2c0:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b2c2:	e005      	b.n	800b2d0 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 800b2c4:	bf00      	nop
 800b2c6:	e004      	b.n	800b2d2 <USBH_MSC_RdWrProcess+0x194>
      break;
 800b2c8:	bf00      	nop
 800b2ca:	e002      	b.n	800b2d2 <USBH_MSC_RdWrProcess+0x194>
      break;
 800b2cc:	bf00      	nop
 800b2ce:	e000      	b.n	800b2d2 <USBH_MSC_RdWrProcess+0x194>
      break;
 800b2d0:	bf00      	nop

  }
  return error;
 800b2d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3718      	adds	r7, #24
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b2dc:	b480      	push	{r7}
 800b2de:	b085      	sub	sp, #20
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b2ee:	69db      	ldr	r3, [r3, #28]
 800b2f0:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	781b      	ldrb	r3, [r3, #0]
 800b2f6:	b2db      	uxtb	r3, r3
 800b2f8:	2b0b      	cmp	r3, #11
 800b2fa:	d10c      	bne.n	800b316 <USBH_MSC_UnitIsReady+0x3a>
 800b2fc:	78fb      	ldrb	r3, [r7, #3]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	2134      	movs	r1, #52	; 0x34
 800b302:	fb01 f303 	mul.w	r3, r1, r3
 800b306:	4413      	add	r3, r2
 800b308:	3391      	adds	r3, #145	; 0x91
 800b30a:	781b      	ldrb	r3, [r3, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d102      	bne.n	800b316 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800b310:	2301      	movs	r3, #1
 800b312:	73fb      	strb	r3, [r7, #15]
 800b314:	e001      	b.n	800b31a <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800b316:	2300      	movs	r3, #0
 800b318:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800b31a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3714      	adds	r7, #20
 800b320:	46bd      	mov	sp, r7
 800b322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b326:	4770      	bx	lr

0800b328 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b086      	sub	sp, #24
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	460b      	mov	r3, r1
 800b332:	607a      	str	r2, [r7, #4]
 800b334:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b33c:	69db      	ldr	r3, [r3, #28]
 800b33e:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	b2db      	uxtb	r3, r3
 800b346:	2b0b      	cmp	r3, #11
 800b348:	d10d      	bne.n	800b366 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800b34a:	7afb      	ldrb	r3, [r7, #11]
 800b34c:	2234      	movs	r2, #52	; 0x34
 800b34e:	fb02 f303 	mul.w	r3, r2, r3
 800b352:	3390      	adds	r3, #144	; 0x90
 800b354:	697a      	ldr	r2, [r7, #20]
 800b356:	4413      	add	r3, r2
 800b358:	2234      	movs	r2, #52	; 0x34
 800b35a:	4619      	mov	r1, r3
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	f006 f9cd 	bl	80116fc <memcpy>
    return USBH_OK;
 800b362:	2300      	movs	r3, #0
 800b364:	e000      	b.n	800b368 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800b366:	2302      	movs	r3, #2
  }
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3718      	adds	r7, #24
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b088      	sub	sp, #32
 800b374:	af02      	add	r7, sp, #8
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	607a      	str	r2, [r7, #4]
 800b37a:	603b      	str	r3, [r7, #0]
 800b37c:	460b      	mov	r3, r1
 800b37e:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b386:	69db      	ldr	r3, [r3, #28]
 800b388:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b390:	b2db      	uxtb	r3, r3
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00e      	beq.n	800b3b4 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b39c:	2b0b      	cmp	r3, #11
 800b39e:	d109      	bne.n	800b3b4 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b3a0:	7afb      	ldrb	r3, [r7, #11]
 800b3a2:	697a      	ldr	r2, [r7, #20]
 800b3a4:	2134      	movs	r1, #52	; 0x34
 800b3a6:	fb01 f303 	mul.w	r3, r1, r3
 800b3aa:	4413      	add	r3, r2
 800b3ac:	3390      	adds	r3, #144	; 0x90
 800b3ae:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d001      	beq.n	800b3b8 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800b3b4:	2302      	movs	r3, #2
 800b3b6:	e040      	b.n	800b43a <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	2206      	movs	r2, #6
 800b3bc:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800b3be:	7afb      	ldrb	r3, [r7, #11]
 800b3c0:	697a      	ldr	r2, [r7, #20]
 800b3c2:	2134      	movs	r1, #52	; 0x34
 800b3c4:	fb01 f303 	mul.w	r3, r1, r3
 800b3c8:	4413      	add	r3, r2
 800b3ca:	3390      	adds	r3, #144	; 0x90
 800b3cc:	2206      	movs	r2, #6
 800b3ce:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b3d0:	7afb      	ldrb	r3, [r7, #11]
 800b3d2:	b29a      	uxth	r2, r3
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800b3da:	7af9      	ldrb	r1, [r7, #11]
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	68f8      	ldr	r0, [r7, #12]
 800b3e6:	f000 fd78 	bl	800beda <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b3f0:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b3f2:	e016      	b.n	800b422 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	1ad2      	subs	r2, r2, r3
 800b3fe:	6a3b      	ldr	r3, [r7, #32]
 800b400:	f242 7110 	movw	r1, #10000	; 0x2710
 800b404:	fb01 f303 	mul.w	r3, r1, r3
 800b408:	429a      	cmp	r2, r3
 800b40a:	d805      	bhi.n	800b418 <USBH_MSC_Read+0xa8>
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b412:	b2db      	uxtb	r3, r3
 800b414:	2b00      	cmp	r3, #0
 800b416:	d104      	bne.n	800b422 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	2201      	movs	r2, #1
 800b41c:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b41e:	2302      	movs	r3, #2
 800b420:	e00b      	b.n	800b43a <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b422:	7afb      	ldrb	r3, [r7, #11]
 800b424:	4619      	mov	r1, r3
 800b426:	68f8      	ldr	r0, [r7, #12]
 800b428:	f7ff fe89 	bl	800b13e <USBH_MSC_RdWrProcess>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d0e0      	beq.n	800b3f4 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	2201      	movs	r2, #1
 800b436:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800b438:	2300      	movs	r3, #0
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3718      	adds	r7, #24
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}

0800b442 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800b442:	b580      	push	{r7, lr}
 800b444:	b088      	sub	sp, #32
 800b446:	af02      	add	r7, sp, #8
 800b448:	60f8      	str	r0, [r7, #12]
 800b44a:	607a      	str	r2, [r7, #4]
 800b44c:	603b      	str	r3, [r7, #0]
 800b44e:	460b      	mov	r3, r1
 800b450:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b458:	69db      	ldr	r3, [r3, #28]
 800b45a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b462:	b2db      	uxtb	r3, r3
 800b464:	2b00      	cmp	r3, #0
 800b466:	d00e      	beq.n	800b486 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	781b      	ldrb	r3, [r3, #0]
 800b46c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800b46e:	2b0b      	cmp	r3, #11
 800b470:	d109      	bne.n	800b486 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800b472:	7afb      	ldrb	r3, [r7, #11]
 800b474:	697a      	ldr	r2, [r7, #20]
 800b476:	2134      	movs	r1, #52	; 0x34
 800b478:	fb01 f303 	mul.w	r3, r1, r3
 800b47c:	4413      	add	r3, r2
 800b47e:	3390      	adds	r3, #144	; 0x90
 800b480:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800b482:	2b01      	cmp	r3, #1
 800b484:	d001      	beq.n	800b48a <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800b486:	2302      	movs	r3, #2
 800b488:	e040      	b.n	800b50c <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	2207      	movs	r2, #7
 800b48e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800b490:	7afb      	ldrb	r3, [r7, #11]
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	2134      	movs	r1, #52	; 0x34
 800b496:	fb01 f303 	mul.w	r3, r1, r3
 800b49a:	4413      	add	r3, r2
 800b49c:	3390      	adds	r3, #144	; 0x90
 800b49e:	2207      	movs	r2, #7
 800b4a0:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800b4a2:	7afb      	ldrb	r3, [r7, #11]
 800b4a4:	b29a      	uxth	r2, r3
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800b4ac:	7af9      	ldrb	r1, [r7, #11]
 800b4ae:	6a3b      	ldr	r3, [r7, #32]
 800b4b0:	9300      	str	r3, [sp, #0]
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	687a      	ldr	r2, [r7, #4]
 800b4b6:	68f8      	ldr	r0, [r7, #12]
 800b4b8:	f000 fca4 	bl	800be04 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b4c2:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b4c4:	e016      	b.n	800b4f4 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	1ad2      	subs	r2, r2, r3
 800b4d0:	6a3b      	ldr	r3, [r7, #32]
 800b4d2:	f242 7110 	movw	r1, #10000	; 0x2710
 800b4d6:	fb01 f303 	mul.w	r3, r1, r3
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d805      	bhi.n	800b4ea <USBH_MSC_Write+0xa8>
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d104      	bne.n	800b4f4 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800b4ea:	697b      	ldr	r3, [r7, #20]
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800b4f0:	2302      	movs	r3, #2
 800b4f2:	e00b      	b.n	800b50c <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800b4f4:	7afb      	ldrb	r3, [r7, #11]
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	68f8      	ldr	r0, [r7, #12]
 800b4fa:	f7ff fe20 	bl	800b13e <USBH_MSC_RdWrProcess>
 800b4fe:	4603      	mov	r3, r0
 800b500:	2b01      	cmp	r3, #1
 800b502:	d0e0      	beq.n	800b4c6 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	2201      	movs	r2, #1
 800b508:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800b50a:	2300      	movs	r3, #0
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3718      	adds	r7, #24
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2221      	movs	r2, #33	; 0x21
 800b520:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	22ff      	movs	r2, #255	; 0xff
 800b526:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	2200      	movs	r2, #0
 800b532:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2200      	movs	r2, #0
 800b538:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800b53a:	2200      	movs	r2, #0
 800b53c:	2100      	movs	r1, #0
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f001 fea6 	bl	800d290 <USBH_CtlReq>
 800b544:	4603      	mov	r3, r0
}
 800b546:	4618      	mov	r0, r3
 800b548:	3708      	adds	r7, #8
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}

0800b54e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800b54e:	b580      	push	{r7, lr}
 800b550:	b082      	sub	sp, #8
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
 800b556:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	22a1      	movs	r2, #161	; 0xa1
 800b55c:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	22fe      	movs	r2, #254	; 0xfe
 800b562:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2201      	movs	r2, #1
 800b574:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800b576:	2201      	movs	r2, #1
 800b578:	6839      	ldr	r1, [r7, #0]
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f001 fe88 	bl	800d290 <USBH_CtlReq>
 800b580:	4603      	mov	r3, r0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3708      	adds	r7, #8
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}
	...

0800b58c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b085      	sub	sp, #20
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b59a:	69db      	ldr	r3, [r3, #28]
 800b59c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	4a09      	ldr	r2, [pc, #36]	; (800b5c8 <USBH_MSC_BOT_Init+0x3c>)
 800b5a2:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	4a09      	ldr	r2, [pc, #36]	; (800b5cc <USBH_MSC_BOT_Init+0x40>)
 800b5a8:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3714      	adds	r7, #20
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr
 800b5c8:	43425355 	.word	0x43425355
 800b5cc:	20304050 	.word	0x20304050

0800b5d0 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b088      	sub	sp, #32
 800b5d4:	af02      	add	r7, sp, #8
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b5f2:	69db      	ldr	r3, [r3, #28]
 800b5f4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b600:	3b01      	subs	r3, #1
 800b602:	2b0a      	cmp	r3, #10
 800b604:	f200 819e 	bhi.w	800b944 <USBH_MSC_BOT_Process+0x374>
 800b608:	a201      	add	r2, pc, #4	; (adr r2, 800b610 <USBH_MSC_BOT_Process+0x40>)
 800b60a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b60e:	bf00      	nop
 800b610:	0800b63d 	.word	0x0800b63d
 800b614:	0800b665 	.word	0x0800b665
 800b618:	0800b6cf 	.word	0x0800b6cf
 800b61c:	0800b6ed 	.word	0x0800b6ed
 800b620:	0800b771 	.word	0x0800b771
 800b624:	0800b793 	.word	0x0800b793
 800b628:	0800b82b 	.word	0x0800b82b
 800b62c:	0800b847 	.word	0x0800b847
 800b630:	0800b899 	.word	0x0800b899
 800b634:	0800b8c9 	.word	0x0800b8c9
 800b638:	0800b92b 	.word	0x0800b92b
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	78fa      	ldrb	r2, [r7, #3]
 800b640:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	2202      	movs	r2, #2
 800b648:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	795b      	ldrb	r3, [r3, #5]
 800b656:	2201      	movs	r2, #1
 800b658:	9200      	str	r2, [sp, #0]
 800b65a:	221f      	movs	r2, #31
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f002 f826 	bl	800d6ae <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800b662:	e17e      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	795b      	ldrb	r3, [r3, #5]
 800b668:	4619      	mov	r1, r3
 800b66a:	6878      	ldr	r0, [r7, #4]
 800b66c:	f005 fe3e 	bl	80112ec <USBH_LL_GetURBState>
 800b670:	4603      	mov	r3, r0
 800b672:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b674:	7d3b      	ldrb	r3, [r7, #20]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d118      	bne.n	800b6ac <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d00f      	beq.n	800b6a2 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800b688:	b25b      	sxtb	r3, r3
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	da04      	bge.n	800b698 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	2203      	movs	r2, #3
 800b692:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b696:	e157      	b.n	800b948 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	2205      	movs	r2, #5
 800b69c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b6a0:	e152      	b.n	800b948 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800b6a2:	693b      	ldr	r3, [r7, #16]
 800b6a4:	2207      	movs	r2, #7
 800b6a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b6aa:	e14d      	b.n	800b948 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b6ac:	7d3b      	ldrb	r3, [r7, #20]
 800b6ae:	2b02      	cmp	r3, #2
 800b6b0:	d104      	bne.n	800b6bc <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b6b2:	693b      	ldr	r3, [r7, #16]
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b6ba:	e145      	b.n	800b948 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800b6bc:	7d3b      	ldrb	r3, [r7, #20]
 800b6be:	2b05      	cmp	r3, #5
 800b6c0:	f040 8142 	bne.w	800b948 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	220a      	movs	r2, #10
 800b6c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b6cc:	e13c      	b.n	800b948 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	895a      	ldrh	r2, [r3, #10]
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	791b      	ldrb	r3, [r3, #4]
 800b6dc:	6878      	ldr	r0, [r7, #4]
 800b6de:	f002 f80b 	bl	800d6f8 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800b6e2:	693b      	ldr	r3, [r7, #16]
 800b6e4:	2204      	movs	r2, #4
 800b6e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800b6ea:	e13a      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800b6ec:	693b      	ldr	r3, [r7, #16]
 800b6ee:	791b      	ldrb	r3, [r3, #4]
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f005 fdfa 	bl	80112ec <USBH_LL_GetURBState>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b6fc:	7d3b      	ldrb	r3, [r7, #20]
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d12d      	bne.n	800b75e <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b706:	693a      	ldr	r2, [r7, #16]
 800b708:	8952      	ldrh	r2, [r2, #10]
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d910      	bls.n	800b730 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b714:	693a      	ldr	r2, [r7, #16]
 800b716:	8952      	ldrh	r2, [r2, #10]
 800b718:	441a      	add	r2, r3
 800b71a:	693b      	ldr	r3, [r7, #16]
 800b71c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800b720:	693b      	ldr	r3, [r7, #16]
 800b722:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	8952      	ldrh	r2, [r2, #10]
 800b728:	1a9a      	subs	r2, r3, r2
 800b72a:	693b      	ldr	r3, [r7, #16]
 800b72c:	65da      	str	r2, [r3, #92]	; 0x5c
 800b72e:	e002      	b.n	800b736 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800b730:	693b      	ldr	r3, [r7, #16]
 800b732:	2200      	movs	r2, #0
 800b734:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800b736:	693b      	ldr	r3, [r7, #16]
 800b738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b744:	693b      	ldr	r3, [r7, #16]
 800b746:	895a      	ldrh	r2, [r3, #10]
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	791b      	ldrb	r3, [r3, #4]
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f001 ffd3 	bl	800d6f8 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800b752:	e0fb      	b.n	800b94c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800b754:	693b      	ldr	r3, [r7, #16]
 800b756:	2207      	movs	r2, #7
 800b758:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b75c:	e0f6      	b.n	800b94c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800b75e:	7d3b      	ldrb	r3, [r7, #20]
 800b760:	2b05      	cmp	r3, #5
 800b762:	f040 80f3 	bne.w	800b94c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	2209      	movs	r2, #9
 800b76a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b76e:	e0ed      	b.n	800b94c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	891a      	ldrh	r2, [r3, #8]
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	795b      	ldrb	r3, [r3, #5]
 800b77e:	2001      	movs	r0, #1
 800b780:	9000      	str	r0, [sp, #0]
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f001 ff93 	bl	800d6ae <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800b788:	693b      	ldr	r3, [r7, #16]
 800b78a:	2206      	movs	r2, #6
 800b78c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b790:	e0e7      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	795b      	ldrb	r3, [r3, #5]
 800b796:	4619      	mov	r1, r3
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f005 fda7 	bl	80112ec <USBH_LL_GetURBState>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800b7a2:	7d3b      	ldrb	r3, [r7, #20]
 800b7a4:	2b01      	cmp	r3, #1
 800b7a6:	d12f      	bne.n	800b808 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7ac:	693a      	ldr	r2, [r7, #16]
 800b7ae:	8912      	ldrh	r2, [r2, #8]
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d910      	bls.n	800b7d6 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b7ba:	693a      	ldr	r2, [r7, #16]
 800b7bc:	8912      	ldrh	r2, [r2, #8]
 800b7be:	441a      	add	r2, r3
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7ca:	693a      	ldr	r2, [r7, #16]
 800b7cc:	8912      	ldrh	r2, [r2, #8]
 800b7ce:	1a9a      	subs	r2, r3, r2
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	65da      	str	r2, [r3, #92]	; 0x5c
 800b7d4:	e002      	b.n	800b7dc <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d00c      	beq.n	800b7fe <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	891a      	ldrh	r2, [r3, #8]
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	795b      	ldrb	r3, [r3, #5]
 800b7f2:	2001      	movs	r0, #1
 800b7f4:	9000      	str	r0, [sp, #0]
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f001 ff59 	bl	800d6ae <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800b7fc:	e0a8      	b.n	800b950 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	2207      	movs	r2, #7
 800b802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b806:	e0a3      	b.n	800b950 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b808:	7d3b      	ldrb	r3, [r7, #20]
 800b80a:	2b02      	cmp	r3, #2
 800b80c:	d104      	bne.n	800b818 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	2205      	movs	r2, #5
 800b812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b816:	e09b      	b.n	800b950 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800b818:	7d3b      	ldrb	r3, [r7, #20]
 800b81a:	2b05      	cmp	r3, #5
 800b81c:	f040 8098 	bne.w	800b950 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	220a      	movs	r2, #10
 800b824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b828:	e092      	b.n	800b950 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	791b      	ldrb	r3, [r3, #4]
 800b834:	220d      	movs	r2, #13
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f001 ff5e 	bl	800d6f8 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800b83c:	693b      	ldr	r3, [r7, #16]
 800b83e:	2208      	movs	r2, #8
 800b840:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b844:	e08d      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	791b      	ldrb	r3, [r3, #4]
 800b84a:	4619      	mov	r1, r3
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f005 fd4d 	bl	80112ec <USBH_LL_GetURBState>
 800b852:	4603      	mov	r3, r0
 800b854:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800b856:	7d3b      	ldrb	r3, [r7, #20]
 800b858:	2b01      	cmp	r3, #1
 800b85a:	d115      	bne.n	800b888 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b85c:	693b      	ldr	r3, [r7, #16]
 800b85e:	2201      	movs	r2, #1
 800b860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	2201      	movs	r2, #1
 800b868:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 f8a9 	bl	800b9c4 <USBH_MSC_DecodeCSW>
 800b872:	4603      	mov	r3, r0
 800b874:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800b876:	7d7b      	ldrb	r3, [r7, #21]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d102      	bne.n	800b882 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800b87c:	2300      	movs	r3, #0
 800b87e:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800b880:	e068      	b.n	800b954 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800b882:	2302      	movs	r3, #2
 800b884:	75fb      	strb	r3, [r7, #23]
      break;
 800b886:	e065      	b.n	800b954 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800b888:	7d3b      	ldrb	r3, [r7, #20]
 800b88a:	2b05      	cmp	r3, #5
 800b88c:	d162      	bne.n	800b954 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800b88e:	693b      	ldr	r3, [r7, #16]
 800b890:	2209      	movs	r2, #9
 800b892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b896:	e05d      	b.n	800b954 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800b898:	78fb      	ldrb	r3, [r7, #3]
 800b89a:	2200      	movs	r2, #0
 800b89c:	4619      	mov	r1, r3
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 f864 	bl	800b96c <USBH_MSC_BOT_Abort>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800b8a8:	7dbb      	ldrb	r3, [r7, #22]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d104      	bne.n	800b8b8 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	2207      	movs	r2, #7
 800b8b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800b8b6:	e04f      	b.n	800b958 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800b8b8:	7dbb      	ldrb	r3, [r7, #22]
 800b8ba:	2b04      	cmp	r3, #4
 800b8bc:	d14c      	bne.n	800b958 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	220b      	movs	r2, #11
 800b8c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b8c6:	e047      	b.n	800b958 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800b8c8:	78fb      	ldrb	r3, [r7, #3]
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f84c 	bl	800b96c <USBH_MSC_BOT_Abort>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800b8d8:	7dbb      	ldrb	r3, [r7, #22]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d11d      	bne.n	800b91a <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	795b      	ldrb	r3, [r3, #5]
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	6878      	ldr	r0, [r7, #4]
 800b8e6:	f005 fd5b 	bl	80113a0 <USBH_LL_GetToggle>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	7959      	ldrb	r1, [r3, #5]
 800b8f2:	7bfb      	ldrb	r3, [r7, #15]
 800b8f4:	f1c3 0301 	rsb	r3, r3, #1
 800b8f8:	b2db      	uxtb	r3, r3
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f005 fd1f 	bl	8011340 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	791b      	ldrb	r3, [r3, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	4619      	mov	r1, r3
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f005 fd18 	bl	8011340 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800b910:	693b      	ldr	r3, [r7, #16]
 800b912:	2209      	movs	r2, #9
 800b914:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800b918:	e020      	b.n	800b95c <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800b91a:	7dbb      	ldrb	r3, [r7, #22]
 800b91c:	2b04      	cmp	r3, #4
 800b91e:	d11d      	bne.n	800b95c <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	220b      	movs	r2, #11
 800b924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800b928:	e018      	b.n	800b95c <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f7ff fdf2 	bl	800b514 <USBH_MSC_BOT_REQ_Reset>
 800b930:	4603      	mov	r3, r0
 800b932:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800b934:	7dfb      	ldrb	r3, [r7, #23]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d112      	bne.n	800b960 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b93a:	693b      	ldr	r3, [r7, #16]
 800b93c:	2201      	movs	r2, #1
 800b93e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800b942:	e00d      	b.n	800b960 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800b944:	bf00      	nop
 800b946:	e00c      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b948:	bf00      	nop
 800b94a:	e00a      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b94c:	bf00      	nop
 800b94e:	e008      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b950:	bf00      	nop
 800b952:	e006      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b954:	bf00      	nop
 800b956:	e004      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b958:	bf00      	nop
 800b95a:	e002      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b95c:	bf00      	nop
 800b95e:	e000      	b.n	800b962 <USBH_MSC_BOT_Process+0x392>
      break;
 800b960:	bf00      	nop
  }
  return status;
 800b962:	7dfb      	ldrb	r3, [r7, #23]
}
 800b964:	4618      	mov	r0, r3
 800b966:	3718      	adds	r7, #24
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b084      	sub	sp, #16
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
 800b974:	460b      	mov	r3, r1
 800b976:	70fb      	strb	r3, [r7, #3]
 800b978:	4613      	mov	r3, r2
 800b97a:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800b97c:	2302      	movs	r3, #2
 800b97e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b986:	69db      	ldr	r3, [r3, #28]
 800b988:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800b98a:	78bb      	ldrb	r3, [r7, #2]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d002      	beq.n	800b996 <USBH_MSC_BOT_Abort+0x2a>
 800b990:	2b01      	cmp	r3, #1
 800b992:	d009      	beq.n	800b9a8 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800b994:	e011      	b.n	800b9ba <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800b996:	68bb      	ldr	r3, [r7, #8]
 800b998:	79db      	ldrb	r3, [r3, #7]
 800b99a:	4619      	mov	r1, r3
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f001 f9a8 	bl	800ccf2 <USBH_ClrFeature>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	73fb      	strb	r3, [r7, #15]
      break;
 800b9a6:	e008      	b.n	800b9ba <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	799b      	ldrb	r3, [r3, #6]
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f001 f99f 	bl	800ccf2 <USBH_ClrFeature>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	73fb      	strb	r3, [r7, #15]
      break;
 800b9b8:	bf00      	nop
  }
  return status;
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3710      	adds	r7, #16
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9d2:	69db      	ldr	r3, [r3, #28]
 800b9d4:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	791b      	ldrb	r3, [r3, #4]
 800b9de:	4619      	mov	r1, r3
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f005 fbf1 	bl	80111c8 <USBH_LL_GetLastXferSize>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	2b0d      	cmp	r3, #13
 800b9ea:	d002      	beq.n	800b9f2 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800b9ec:	2302      	movs	r3, #2
 800b9ee:	73fb      	strb	r3, [r7, #15]
 800b9f0:	e024      	b.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b9f6:	4a14      	ldr	r2, [pc, #80]	; (800ba48 <USBH_MSC_DecodeCSW+0x84>)
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d11d      	bne.n	800ba38 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d119      	bne.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d102      	bne.n	800ba18 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800ba12:	2300      	movs	r3, #0
 800ba14:	73fb      	strb	r3, [r7, #15]
 800ba16:	e011      	b.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ba1e:	2b01      	cmp	r3, #1
 800ba20:	d102      	bne.n	800ba28 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800ba22:	2301      	movs	r3, #1
 800ba24:	73fb      	strb	r3, [r7, #15]
 800ba26:	e009      	b.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ba2e:	2b02      	cmp	r3, #2
 800ba30:	d104      	bne.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800ba32:	2302      	movs	r3, #2
 800ba34:	73fb      	strb	r3, [r7, #15]
 800ba36:	e001      	b.n	800ba3c <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800ba38:	2302      	movs	r3, #2
 800ba3a:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800ba3c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3710      	adds	r7, #16
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
 800ba46:	bf00      	nop
 800ba48:	53425355 	.word	0x53425355

0800ba4c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	460b      	mov	r3, r1
 800ba56:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ba58:	2302      	movs	r3, #2
 800ba5a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba62:	69db      	ldr	r3, [r3, #28]
 800ba64:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ba6c:	2b01      	cmp	r3, #1
 800ba6e:	d002      	beq.n	800ba76 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800ba70:	2b02      	cmp	r3, #2
 800ba72:	d021      	beq.n	800bab8 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800ba74:	e028      	b.n	800bac8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ba7c:	68bb      	ldr	r3, [r7, #8]
 800ba7e:	2200      	movs	r2, #0
 800ba80:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	220a      	movs	r2, #10
 800ba88:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ba8c:	68bb      	ldr	r3, [r7, #8]
 800ba8e:	3363      	adds	r3, #99	; 0x63
 800ba90:	2210      	movs	r2, #16
 800ba92:	2100      	movs	r1, #0
 800ba94:	4618      	mov	r0, r3
 800ba96:	f005 fdc3 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800ba9a:	68bb      	ldr	r3, [r7, #8]
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	2201      	movs	r2, #1
 800baa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800baaa:	68bb      	ldr	r3, [r7, #8]
 800baac:	2202      	movs	r2, #2
 800baae:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800bab2:	2301      	movs	r3, #1
 800bab4:	73fb      	strb	r3, [r7, #15]
      break;
 800bab6:	e007      	b.n	800bac8 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bab8:	78fb      	ldrb	r3, [r7, #3]
 800baba:	4619      	mov	r1, r3
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f7ff fd87 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800bac2:	4603      	mov	r3, r0
 800bac4:	73fb      	strb	r3, [r7, #15]
      break;
 800bac6:	bf00      	nop
  }

  return error;
 800bac8:	7bfb      	ldrb	r3, [r7, #15]
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3710      	adds	r7, #16
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}

0800bad2 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800bad2:	b580      	push	{r7, lr}
 800bad4:	b086      	sub	sp, #24
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	60f8      	str	r0, [r7, #12]
 800bada:	460b      	mov	r3, r1
 800badc:	607a      	str	r2, [r7, #4]
 800bade:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800bae0:	2301      	movs	r3, #1
 800bae2:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800baea:	69db      	ldr	r3, [r3, #28]
 800baec:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800baee:	693b      	ldr	r3, [r7, #16]
 800baf0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	d002      	beq.n	800bafe <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800baf8:	2b02      	cmp	r3, #2
 800bafa:	d027      	beq.n	800bb4c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800bafc:	e05f      	b.n	800bbbe <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	2208      	movs	r2, #8
 800bb02:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	2280      	movs	r2, #128	; 0x80
 800bb08:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	220a      	movs	r2, #10
 800bb10:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	3363      	adds	r3, #99	; 0x63
 800bb18:	2210      	movs	r2, #16
 800bb1a:	2100      	movs	r1, #0
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f005 fd7f 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	2225      	movs	r2, #37	; 0x25
 800bb26:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	2202      	movs	r2, #2
 800bb36:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bb3a:	693b      	ldr	r3, [r7, #16]
 800bb3c:	f103 0210 	add.w	r2, r3, #16
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bb46:	2301      	movs	r3, #1
 800bb48:	75fb      	strb	r3, [r7, #23]
      break;
 800bb4a:	e038      	b.n	800bbbe <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bb4c:	7afb      	ldrb	r3, [r7, #11]
 800bb4e:	4619      	mov	r1, r3
 800bb50:	68f8      	ldr	r0, [r7, #12]
 800bb52:	f7ff fd3d 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800bb56:	4603      	mov	r3, r0
 800bb58:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bb5a:	7dfb      	ldrb	r3, [r7, #23]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d12d      	bne.n	800bbbc <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb66:	3303      	adds	r3, #3
 800bb68:	781b      	ldrb	r3, [r3, #0]
 800bb6a:	461a      	mov	r2, r3
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb72:	3302      	adds	r3, #2
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	021b      	lsls	r3, r3, #8
 800bb78:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb80:	3301      	adds	r3, #1
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bb86:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800bb88:	693b      	ldr	r3, [r7, #16]
 800bb8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb8e:	781b      	ldrb	r3, [r3, #0]
 800bb90:	061b      	lsls	r3, r3, #24
 800bb92:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800bb98:	693b      	ldr	r3, [r7, #16]
 800bb9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb9e:	3307      	adds	r3, #7
 800bba0:	781b      	ldrb	r3, [r3, #0]
 800bba2:	b29a      	uxth	r2, r3
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbaa:	3306      	adds	r3, #6
 800bbac:	781b      	ldrb	r3, [r3, #0]
 800bbae:	b29b      	uxth	r3, r3
 800bbb0:	021b      	lsls	r3, r3, #8
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	b29a      	uxth	r2, r3
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	809a      	strh	r2, [r3, #4]
      break;
 800bbbc:	bf00      	nop
  }

  return error;
 800bbbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3718      	adds	r7, #24
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}

0800bbc8 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b086      	sub	sp, #24
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	460b      	mov	r3, r1
 800bbd2:	607a      	str	r2, [r7, #4]
 800bbd4:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800bbd6:	2302      	movs	r3, #2
 800bbd8:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bbe0:	69db      	ldr	r3, [r3, #28]
 800bbe2:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	d002      	beq.n	800bbf4 <USBH_MSC_SCSI_Inquiry+0x2c>
 800bbee:	2b02      	cmp	r3, #2
 800bbf0:	d03d      	beq.n	800bc6e <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800bbf2:	e089      	b.n	800bd08 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800bbf4:	693b      	ldr	r3, [r7, #16]
 800bbf6:	2224      	movs	r2, #36	; 0x24
 800bbf8:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bbfa:	693b      	ldr	r3, [r7, #16]
 800bbfc:	2280      	movs	r2, #128	; 0x80
 800bbfe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	220a      	movs	r2, #10
 800bc06:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	3363      	adds	r3, #99	; 0x63
 800bc0e:	220a      	movs	r2, #10
 800bc10:	2100      	movs	r1, #0
 800bc12:	4618      	mov	r0, r3
 800bc14:	f005 fd04 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800bc18:	693b      	ldr	r3, [r7, #16]
 800bc1a:	2212      	movs	r2, #18
 800bc1c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800bc20:	7afb      	ldrb	r3, [r7, #11]
 800bc22:	015b      	lsls	r3, r3, #5
 800bc24:	b2da      	uxtb	r2, r3
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	2200      	movs	r2, #0
 800bc38:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	2224      	movs	r2, #36	; 0x24
 800bc40:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	2201      	movs	r2, #1
 800bc50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	2202      	movs	r2, #2
 800bc58:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	f103 0210 	add.w	r2, r3, #16
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bc68:	2301      	movs	r3, #1
 800bc6a:	75fb      	strb	r3, [r7, #23]
      break;
 800bc6c:	e04c      	b.n	800bd08 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bc6e:	7afb      	ldrb	r3, [r7, #11]
 800bc70:	4619      	mov	r1, r3
 800bc72:	68f8      	ldr	r0, [r7, #12]
 800bc74:	f7ff fcac 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bc7c:	7dfb      	ldrb	r3, [r7, #23]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d141      	bne.n	800bd06 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800bc82:	2222      	movs	r2, #34	; 0x22
 800bc84:	2100      	movs	r1, #0
 800bc86:	6878      	ldr	r0, [r7, #4]
 800bc88:	f005 fcca 	bl	8011620 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800bc8c:	693b      	ldr	r3, [r7, #16]
 800bc8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc92:	781b      	ldrb	r3, [r3, #0]
 800bc94:	f003 031f 	and.w	r3, r3, #31
 800bc98:	b2da      	uxtb	r2, r3
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	095b      	lsrs	r3, r3, #5
 800bca8:	b2da      	uxtb	r2, r3
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcb4:	3301      	adds	r3, #1
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	b25b      	sxtb	r3, r3
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	da03      	bge.n	800bcc6 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2201      	movs	r2, #1
 800bcc2:	709a      	strb	r2, [r3, #2]
 800bcc4:	e002      	b.n	800bccc <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	1cd8      	adds	r0, r3, #3
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcd6:	3308      	adds	r3, #8
 800bcd8:	2208      	movs	r2, #8
 800bcda:	4619      	mov	r1, r3
 800bcdc:	f005 fd0e 	bl	80116fc <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f103 000c 	add.w	r0, r3, #12
 800bce6:	693b      	ldr	r3, [r7, #16]
 800bce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcec:	3310      	adds	r3, #16
 800bcee:	2210      	movs	r2, #16
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	f005 fd03 	bl	80116fc <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	331d      	adds	r3, #29
 800bcfa:	693a      	ldr	r2, [r7, #16]
 800bcfc:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800bd00:	3220      	adds	r2, #32
 800bd02:	6812      	ldr	r2, [r2, #0]
 800bd04:	601a      	str	r2, [r3, #0]
      break;
 800bd06:	bf00      	nop
  }

  return error;
 800bd08:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}

0800bd12 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800bd12:	b580      	push	{r7, lr}
 800bd14:	b086      	sub	sp, #24
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	60f8      	str	r0, [r7, #12]
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	607a      	str	r2, [r7, #4]
 800bd1e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800bd20:	2302      	movs	r3, #2
 800bd22:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bd2a:	69db      	ldr	r3, [r3, #28]
 800bd2c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800bd34:	2b01      	cmp	r3, #1
 800bd36:	d002      	beq.n	800bd3e <USBH_MSC_SCSI_RequestSense+0x2c>
 800bd38:	2b02      	cmp	r3, #2
 800bd3a:	d03d      	beq.n	800bdb8 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800bd3c:	e05d      	b.n	800bdfa <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	220e      	movs	r2, #14
 800bd42:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	2280      	movs	r2, #128	; 0x80
 800bd48:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	220a      	movs	r2, #10
 800bd50:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	3363      	adds	r3, #99	; 0x63
 800bd58:	2210      	movs	r2, #16
 800bd5a:	2100      	movs	r1, #0
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f005 fc5f 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	2203      	movs	r2, #3
 800bd66:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800bd6a:	7afb      	ldrb	r3, [r7, #11]
 800bd6c:	015b      	lsls	r3, r3, #5
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	2200      	movs	r2, #0
 800bd82:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	220e      	movs	r2, #14
 800bd8a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	2200      	movs	r2, #0
 800bd92:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	2202      	movs	r2, #2
 800bda2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800bda6:	693b      	ldr	r3, [r7, #16]
 800bda8:	f103 0210 	add.w	r2, r3, #16
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	75fb      	strb	r3, [r7, #23]
      break;
 800bdb6:	e020      	b.n	800bdfa <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bdb8:	7afb      	ldrb	r3, [r7, #11]
 800bdba:	4619      	mov	r1, r3
 800bdbc:	68f8      	ldr	r0, [r7, #12]
 800bdbe:	f7ff fc07 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800bdc6:	7dfb      	ldrb	r3, [r7, #23]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d115      	bne.n	800bdf8 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdd2:	3302      	adds	r3, #2
 800bdd4:	781b      	ldrb	r3, [r3, #0]
 800bdd6:	f003 030f 	and.w	r3, r3, #15
 800bdda:	b2da      	uxtb	r2, r3
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bde6:	7b1a      	ldrb	r2, [r3, #12]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bdf2:	7b5a      	ldrb	r2, [r3, #13]
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	709a      	strb	r2, [r3, #2]
      break;
 800bdf8:	bf00      	nop
  }

  return error;
 800bdfa:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b086      	sub	sp, #24
 800be08:	af00      	add	r7, sp, #0
 800be0a:	60f8      	str	r0, [r7, #12]
 800be0c:	607a      	str	r2, [r7, #4]
 800be0e:	603b      	str	r3, [r7, #0]
 800be10:	460b      	mov	r3, r1
 800be12:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800be14:	2302      	movs	r3, #2
 800be16:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800be1e:	69db      	ldr	r3, [r3, #28]
 800be20:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d002      	beq.n	800be32 <USBH_MSC_SCSI_Write+0x2e>
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d047      	beq.n	800bec0 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800be30:	e04e      	b.n	800bed0 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800be38:	461a      	mov	r2, r3
 800be3a:	6a3b      	ldr	r3, [r7, #32]
 800be3c:	fb03 f202 	mul.w	r2, r3, r2
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	2200      	movs	r2, #0
 800be48:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	220a      	movs	r2, #10
 800be50:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	3363      	adds	r3, #99	; 0x63
 800be58:	2210      	movs	r2, #16
 800be5a:	2100      	movs	r1, #0
 800be5c:	4618      	mov	r0, r3
 800be5e:	f005 fbdf 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800be62:	693b      	ldr	r3, [r7, #16]
 800be64:	222a      	movs	r2, #42	; 0x2a
 800be66:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800be6a:	79fa      	ldrb	r2, [r7, #7]
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800be72:	79ba      	ldrb	r2, [r7, #6]
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800be7a:	797a      	ldrb	r2, [r7, #5]
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800be82:	1d3b      	adds	r3, r7, #4
 800be84:	781a      	ldrb	r2, [r3, #0]
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800be8c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800be96:	f107 0320 	add.w	r3, r7, #32
 800be9a:	781a      	ldrb	r2, [r3, #0]
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	2201      	movs	r2, #1
 800bea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	2202      	movs	r2, #2
 800beae:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	683a      	ldr	r2, [r7, #0]
 800beb6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800beba:	2301      	movs	r3, #1
 800bebc:	75fb      	strb	r3, [r7, #23]
      break;
 800bebe:	e007      	b.n	800bed0 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bec0:	7afb      	ldrb	r3, [r7, #11]
 800bec2:	4619      	mov	r1, r3
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f7ff fb83 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800beca:	4603      	mov	r3, r0
 800becc:	75fb      	strb	r3, [r7, #23]
      break;
 800bece:	bf00      	nop
  }

  return error;
 800bed0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3718      	adds	r7, #24
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}

0800beda <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800beda:	b580      	push	{r7, lr}
 800bedc:	b086      	sub	sp, #24
 800bede:	af00      	add	r7, sp, #0
 800bee0:	60f8      	str	r0, [r7, #12]
 800bee2:	607a      	str	r2, [r7, #4]
 800bee4:	603b      	str	r3, [r7, #0]
 800bee6:	460b      	mov	r3, r1
 800bee8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800beea:	2302      	movs	r3, #2
 800beec:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bef4:	69db      	ldr	r3, [r3, #28]
 800bef6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d002      	beq.n	800bf08 <USBH_MSC_SCSI_Read+0x2e>
 800bf02:	2b02      	cmp	r3, #2
 800bf04:	d047      	beq.n	800bf96 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800bf06:	e04e      	b.n	800bfa6 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800bf0e:	461a      	mov	r2, r3
 800bf10:	6a3b      	ldr	r3, [r7, #32]
 800bf12:	fb03 f202 	mul.w	r2, r3, r2
 800bf16:	693b      	ldr	r3, [r7, #16]
 800bf18:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	2280      	movs	r2, #128	; 0x80
 800bf1e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	220a      	movs	r2, #10
 800bf26:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	3363      	adds	r3, #99	; 0x63
 800bf2e:	2210      	movs	r2, #16
 800bf30:	2100      	movs	r1, #0
 800bf32:	4618      	mov	r0, r3
 800bf34:	f005 fb74 	bl	8011620 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	2228      	movs	r2, #40	; 0x28
 800bf3c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800bf40:	79fa      	ldrb	r2, [r7, #7]
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800bf48:	79ba      	ldrb	r2, [r7, #6]
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800bf50:	797a      	ldrb	r2, [r7, #5]
 800bf52:	693b      	ldr	r3, [r7, #16]
 800bf54:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800bf58:	1d3b      	adds	r3, r7, #4
 800bf5a:	781a      	ldrb	r2, [r3, #0]
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800bf62:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800bf6c:	f107 0320 	add.w	r3, r7, #32
 800bf70:	781a      	ldrb	r2, [r3, #0]
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	2202      	movs	r2, #2
 800bf84:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800bf88:	693b      	ldr	r3, [r7, #16]
 800bf8a:	683a      	ldr	r2, [r7, #0]
 800bf8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800bf90:	2301      	movs	r3, #1
 800bf92:	75fb      	strb	r3, [r7, #23]
      break;
 800bf94:	e007      	b.n	800bfa6 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800bf96:	7afb      	ldrb	r3, [r7, #11]
 800bf98:	4619      	mov	r1, r3
 800bf9a:	68f8      	ldr	r0, [r7, #12]
 800bf9c:	f7ff fb18 	bl	800b5d0 <USBH_MSC_BOT_Process>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	75fb      	strb	r3, [r7, #23]
      break;
 800bfa4:	bf00      	nop
  }

  return error;
 800bfa6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	3718      	adds	r7, #24
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}

0800bfb0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b084      	sub	sp, #16
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	60f8      	str	r0, [r7, #12]
 800bfb8:	60b9      	str	r1, [r7, #8]
 800bfba:	4613      	mov	r3, r2
 800bfbc:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d101      	bne.n	800bfc8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	e029      	b.n	800c01c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	79fa      	ldrb	r2, [r7, #7]
 800bfcc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800bfe0:	68f8      	ldr	r0, [r7, #12]
 800bfe2:	f000 f81f 	bl	800c024 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2200      	movs	r2, #0
 800bff2:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	2200      	movs	r2, #0
 800bffa:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2200      	movs	r2, #0
 800c002:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d003      	beq.n	800c014 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	68ba      	ldr	r2, [r7, #8]
 800c010:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800c014:	68f8      	ldr	r0, [r7, #12]
 800c016:	f005 f823 	bl	8011060 <USBH_LL_Init>

  return USBH_OK;
 800c01a:	2300      	movs	r3, #0
}
 800c01c:	4618      	mov	r0, r3
 800c01e:	3710      	adds	r7, #16
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}

0800c024 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800c024:	b480      	push	{r7}
 800c026:	b085      	sub	sp, #20
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800c02c:	2300      	movs	r3, #0
 800c02e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c030:	2300      	movs	r3, #0
 800c032:	60fb      	str	r3, [r7, #12]
 800c034:	e009      	b.n	800c04a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800c036:	687a      	ldr	r2, [r7, #4]
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	33e0      	adds	r3, #224	; 0xe0
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	4413      	add	r3, r2
 800c040:	2200      	movs	r2, #0
 800c042:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	3301      	adds	r3, #1
 800c048:	60fb      	str	r3, [r7, #12]
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2b0f      	cmp	r3, #15
 800c04e:	d9f2      	bls.n	800c036 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c050:	2300      	movs	r3, #0
 800c052:	60fb      	str	r3, [r7, #12]
 800c054:	e009      	b.n	800c06a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	4413      	add	r3, r2
 800c05c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c060:	2200      	movs	r2, #0
 800c062:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	3301      	adds	r3, #1
 800c068:	60fb      	str	r3, [r7, #12]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c070:	d3f1      	bcc.n	800c056 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2200      	movs	r2, #0
 800c076:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2201      	movs	r2, #1
 800c082:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2200      	movs	r2, #0
 800c088:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2201      	movs	r2, #1
 800c090:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2240      	movs	r2, #64	; 0x40
 800c096:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800c0be:	2300      	movs	r3, #0
}
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	3714      	adds	r7, #20
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ca:	4770      	bx	lr

0800c0cc <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800c0cc:	b480      	push	{r7}
 800c0ce:	b085      	sub	sp, #20
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
 800c0d4:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d016      	beq.n	800c10e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d10e      	bne.n	800c108 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c0f0:	1c59      	adds	r1, r3, #1
 800c0f2:	687a      	ldr	r2, [r7, #4]
 800c0f4:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800c0f8:	687a      	ldr	r2, [r7, #4]
 800c0fa:	33de      	adds	r3, #222	; 0xde
 800c0fc:	6839      	ldr	r1, [r7, #0]
 800c0fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800c102:	2300      	movs	r3, #0
 800c104:	73fb      	strb	r3, [r7, #15]
 800c106:	e004      	b.n	800c112 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800c108:	2302      	movs	r3, #2
 800c10a:	73fb      	strb	r3, [r7, #15]
 800c10c:	e001      	b.n	800c112 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800c10e:	2302      	movs	r3, #2
 800c110:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c112:	7bfb      	ldrb	r3, [r7, #15]
}
 800c114:	4618      	mov	r0, r3
 800c116:	3714      	adds	r7, #20
 800c118:	46bd      	mov	sp, r7
 800c11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11e:	4770      	bx	lr

0800c120 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800c120:	b480      	push	{r7}
 800c122:	b085      	sub	sp, #20
 800c124:	af00      	add	r7, sp, #0
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	460b      	mov	r3, r1
 800c12a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800c12c:	2300      	movs	r3, #0
 800c12e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800c136:	78fa      	ldrb	r2, [r7, #3]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d204      	bcs.n	800c146 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	78fa      	ldrb	r2, [r7, #3]
 800c140:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800c144:	e001      	b.n	800c14a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800c146:	2302      	movs	r3, #2
 800c148:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c14a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c14c:	4618      	mov	r0, r3
 800c14e:	3714      	adds	r7, #20
 800c150:	46bd      	mov	sp, r7
 800c152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800c158:	b480      	push	{r7}
 800c15a:	b087      	sub	sp, #28
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
 800c160:	4608      	mov	r0, r1
 800c162:	4611      	mov	r1, r2
 800c164:	461a      	mov	r2, r3
 800c166:	4603      	mov	r3, r0
 800c168:	70fb      	strb	r3, [r7, #3]
 800c16a:	460b      	mov	r3, r1
 800c16c:	70bb      	strb	r3, [r7, #2]
 800c16e:	4613      	mov	r3, r2
 800c170:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800c172:	2300      	movs	r3, #0
 800c174:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c176:	2300      	movs	r3, #0
 800c178:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c180:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c182:	e025      	b.n	800c1d0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800c184:	7dfb      	ldrb	r3, [r7, #23]
 800c186:	221a      	movs	r2, #26
 800c188:	fb02 f303 	mul.w	r3, r2, r3
 800c18c:	3308      	adds	r3, #8
 800c18e:	68fa      	ldr	r2, [r7, #12]
 800c190:	4413      	add	r3, r2
 800c192:	3302      	adds	r3, #2
 800c194:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	795b      	ldrb	r3, [r3, #5]
 800c19a:	78fa      	ldrb	r2, [r7, #3]
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d002      	beq.n	800c1a6 <USBH_FindInterface+0x4e>
 800c1a0:	78fb      	ldrb	r3, [r7, #3]
 800c1a2:	2bff      	cmp	r3, #255	; 0xff
 800c1a4:	d111      	bne.n	800c1ca <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c1a6:	693b      	ldr	r3, [r7, #16]
 800c1a8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800c1aa:	78ba      	ldrb	r2, [r7, #2]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d002      	beq.n	800c1b6 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c1b0:	78bb      	ldrb	r3, [r7, #2]
 800c1b2:	2bff      	cmp	r3, #255	; 0xff
 800c1b4:	d109      	bne.n	800c1ca <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800c1ba:	787a      	ldrb	r2, [r7, #1]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d002      	beq.n	800c1c6 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800c1c0:	787b      	ldrb	r3, [r7, #1]
 800c1c2:	2bff      	cmp	r3, #255	; 0xff
 800c1c4:	d101      	bne.n	800c1ca <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800c1c6:	7dfb      	ldrb	r3, [r7, #23]
 800c1c8:	e006      	b.n	800c1d8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800c1ca:	7dfb      	ldrb	r3, [r7, #23]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800c1d0:	7dfb      	ldrb	r3, [r7, #23]
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d9d6      	bls.n	800c184 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800c1d6:	23ff      	movs	r3, #255	; 0xff
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	371c      	adds	r7, #28
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e2:	4770      	bx	lr

0800c1e4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b082      	sub	sp, #8
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f004 ff73 	bl	80110d8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800c1f2:	2101      	movs	r1, #1
 800c1f4:	6878      	ldr	r0, [r7, #4]
 800c1f6:	f005 f88c 	bl	8011312 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800c1fa:	2300      	movs	r3, #0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3708      	adds	r7, #8
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b088      	sub	sp, #32
 800c208:	af04      	add	r7, sp, #16
 800c20a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800c20c:	2302      	movs	r3, #2
 800c20e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800c210:	2300      	movs	r3, #0
 800c212:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d102      	bne.n	800c226 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	2203      	movs	r2, #3
 800c224:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	2b0b      	cmp	r3, #11
 800c22e:	f200 81be 	bhi.w	800c5ae <USBH_Process+0x3aa>
 800c232:	a201      	add	r2, pc, #4	; (adr r2, 800c238 <USBH_Process+0x34>)
 800c234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c238:	0800c269 	.word	0x0800c269
 800c23c:	0800c29b 	.word	0x0800c29b
 800c240:	0800c303 	.word	0x0800c303
 800c244:	0800c549 	.word	0x0800c549
 800c248:	0800c5af 	.word	0x0800c5af
 800c24c:	0800c3a7 	.word	0x0800c3a7
 800c250:	0800c4ef 	.word	0x0800c4ef
 800c254:	0800c3dd 	.word	0x0800c3dd
 800c258:	0800c3fd 	.word	0x0800c3fd
 800c25c:	0800c41d 	.word	0x0800c41d
 800c260:	0800c461 	.word	0x0800c461
 800c264:	0800c531 	.word	0x0800c531
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	2b00      	cmp	r3, #0
 800c272:	f000 819e 	beq.w	800c5b2 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2201      	movs	r2, #1
 800c27a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800c27c:	20c8      	movs	r0, #200	; 0xc8
 800c27e:	f005 f8bf 	bl	8011400 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f004 ff85 	bl	8011192 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2200      	movs	r2, #0
 800c28c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2200      	movs	r2, #0
 800c294:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c298:	e18b      	b.n	800c5b2 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d107      	bne.n	800c2b4 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	2202      	movs	r2, #2
 800c2b0:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c2b2:	e18d      	b.n	800c5d0 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c2ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c2be:	d914      	bls.n	800c2ea <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	b2da      	uxtb	r2, r3
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800c2d6:	2b03      	cmp	r3, #3
 800c2d8:	d903      	bls.n	800c2e2 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	220d      	movs	r2, #13
 800c2de:	701a      	strb	r2, [r3, #0]
      break;
 800c2e0:	e176      	b.n	800c5d0 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	701a      	strb	r2, [r3, #0]
      break;
 800c2e8:	e172      	b.n	800c5d0 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c2f0:	f103 020a 	add.w	r2, r3, #10
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800c2fa:	200a      	movs	r0, #10
 800c2fc:	f005 f880 	bl	8011400 <USBH_Delay>
      break;
 800c300:	e166      	b.n	800c5d0 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d005      	beq.n	800c318 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c312:	2104      	movs	r1, #4
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800c318:	2064      	movs	r0, #100	; 0x64
 800c31a:	f005 f871 	bl	8011400 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f004 ff10 	bl	8011144 <USBH_LL_GetSpeed>
 800c324:	4603      	mov	r3, r0
 800c326:	461a      	mov	r2, r3
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2205      	movs	r2, #5
 800c332:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800c334:	2100      	movs	r1, #0
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f001 fa2b 	bl	800d792 <USBH_AllocPipe>
 800c33c:	4603      	mov	r3, r0
 800c33e:	461a      	mov	r2, r3
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800c344:	2180      	movs	r1, #128	; 0x80
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f001 fa23 	bl	800d792 <USBH_AllocPipe>
 800c34c:	4603      	mov	r3, r0
 800c34e:	461a      	mov	r2, r3
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	7919      	ldrb	r1, [r3, #4]
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c364:	687a      	ldr	r2, [r7, #4]
 800c366:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800c368:	b292      	uxth	r2, r2
 800c36a:	9202      	str	r2, [sp, #8]
 800c36c:	2200      	movs	r2, #0
 800c36e:	9201      	str	r2, [sp, #4]
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	4603      	mov	r3, r0
 800c374:	2280      	movs	r2, #128	; 0x80
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f001 f9dc 	bl	800d734 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	7959      	ldrb	r1, [r3, #5]
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800c38c:	687a      	ldr	r2, [r7, #4]
 800c38e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800c390:	b292      	uxth	r2, r2
 800c392:	9202      	str	r2, [sp, #8]
 800c394:	2200      	movs	r2, #0
 800c396:	9201      	str	r2, [sp, #4]
 800c398:	9300      	str	r3, [sp, #0]
 800c39a:	4603      	mov	r3, r0
 800c39c:	2200      	movs	r2, #0
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f001 f9c8 	bl	800d734 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c3a4:	e114      	b.n	800c5d0 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 f918 	bl	800c5dc <USBH_HandleEnum>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800c3b0:	7bbb      	ldrb	r3, [r7, #14]
 800c3b2:	b2db      	uxtb	r3, r3
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	f040 80fe 	bne.w	800c5b6 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d103      	bne.n	800c3d4 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2208      	movs	r2, #8
 800c3d0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c3d2:	e0f0      	b.n	800c5b6 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2207      	movs	r2, #7
 800c3d8:	701a      	strb	r2, [r3, #0]
      break;
 800c3da:	e0ec      	b.n	800c5b6 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	f000 80e9 	beq.w	800c5ba <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c3ee:	2101      	movs	r1, #1
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2208      	movs	r2, #8
 800c3f8:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800c3fa:	e0de      	b.n	800c5ba <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800c402:	b29b      	uxth	r3, r3
 800c404:	4619      	mov	r1, r3
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f000 fc2c 	bl	800cc64 <USBH_SetCfg>
 800c40c:	4603      	mov	r3, r0
 800c40e:	2b00      	cmp	r3, #0
 800c410:	f040 80d5 	bne.w	800c5be <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2209      	movs	r2, #9
 800c418:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c41a:	e0d0      	b.n	800c5be <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800c422:	f003 0320 	and.w	r3, r3, #32
 800c426:	2b00      	cmp	r3, #0
 800c428:	d016      	beq.n	800c458 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800c42a:	2101      	movs	r1, #1
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 fc3c 	bl	800ccaa <USBH_SetFeature>
 800c432:	4603      	mov	r3, r0
 800c434:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c436:	7bbb      	ldrb	r3, [r7, #14]
 800c438:	b2db      	uxtb	r3, r3
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d103      	bne.n	800c446 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	220a      	movs	r2, #10
 800c442:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c444:	e0bd      	b.n	800c5c2 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800c446:	7bbb      	ldrb	r3, [r7, #14]
 800c448:	b2db      	uxtb	r3, r3
 800c44a:	2b03      	cmp	r3, #3
 800c44c:	f040 80b9 	bne.w	800c5c2 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	220a      	movs	r2, #10
 800c454:	701a      	strb	r2, [r3, #0]
      break;
 800c456:	e0b4      	b.n	800c5c2 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	220a      	movs	r2, #10
 800c45c:	701a      	strb	r2, [r3, #0]
      break;
 800c45e:	e0b0      	b.n	800c5c2 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800c466:	2b00      	cmp	r3, #0
 800c468:	f000 80ad 	beq.w	800c5c6 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2200      	movs	r2, #0
 800c470:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c474:	2300      	movs	r3, #0
 800c476:	73fb      	strb	r3, [r7, #15]
 800c478:	e016      	b.n	800c4a8 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800c47a:	7bfa      	ldrb	r2, [r7, #15]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	32de      	adds	r2, #222	; 0xde
 800c480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c484:	791a      	ldrb	r2, [r3, #4]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d108      	bne.n	800c4a2 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800c490:	7bfa      	ldrb	r2, [r7, #15]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	32de      	adds	r2, #222	; 0xde
 800c496:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800c4a0:	e005      	b.n	800c4ae <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800c4a2:	7bfb      	ldrb	r3, [r7, #15]
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	73fb      	strb	r3, [r7, #15]
 800c4a8:	7bfb      	ldrb	r3, [r7, #15]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d0e5      	beq.n	800c47a <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d016      	beq.n	800c4e6 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c4be:	689b      	ldr	r3, [r3, #8]
 800c4c0:	6878      	ldr	r0, [r7, #4]
 800c4c2:	4798      	blx	r3
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d109      	bne.n	800c4de <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	2206      	movs	r2, #6
 800c4ce:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c4d6:	2103      	movs	r1, #3
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c4dc:	e073      	b.n	800c5c6 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	220d      	movs	r2, #13
 800c4e2:	701a      	strb	r2, [r3, #0]
      break;
 800c4e4:	e06f      	b.n	800c5c6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	220d      	movs	r2, #13
 800c4ea:	701a      	strb	r2, [r3, #0]
      break;
 800c4ec:	e06b      	b.n	800c5c6 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d017      	beq.n	800c528 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c4fe:	691b      	ldr	r3, [r3, #16]
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	4798      	blx	r3
 800c504:	4603      	mov	r3, r0
 800c506:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800c508:	7bbb      	ldrb	r3, [r7, #14]
 800c50a:	b2db      	uxtb	r3, r3
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d103      	bne.n	800c518 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	220b      	movs	r2, #11
 800c514:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c516:	e058      	b.n	800c5ca <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800c518:	7bbb      	ldrb	r3, [r7, #14]
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b02      	cmp	r3, #2
 800c51e:	d154      	bne.n	800c5ca <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	220d      	movs	r2, #13
 800c524:	701a      	strb	r2, [r3, #0]
      break;
 800c526:	e050      	b.n	800c5ca <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	220d      	movs	r2, #13
 800c52c:	701a      	strb	r2, [r3, #0]
      break;
 800c52e:	e04c      	b.n	800c5ca <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c536:	2b00      	cmp	r3, #0
 800c538:	d049      	beq.n	800c5ce <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c540:	695b      	ldr	r3, [r3, #20]
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	4798      	blx	r3
      }
      break;
 800c546:	e042      	b.n	800c5ce <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2200      	movs	r2, #0
 800c54c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f7ff fd67 	bl	800c024 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d009      	beq.n	800c574 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c566:	68db      	ldr	r3, [r3, #12]
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2200      	movs	r2, #0
 800c570:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d005      	beq.n	800c58a <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800c584:	2105      	movs	r1, #5
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800c590:	b2db      	uxtb	r3, r3
 800c592:	2b01      	cmp	r3, #1
 800c594:	d107      	bne.n	800c5a6 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2200      	movs	r2, #0
 800c59a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f7ff fe20 	bl	800c1e4 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800c5a4:	e014      	b.n	800c5d0 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f004 fd96 	bl	80110d8 <USBH_LL_Start>
      break;
 800c5ac:	e010      	b.n	800c5d0 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800c5ae:	bf00      	nop
 800c5b0:	e00e      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5b2:	bf00      	nop
 800c5b4:	e00c      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5b6:	bf00      	nop
 800c5b8:	e00a      	b.n	800c5d0 <USBH_Process+0x3cc>
    break;
 800c5ba:	bf00      	nop
 800c5bc:	e008      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5be:	bf00      	nop
 800c5c0:	e006      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5c2:	bf00      	nop
 800c5c4:	e004      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5c6:	bf00      	nop
 800c5c8:	e002      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5ca:	bf00      	nop
 800c5cc:	e000      	b.n	800c5d0 <USBH_Process+0x3cc>
      break;
 800c5ce:	bf00      	nop
  }
  return USBH_OK;
 800c5d0:	2300      	movs	r3, #0
}
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	3710      	adds	r7, #16
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	bd80      	pop	{r7, pc}
 800c5da:	bf00      	nop

0800c5dc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b088      	sub	sp, #32
 800c5e0:	af04      	add	r7, sp, #16
 800c5e2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	785b      	ldrb	r3, [r3, #1]
 800c5f0:	2b07      	cmp	r3, #7
 800c5f2:	f200 81c1 	bhi.w	800c978 <USBH_HandleEnum+0x39c>
 800c5f6:	a201      	add	r2, pc, #4	; (adr r2, 800c5fc <USBH_HandleEnum+0x20>)
 800c5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5fc:	0800c61d 	.word	0x0800c61d
 800c600:	0800c6db 	.word	0x0800c6db
 800c604:	0800c745 	.word	0x0800c745
 800c608:	0800c7d3 	.word	0x0800c7d3
 800c60c:	0800c83d 	.word	0x0800c83d
 800c610:	0800c8ad 	.word	0x0800c8ad
 800c614:	0800c8f3 	.word	0x0800c8f3
 800c618:	0800c939 	.word	0x0800c939
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800c61c:	2108      	movs	r1, #8
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f000 fa50 	bl	800cac4 <USBH_Get_DevDesc>
 800c624:	4603      	mov	r3, r0
 800c626:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c628:	7bbb      	ldrb	r3, [r7, #14]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d130      	bne.n	800c690 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2201      	movs	r2, #1
 800c63c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	7919      	ldrb	r1, [r3, #4]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800c652:	b292      	uxth	r2, r2
 800c654:	9202      	str	r2, [sp, #8]
 800c656:	2200      	movs	r2, #0
 800c658:	9201      	str	r2, [sp, #4]
 800c65a:	9300      	str	r3, [sp, #0]
 800c65c:	4603      	mov	r3, r0
 800c65e:	2280      	movs	r2, #128	; 0x80
 800c660:	6878      	ldr	r0, [r7, #4]
 800c662:	f001 f867 	bl	800d734 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	7959      	ldrb	r1, [r3, #5]
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c67a:	b292      	uxth	r2, r2
 800c67c:	9202      	str	r2, [sp, #8]
 800c67e:	2200      	movs	r2, #0
 800c680:	9201      	str	r2, [sp, #4]
 800c682:	9300      	str	r3, [sp, #0]
 800c684:	4603      	mov	r3, r0
 800c686:	2200      	movs	r2, #0
 800c688:	6878      	ldr	r0, [r7, #4]
 800c68a:	f001 f853 	bl	800d734 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c68e:	e175      	b.n	800c97c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c690:	7bbb      	ldrb	r3, [r7, #14]
 800c692:	2b03      	cmp	r3, #3
 800c694:	f040 8172 	bne.w	800c97c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c69e:	3301      	adds	r3, #1
 800c6a0:	b2da      	uxtb	r2, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c6ae:	2b03      	cmp	r3, #3
 800c6b0:	d903      	bls.n	800c6ba <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	220d      	movs	r2, #13
 800c6b6:	701a      	strb	r2, [r3, #0]
      break;
 800c6b8:	e160      	b.n	800c97c <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	795b      	ldrb	r3, [r3, #5]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f001 f887 	bl	800d7d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	791b      	ldrb	r3, [r3, #4]
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f001 f881 	bl	800d7d4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	701a      	strb	r2, [r3, #0]
      break;
 800c6d8:	e150      	b.n	800c97c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800c6da:	2112      	movs	r1, #18
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f000 f9f1 	bl	800cac4 <USBH_Get_DevDesc>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c6e6:	7bbb      	ldrb	r3, [r7, #14]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d103      	bne.n	800c6f4 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2202      	movs	r2, #2
 800c6f0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c6f2:	e145      	b.n	800c980 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c6f4:	7bbb      	ldrb	r3, [r7, #14]
 800c6f6:	2b03      	cmp	r3, #3
 800c6f8:	f040 8142 	bne.w	800c980 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c702:	3301      	adds	r3, #1
 800c704:	b2da      	uxtb	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c712:	2b03      	cmp	r3, #3
 800c714:	d903      	bls.n	800c71e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	220d      	movs	r2, #13
 800c71a:	701a      	strb	r2, [r3, #0]
      break;
 800c71c:	e130      	b.n	800c980 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	795b      	ldrb	r3, [r3, #5]
 800c722:	4619      	mov	r1, r3
 800c724:	6878      	ldr	r0, [r7, #4]
 800c726:	f001 f855 	bl	800d7d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	791b      	ldrb	r3, [r3, #4]
 800c72e:	4619      	mov	r1, r3
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f001 f84f 	bl	800d7d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2200      	movs	r2, #0
 800c740:	701a      	strb	r2, [r3, #0]
      break;
 800c742:	e11d      	b.n	800c980 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800c744:	2101      	movs	r1, #1
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 fa68 	bl	800cc1c <USBH_SetAddress>
 800c74c:	4603      	mov	r3, r0
 800c74e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c750:	7bbb      	ldrb	r3, [r7, #14]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d132      	bne.n	800c7bc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800c756:	2002      	movs	r0, #2
 800c758:	f004 fe52 	bl	8011400 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2201      	movs	r2, #1
 800c760:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2203      	movs	r2, #3
 800c768:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	7919      	ldrb	r1, [r3, #4]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800c77e:	b292      	uxth	r2, r2
 800c780:	9202      	str	r2, [sp, #8]
 800c782:	2200      	movs	r2, #0
 800c784:	9201      	str	r2, [sp, #4]
 800c786:	9300      	str	r3, [sp, #0]
 800c788:	4603      	mov	r3, r0
 800c78a:	2280      	movs	r2, #128	; 0x80
 800c78c:	6878      	ldr	r0, [r7, #4]
 800c78e:	f000 ffd1 	bl	800d734 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	7959      	ldrb	r1, [r3, #5]
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800c7a2:	687a      	ldr	r2, [r7, #4]
 800c7a4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800c7a6:	b292      	uxth	r2, r2
 800c7a8:	9202      	str	r2, [sp, #8]
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	9201      	str	r2, [sp, #4]
 800c7ae:	9300      	str	r3, [sp, #0]
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f000 ffbd 	bl	800d734 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800c7ba:	e0e3      	b.n	800c984 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c7bc:	7bbb      	ldrb	r3, [r7, #14]
 800c7be:	2b03      	cmp	r3, #3
 800c7c0:	f040 80e0 	bne.w	800c984 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	220d      	movs	r2, #13
 800c7c8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	705a      	strb	r2, [r3, #1]
      break;
 800c7d0:	e0d8      	b.n	800c984 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800c7d2:	2109      	movs	r1, #9
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f000 f99d 	bl	800cb14 <USBH_Get_CfgDesc>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c7de:	7bbb      	ldrb	r3, [r7, #14]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d103      	bne.n	800c7ec <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2204      	movs	r2, #4
 800c7e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c7ea:	e0cd      	b.n	800c988 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c7ec:	7bbb      	ldrb	r3, [r7, #14]
 800c7ee:	2b03      	cmp	r3, #3
 800c7f0:	f040 80ca 	bne.w	800c988 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	b2da      	uxtb	r2, r3
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c80a:	2b03      	cmp	r3, #3
 800c80c:	d903      	bls.n	800c816 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	220d      	movs	r2, #13
 800c812:	701a      	strb	r2, [r3, #0]
      break;
 800c814:	e0b8      	b.n	800c988 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	795b      	ldrb	r3, [r3, #5]
 800c81a:	4619      	mov	r1, r3
 800c81c:	6878      	ldr	r0, [r7, #4]
 800c81e:	f000 ffd9 	bl	800d7d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	791b      	ldrb	r3, [r3, #4]
 800c826:	4619      	mov	r1, r3
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f000 ffd3 	bl	800d7d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	2200      	movs	r2, #0
 800c832:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2200      	movs	r2, #0
 800c838:	701a      	strb	r2, [r3, #0]
      break;
 800c83a:	e0a5      	b.n	800c988 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800c842:	4619      	mov	r1, r3
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f000 f965 	bl	800cb14 <USBH_Get_CfgDesc>
 800c84a:	4603      	mov	r3, r0
 800c84c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800c84e:	7bbb      	ldrb	r3, [r7, #14]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d103      	bne.n	800c85c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2205      	movs	r2, #5
 800c858:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800c85a:	e097      	b.n	800c98c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c85c:	7bbb      	ldrb	r3, [r7, #14]
 800c85e:	2b03      	cmp	r3, #3
 800c860:	f040 8094 	bne.w	800c98c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c86a:	3301      	adds	r3, #1
 800c86c:	b2da      	uxtb	r2, r3
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c87a:	2b03      	cmp	r3, #3
 800c87c:	d903      	bls.n	800c886 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	220d      	movs	r2, #13
 800c882:	701a      	strb	r2, [r3, #0]
      break;
 800c884:	e082      	b.n	800c98c <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	795b      	ldrb	r3, [r3, #5]
 800c88a:	4619      	mov	r1, r3
 800c88c:	6878      	ldr	r0, [r7, #4]
 800c88e:	f000 ffa1 	bl	800d7d4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	791b      	ldrb	r3, [r3, #4]
 800c896:	4619      	mov	r1, r3
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f000 ff9b 	bl	800d7d4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	701a      	strb	r2, [r3, #0]
      break;
 800c8aa:	e06f      	b.n	800c98c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d019      	beq.n	800c8ea <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800c8c2:	23ff      	movs	r3, #255	; 0xff
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f000 f949 	bl	800cb5c <USBH_Get_StringDesc>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c8ce:	7bbb      	ldrb	r3, [r7, #14]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d103      	bne.n	800c8dc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2206      	movs	r2, #6
 800c8d8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c8da:	e059      	b.n	800c990 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c8dc:	7bbb      	ldrb	r3, [r7, #14]
 800c8de:	2b03      	cmp	r3, #3
 800c8e0:	d156      	bne.n	800c990 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2206      	movs	r2, #6
 800c8e6:	705a      	strb	r2, [r3, #1]
      break;
 800c8e8:	e052      	b.n	800c990 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2206      	movs	r2, #6
 800c8ee:	705a      	strb	r2, [r3, #1]
      break;
 800c8f0:	e04e      	b.n	800c990 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d019      	beq.n	800c930 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800c908:	23ff      	movs	r3, #255	; 0xff
 800c90a:	6878      	ldr	r0, [r7, #4]
 800c90c:	f000 f926 	bl	800cb5c <USBH_Get_StringDesc>
 800c910:	4603      	mov	r3, r0
 800c912:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c914:	7bbb      	ldrb	r3, [r7, #14]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d103      	bne.n	800c922 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	2207      	movs	r2, #7
 800c91e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800c920:	e038      	b.n	800c994 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c922:	7bbb      	ldrb	r3, [r7, #14]
 800c924:	2b03      	cmp	r3, #3
 800c926:	d135      	bne.n	800c994 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2207      	movs	r2, #7
 800c92c:	705a      	strb	r2, [r3, #1]
      break;
 800c92e:	e031      	b.n	800c994 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2207      	movs	r2, #7
 800c934:	705a      	strb	r2, [r3, #1]
      break;
 800c936:	e02d      	b.n	800c994 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d017      	beq.n	800c972 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800c94e:	23ff      	movs	r3, #255	; 0xff
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 f903 	bl	800cb5c <USBH_Get_StringDesc>
 800c956:	4603      	mov	r3, r0
 800c958:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800c95a:	7bbb      	ldrb	r3, [r7, #14]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d102      	bne.n	800c966 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800c960:	2300      	movs	r3, #0
 800c962:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800c964:	e018      	b.n	800c998 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800c966:	7bbb      	ldrb	r3, [r7, #14]
 800c968:	2b03      	cmp	r3, #3
 800c96a:	d115      	bne.n	800c998 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800c96c:	2300      	movs	r3, #0
 800c96e:	73fb      	strb	r3, [r7, #15]
      break;
 800c970:	e012      	b.n	800c998 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	73fb      	strb	r3, [r7, #15]
      break;
 800c976:	e00f      	b.n	800c998 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800c978:	bf00      	nop
 800c97a:	e00e      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c97c:	bf00      	nop
 800c97e:	e00c      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c980:	bf00      	nop
 800c982:	e00a      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c984:	bf00      	nop
 800c986:	e008      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c988:	bf00      	nop
 800c98a:	e006      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c98c:	bf00      	nop
 800c98e:	e004      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c990:	bf00      	nop
 800c992:	e002      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c994:	bf00      	nop
 800c996:	e000      	b.n	800c99a <USBH_HandleEnum+0x3be>
      break;
 800c998:	bf00      	nop
  }
  return Status;
 800c99a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c99c:	4618      	mov	r0, r3
 800c99e:	3710      	adds	r7, #16
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	bd80      	pop	{r7, pc}

0800c9a4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b083      	sub	sp, #12
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	683a      	ldr	r2, [r7, #0]
 800c9b2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800c9b6:	bf00      	nop
 800c9b8:	370c      	adds	r7, #12
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c0:	4770      	bx	lr

0800c9c2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800c9c2:	b580      	push	{r7, lr}
 800c9c4:	b082      	sub	sp, #8
 800c9c6:	af00      	add	r7, sp, #0
 800c9c8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c9d0:	1c5a      	adds	r2, r3, #1
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f000 f804 	bl	800c9e6 <USBH_HandleSof>
}
 800c9de:	bf00      	nop
 800c9e0:	3708      	adds	r7, #8
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}

0800c9e6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b082      	sub	sp, #8
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	781b      	ldrb	r3, [r3, #0]
 800c9f2:	b2db      	uxtb	r3, r3
 800c9f4:	2b0b      	cmp	r3, #11
 800c9f6:	d10a      	bne.n	800ca0e <USBH_HandleSof+0x28>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d005      	beq.n	800ca0e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca08:	699b      	ldr	r3, [r3, #24]
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	4798      	blx	r3
  }
}
 800ca0e:	bf00      	nop
 800ca10:	3708      	adds	r7, #8
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}

0800ca16 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ca16:	b480      	push	{r7}
 800ca18:	b083      	sub	sp, #12
 800ca1a:	af00      	add	r7, sp, #0
 800ca1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	2201      	movs	r2, #1
 800ca22:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800ca26:	bf00      	nop
}
 800ca28:	370c      	adds	r7, #12
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca30:	4770      	bx	lr

0800ca32 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ca32:	b480      	push	{r7}
 800ca34:	b083      	sub	sp, #12
 800ca36:	af00      	add	r7, sp, #0
 800ca38:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800ca42:	bf00      	nop
}
 800ca44:	370c      	adds	r7, #12
 800ca46:	46bd      	mov	sp, r7
 800ca48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4c:	4770      	bx	lr

0800ca4e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ca4e:	b480      	push	{r7}
 800ca50:	b083      	sub	sp, #12
 800ca52:	af00      	add	r7, sp, #0
 800ca54:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2201      	movs	r2, #1
 800ca5a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2200      	movs	r2, #0
 800ca62:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800ca6e:	2300      	movs	r3, #0
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	370c      	adds	r7, #12
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b082      	sub	sp, #8
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2201      	movs	r2, #1
 800ca88:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2200      	movs	r2, #0
 800ca98:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800ca9c:	6878      	ldr	r0, [r7, #4]
 800ca9e:	f004 fb36 	bl	801110e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	791b      	ldrb	r3, [r3, #4]
 800caa6:	4619      	mov	r1, r3
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f000 fe93 	bl	800d7d4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	795b      	ldrb	r3, [r3, #5]
 800cab2:	4619      	mov	r1, r3
 800cab4:	6878      	ldr	r0, [r7, #4]
 800cab6:	f000 fe8d 	bl	800d7d4 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800caba:	2300      	movs	r3, #0
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3708      	adds	r7, #8
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b086      	sub	sp, #24
 800cac8:	af02      	add	r7, sp, #8
 800caca:	6078      	str	r0, [r7, #4]
 800cacc:	460b      	mov	r3, r1
 800cace:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cad6:	78fb      	ldrb	r3, [r7, #3]
 800cad8:	b29b      	uxth	r3, r3
 800cada:	9300      	str	r3, [sp, #0]
 800cadc:	4613      	mov	r3, r2
 800cade:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cae2:	2100      	movs	r1, #0
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f000 f864 	bl	800cbb2 <USBH_GetDescriptor>
 800caea:	4603      	mov	r3, r0
 800caec:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800caee:	7bfb      	ldrb	r3, [r7, #15]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d10a      	bne.n	800cb0a <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f203 3026 	addw	r0, r3, #806	; 0x326
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cb00:	78fa      	ldrb	r2, [r7, #3]
 800cb02:	b292      	uxth	r2, r2
 800cb04:	4619      	mov	r1, r3
 800cb06:	f000 f919 	bl	800cd3c <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800cb0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3710      	adds	r7, #16
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b086      	sub	sp, #24
 800cb18:	af02      	add	r7, sp, #8
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	331c      	adds	r3, #28
 800cb24:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800cb26:	887b      	ldrh	r3, [r7, #2]
 800cb28:	9300      	str	r3, [sp, #0]
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cb30:	2100      	movs	r1, #0
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f000 f83d 	bl	800cbb2 <USBH_GetDescriptor>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800cb3c:	7bfb      	ldrb	r3, [r7, #15]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d107      	bne.n	800cb52 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800cb42:	887b      	ldrh	r3, [r7, #2]
 800cb44:	461a      	mov	r2, r3
 800cb46:	68b9      	ldr	r1, [r7, #8]
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f000 f989 	bl	800ce60 <USBH_ParseCfgDesc>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800cb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3710      	adds	r7, #16
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b088      	sub	sp, #32
 800cb60:	af02      	add	r7, sp, #8
 800cb62:	60f8      	str	r0, [r7, #12]
 800cb64:	607a      	str	r2, [r7, #4]
 800cb66:	461a      	mov	r2, r3
 800cb68:	460b      	mov	r3, r1
 800cb6a:	72fb      	strb	r3, [r7, #11]
 800cb6c:	4613      	mov	r3, r2
 800cb6e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800cb70:	7afb      	ldrb	r3, [r7, #11]
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800cb78:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800cb80:	893b      	ldrh	r3, [r7, #8]
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	460b      	mov	r3, r1
 800cb86:	2100      	movs	r1, #0
 800cb88:	68f8      	ldr	r0, [r7, #12]
 800cb8a:	f000 f812 	bl	800cbb2 <USBH_GetDescriptor>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800cb92:	7dfb      	ldrb	r3, [r7, #23]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d107      	bne.n	800cba8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800cb9e:	893a      	ldrh	r2, [r7, #8]
 800cba0:	6879      	ldr	r1, [r7, #4]
 800cba2:	4618      	mov	r0, r3
 800cba4:	f000 fb26 	bl	800d1f4 <USBH_ParseStringDesc>
  }

  return status;
 800cba8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3718      	adds	r7, #24
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b084      	sub	sp, #16
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	60f8      	str	r0, [r7, #12]
 800cbba:	607b      	str	r3, [r7, #4]
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	72fb      	strb	r3, [r7, #11]
 800cbc0:	4613      	mov	r3, r2
 800cbc2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	789b      	ldrb	r3, [r3, #2]
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d11c      	bne.n	800cc06 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800cbcc:	7afb      	ldrb	r3, [r7, #11]
 800cbce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cbd2:	b2da      	uxtb	r2, r3
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2206      	movs	r2, #6
 800cbdc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	893a      	ldrh	r2, [r7, #8]
 800cbe2:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800cbe4:	893b      	ldrh	r3, [r7, #8]
 800cbe6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cbea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cbee:	d104      	bne.n	800cbfa <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	f240 4209 	movw	r2, #1033	; 0x409
 800cbf6:	829a      	strh	r2, [r3, #20]
 800cbf8:	e002      	b.n	800cc00 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	8b3a      	ldrh	r2, [r7, #24]
 800cc04:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800cc06:	8b3b      	ldrh	r3, [r7, #24]
 800cc08:	461a      	mov	r2, r3
 800cc0a:	6879      	ldr	r1, [r7, #4]
 800cc0c:	68f8      	ldr	r0, [r7, #12]
 800cc0e:	f000 fb3f 	bl	800d290 <USBH_CtlReq>
 800cc12:	4603      	mov	r3, r0
}
 800cc14:	4618      	mov	r0, r3
 800cc16:	3710      	adds	r7, #16
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}

0800cc1c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b082      	sub	sp, #8
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	460b      	mov	r3, r1
 800cc26:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	789b      	ldrb	r3, [r3, #2]
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d10f      	bne.n	800cc50 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2200      	movs	r2, #0
 800cc34:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2205      	movs	r2, #5
 800cc3a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800cc3c:	78fb      	ldrb	r3, [r7, #3]
 800cc3e:	b29a      	uxth	r2, r3
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2200      	movs	r2, #0
 800cc48:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cc50:	2200      	movs	r2, #0
 800cc52:	2100      	movs	r1, #0
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f000 fb1b 	bl	800d290 <USBH_CtlReq>
 800cc5a:	4603      	mov	r3, r0
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3708      	adds	r7, #8
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b082      	sub	sp, #8
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	460b      	mov	r3, r1
 800cc6e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	789b      	ldrb	r3, [r3, #2]
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d10e      	bne.n	800cc96 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2209      	movs	r2, #9
 800cc82:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	887a      	ldrh	r2, [r7, #2]
 800cc88:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2200      	movs	r2, #0
 800cc94:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800cc96:	2200      	movs	r2, #0
 800cc98:	2100      	movs	r1, #0
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f000 faf8 	bl	800d290 <USBH_CtlReq>
 800cca0:	4603      	mov	r3, r0
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3708      	adds	r7, #8
 800cca6:	46bd      	mov	sp, r7
 800cca8:	bd80      	pop	{r7, pc}

0800ccaa <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ccaa:	b580      	push	{r7, lr}
 800ccac:	b082      	sub	sp, #8
 800ccae:	af00      	add	r7, sp, #0
 800ccb0:	6078      	str	r0, [r7, #4]
 800ccb2:	460b      	mov	r3, r1
 800ccb4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	789b      	ldrb	r3, [r3, #2]
 800ccba:	2b01      	cmp	r3, #1
 800ccbc:	d10f      	bne.n	800ccde <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2203      	movs	r2, #3
 800ccc8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ccca:	78fb      	ldrb	r3, [r7, #3]
 800cccc:	b29a      	uxth	r2, r3
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ccde:	2200      	movs	r2, #0
 800cce0:	2100      	movs	r1, #0
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f000 fad4 	bl	800d290 <USBH_CtlReq>
 800cce8:	4603      	mov	r3, r0
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3708      	adds	r7, #8
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}

0800ccf2 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ccf2:	b580      	push	{r7, lr}
 800ccf4:	b082      	sub	sp, #8
 800ccf6:	af00      	add	r7, sp, #0
 800ccf8:	6078      	str	r0, [r7, #4]
 800ccfa:	460b      	mov	r3, r1
 800ccfc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	789b      	ldrb	r3, [r3, #2]
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	d10f      	bne.n	800cd26 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2202      	movs	r2, #2
 800cd0a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2201      	movs	r2, #1
 800cd10:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2200      	movs	r2, #0
 800cd16:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800cd18:	78fb      	ldrb	r3, [r7, #3]
 800cd1a:	b29a      	uxth	r2, r3
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2200      	movs	r2, #0
 800cd24:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800cd26:	2200      	movs	r2, #0
 800cd28:	2100      	movs	r1, #0
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 fab0 	bl	800d290 <USBH_CtlReq>
 800cd30:	4603      	mov	r3, r0
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3708      	adds	r7, #8
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}
	...

0800cd3c <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b085      	sub	sp, #20
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60f8      	str	r0, [r7, #12]
 800cd44:	60b9      	str	r1, [r7, #8]
 800cd46:	4613      	mov	r3, r2
 800cd48:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	781a      	ldrb	r2, [r3, #0]
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	785a      	ldrb	r2, [r3, #1]
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	3302      	adds	r3, #2
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	b29a      	uxth	r2, r3
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	3303      	adds	r3, #3
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	021b      	lsls	r3, r3, #8
 800cd6c:	b29b      	uxth	r3, r3
 800cd6e:	4313      	orrs	r3, r2
 800cd70:	b29a      	uxth	r2, r3
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	791a      	ldrb	r2, [r3, #4]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	795a      	ldrb	r2, [r3, #5]
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	799a      	ldrb	r2, [r3, #6]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	79da      	ldrb	r2, [r3, #7]
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	79db      	ldrb	r3, [r3, #7]
 800cd9a:	2b20      	cmp	r3, #32
 800cd9c:	dc0f      	bgt.n	800cdbe <USBH_ParseDevDesc+0x82>
 800cd9e:	2b08      	cmp	r3, #8
 800cda0:	db14      	blt.n	800cdcc <USBH_ParseDevDesc+0x90>
 800cda2:	3b08      	subs	r3, #8
 800cda4:	4a2d      	ldr	r2, [pc, #180]	; (800ce5c <USBH_ParseDevDesc+0x120>)
 800cda6:	fa22 f303 	lsr.w	r3, r2, r3
 800cdaa:	f003 0301 	and.w	r3, r3, #1
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	bf14      	ite	ne
 800cdb2:	2301      	movne	r3, #1
 800cdb4:	2300      	moveq	r3, #0
 800cdb6:	b2db      	uxtb	r3, r3
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d102      	bne.n	800cdc2 <USBH_ParseDevDesc+0x86>
 800cdbc:	e006      	b.n	800cdcc <USBH_ParseDevDesc+0x90>
 800cdbe:	2b40      	cmp	r3, #64	; 0x40
 800cdc0:	d104      	bne.n	800cdcc <USBH_ParseDevDesc+0x90>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	79da      	ldrb	r2, [r3, #7]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	71da      	strb	r2, [r3, #7]
      break;
 800cdca:	e003      	b.n	800cdd4 <USBH_ParseDevDesc+0x98>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2240      	movs	r2, #64	; 0x40
 800cdd0:	71da      	strb	r2, [r3, #7]
      break;
 800cdd2:	bf00      	nop
  }

  if (length > 8U)
 800cdd4:	88fb      	ldrh	r3, [r7, #6]
 800cdd6:	2b08      	cmp	r3, #8
 800cdd8:	d939      	bls.n	800ce4e <USBH_ParseDevDesc+0x112>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800cdda:	68bb      	ldr	r3, [r7, #8]
 800cddc:	3308      	adds	r3, #8
 800cdde:	781b      	ldrb	r3, [r3, #0]
 800cde0:	b29a      	uxth	r2, r3
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	3309      	adds	r3, #9
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	021b      	lsls	r3, r3, #8
 800cdec:	b29b      	uxth	r3, r3
 800cdee:	4313      	orrs	r3, r2
 800cdf0:	b29a      	uxth	r2, r3
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	330a      	adds	r3, #10
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	b29a      	uxth	r2, r3
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	330b      	adds	r3, #11
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	b29b      	uxth	r3, r3
 800ce06:	021b      	lsls	r3, r3, #8
 800ce08:	b29b      	uxth	r3, r3
 800ce0a:	4313      	orrs	r3, r2
 800ce0c:	b29a      	uxth	r2, r3
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	330c      	adds	r3, #12
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	b29a      	uxth	r2, r3
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	330d      	adds	r3, #13
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	021b      	lsls	r3, r3, #8
 800ce24:	b29b      	uxth	r3, r3
 800ce26:	4313      	orrs	r3, r2
 800ce28:	b29a      	uxth	r2, r3
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	7b9a      	ldrb	r2, [r3, #14]
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	7bda      	ldrb	r2, [r3, #15]
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	7c1a      	ldrb	r2, [r3, #16]
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	7c5a      	ldrb	r2, [r3, #17]
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	745a      	strb	r2, [r3, #17]
  }
}
 800ce4e:	bf00      	nop
 800ce50:	3714      	adds	r7, #20
 800ce52:	46bd      	mov	sp, r7
 800ce54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce58:	4770      	bx	lr
 800ce5a:	bf00      	nop
 800ce5c:	01000101 	.word	0x01000101

0800ce60 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b08c      	sub	sp, #48	; 0x30
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	60f8      	str	r0, [r7, #12]
 800ce68:	60b9      	str	r1, [r7, #8]
 800ce6a:	4613      	mov	r3, r2
 800ce6c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ce74:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ce76:	2300      	movs	r3, #0
 800ce78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ce80:	2300      	movs	r3, #0
 800ce82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800ce86:	2300      	movs	r3, #0
 800ce88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	781a      	ldrb	r2, [r3, #0]
 800ce94:	6a3b      	ldr	r3, [r7, #32]
 800ce96:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	785a      	ldrb	r2, [r3, #1]
 800ce9c:	6a3b      	ldr	r3, [r7, #32]
 800ce9e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	3302      	adds	r3, #2
 800cea4:	781b      	ldrb	r3, [r3, #0]
 800cea6:	b29a      	uxth	r2, r3
 800cea8:	68bb      	ldr	r3, [r7, #8]
 800ceaa:	3303      	adds	r3, #3
 800ceac:	781b      	ldrb	r3, [r3, #0]
 800ceae:	b29b      	uxth	r3, r3
 800ceb0:	021b      	lsls	r3, r3, #8
 800ceb2:	b29b      	uxth	r3, r3
 800ceb4:	4313      	orrs	r3, r2
 800ceb6:	b29b      	uxth	r3, r3
 800ceb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cebc:	bf28      	it	cs
 800cebe:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800cec2:	b29a      	uxth	r2, r3
 800cec4:	6a3b      	ldr	r3, [r7, #32]
 800cec6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	791a      	ldrb	r2, [r3, #4]
 800cecc:	6a3b      	ldr	r3, [r7, #32]
 800cece:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	795a      	ldrb	r2, [r3, #5]
 800ced4:	6a3b      	ldr	r3, [r7, #32]
 800ced6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	799a      	ldrb	r2, [r3, #6]
 800cedc:	6a3b      	ldr	r3, [r7, #32]
 800cede:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	79da      	ldrb	r2, [r3, #7]
 800cee4:	6a3b      	ldr	r3, [r7, #32]
 800cee6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800cee8:	68bb      	ldr	r3, [r7, #8]
 800ceea:	7a1a      	ldrb	r2, [r3, #8]
 800ceec:	6a3b      	ldr	r3, [r7, #32]
 800ceee:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800cef0:	6a3b      	ldr	r3, [r7, #32]
 800cef2:	781b      	ldrb	r3, [r3, #0]
 800cef4:	2b09      	cmp	r3, #9
 800cef6:	d002      	beq.n	800cefe <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800cef8:	6a3b      	ldr	r3, [r7, #32]
 800cefa:	2209      	movs	r2, #9
 800cefc:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800cefe:	88fb      	ldrh	r3, [r7, #6]
 800cf00:	2b09      	cmp	r3, #9
 800cf02:	f240 809d 	bls.w	800d040 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800cf06:	2309      	movs	r3, #9
 800cf08:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800cf0e:	e081      	b.n	800d014 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cf10:	f107 0316 	add.w	r3, r7, #22
 800cf14:	4619      	mov	r1, r3
 800cf16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf18:	f000 f99f 	bl	800d25a <USBH_GetNextDesc>
 800cf1c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800cf1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf20:	785b      	ldrb	r3, [r3, #1]
 800cf22:	2b04      	cmp	r3, #4
 800cf24:	d176      	bne.n	800d014 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800cf26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	2b09      	cmp	r3, #9
 800cf2c:	d002      	beq.n	800cf34 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800cf2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf30:	2209      	movs	r2, #9
 800cf32:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800cf34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf38:	221a      	movs	r2, #26
 800cf3a:	fb02 f303 	mul.w	r3, r2, r3
 800cf3e:	3308      	adds	r3, #8
 800cf40:	6a3a      	ldr	r2, [r7, #32]
 800cf42:	4413      	add	r3, r2
 800cf44:	3302      	adds	r3, #2
 800cf46:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800cf48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf4a:	69f8      	ldr	r0, [r7, #28]
 800cf4c:	f000 f87e 	bl	800d04c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800cf50:	2300      	movs	r3, #0
 800cf52:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800cf56:	2300      	movs	r3, #0
 800cf58:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cf5a:	e043      	b.n	800cfe4 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800cf5c:	f107 0316 	add.w	r3, r7, #22
 800cf60:	4619      	mov	r1, r3
 800cf62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf64:	f000 f979 	bl	800d25a <USBH_GetNextDesc>
 800cf68:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cf6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf6c:	785b      	ldrb	r3, [r3, #1]
 800cf6e:	2b05      	cmp	r3, #5
 800cf70:	d138      	bne.n	800cfe4 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800cf72:	69fb      	ldr	r3, [r7, #28]
 800cf74:	795b      	ldrb	r3, [r3, #5]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d10f      	bne.n	800cf9a <USBH_ParseCfgDesc+0x13a>
 800cf7a:	69fb      	ldr	r3, [r7, #28]
 800cf7c:	799b      	ldrb	r3, [r3, #6]
 800cf7e:	2b02      	cmp	r3, #2
 800cf80:	d10b      	bne.n	800cf9a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cf82:	69fb      	ldr	r3, [r7, #28]
 800cf84:	79db      	ldrb	r3, [r3, #7]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d10f      	bne.n	800cfaa <USBH_ParseCfgDesc+0x14a>
 800cf8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf8c:	781b      	ldrb	r3, [r3, #0]
 800cf8e:	2b09      	cmp	r3, #9
 800cf90:	d00b      	beq.n	800cfaa <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800cf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf94:	2209      	movs	r2, #9
 800cf96:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cf98:	e007      	b.n	800cfaa <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800cf9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	2b07      	cmp	r3, #7
 800cfa0:	d004      	beq.n	800cfac <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800cfa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfa4:	2207      	movs	r2, #7
 800cfa6:	701a      	strb	r2, [r3, #0]
 800cfa8:	e000      	b.n	800cfac <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800cfaa:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800cfac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfb0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cfb4:	3201      	adds	r2, #1
 800cfb6:	00d2      	lsls	r2, r2, #3
 800cfb8:	211a      	movs	r1, #26
 800cfba:	fb01 f303 	mul.w	r3, r1, r3
 800cfbe:	4413      	add	r3, r2
 800cfc0:	3308      	adds	r3, #8
 800cfc2:	6a3a      	ldr	r2, [r7, #32]
 800cfc4:	4413      	add	r3, r2
 800cfc6:	3304      	adds	r3, #4
 800cfc8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800cfca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfcc:	69b9      	ldr	r1, [r7, #24]
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f000 f86b 	bl	800d0aa <USBH_ParseEPDesc>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800cfda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cfde:	3301      	adds	r3, #1
 800cfe0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800cfe4:	69fb      	ldr	r3, [r7, #28]
 800cfe6:	791b      	ldrb	r3, [r3, #4]
 800cfe8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800cfec:	429a      	cmp	r2, r3
 800cfee:	d204      	bcs.n	800cffa <USBH_ParseCfgDesc+0x19a>
 800cff0:	6a3b      	ldr	r3, [r7, #32]
 800cff2:	885a      	ldrh	r2, [r3, #2]
 800cff4:	8afb      	ldrh	r3, [r7, #22]
 800cff6:	429a      	cmp	r2, r3
 800cff8:	d8b0      	bhi.n	800cf5c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	791b      	ldrb	r3, [r3, #4]
 800cffe:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d002:	429a      	cmp	r2, r3
 800d004:	d201      	bcs.n	800d00a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800d006:	2303      	movs	r3, #3
 800d008:	e01c      	b.n	800d044 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800d00a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d00e:	3301      	adds	r3, #1
 800d010:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800d014:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d805      	bhi.n	800d028 <USBH_ParseCfgDesc+0x1c8>
 800d01c:	6a3b      	ldr	r3, [r7, #32]
 800d01e:	885a      	ldrh	r2, [r3, #2]
 800d020:	8afb      	ldrh	r3, [r7, #22]
 800d022:	429a      	cmp	r2, r3
 800d024:	f63f af74 	bhi.w	800cf10 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800d028:	6a3b      	ldr	r3, [r7, #32]
 800d02a:	791b      	ldrb	r3, [r3, #4]
 800d02c:	2b02      	cmp	r3, #2
 800d02e:	bf28      	it	cs
 800d030:	2302      	movcs	r3, #2
 800d032:	b2db      	uxtb	r3, r3
 800d034:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d038:	429a      	cmp	r2, r3
 800d03a:	d201      	bcs.n	800d040 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800d03c:	2303      	movs	r3, #3
 800d03e:	e001      	b.n	800d044 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800d040:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d044:	4618      	mov	r0, r3
 800d046:	3730      	adds	r7, #48	; 0x30
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}

0800d04c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	781a      	ldrb	r2, [r3, #0]
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	785a      	ldrb	r2, [r3, #1]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	789a      	ldrb	r2, [r3, #2]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	78da      	ldrb	r2, [r3, #3]
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	791a      	ldrb	r2, [r3, #4]
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	795a      	ldrb	r2, [r3, #5]
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	799a      	ldrb	r2, [r3, #6]
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	79da      	ldrb	r2, [r3, #7]
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	7a1a      	ldrb	r2, [r3, #8]
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	721a      	strb	r2, [r3, #8]
}
 800d09e:	bf00      	nop
 800d0a0:	370c      	adds	r7, #12
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a8:	4770      	bx	lr

0800d0aa <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800d0aa:	b480      	push	{r7}
 800d0ac:	b087      	sub	sp, #28
 800d0ae:	af00      	add	r7, sp, #0
 800d0b0:	60f8      	str	r0, [r7, #12]
 800d0b2:	60b9      	str	r1, [r7, #8]
 800d0b4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	781a      	ldrb	r2, [r3, #0]
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	785a      	ldrb	r2, [r3, #1]
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	789a      	ldrb	r2, [r3, #2]
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	78da      	ldrb	r2, [r3, #3]
 800d0d6:	68bb      	ldr	r3, [r7, #8]
 800d0d8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	3304      	adds	r3, #4
 800d0de:	781b      	ldrb	r3, [r3, #0]
 800d0e0:	b29a      	uxth	r2, r3
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	3305      	adds	r3, #5
 800d0e6:	781b      	ldrb	r3, [r3, #0]
 800d0e8:	b29b      	uxth	r3, r3
 800d0ea:	021b      	lsls	r3, r3, #8
 800d0ec:	b29b      	uxth	r3, r3
 800d0ee:	4313      	orrs	r3, r2
 800d0f0:	b29a      	uxth	r2, r3
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	799a      	ldrb	r2, [r3, #6]
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	889b      	ldrh	r3, [r3, #4]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d102      	bne.n	800d10c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800d106:	2303      	movs	r3, #3
 800d108:	75fb      	strb	r3, [r7, #23]
 800d10a:	e033      	b.n	800d174 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	889b      	ldrh	r3, [r3, #4]
 800d110:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d114:	f023 0307 	bic.w	r3, r3, #7
 800d118:	b29a      	uxth	r2, r3
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	889b      	ldrh	r3, [r3, #4]
 800d122:	b21a      	sxth	r2, r3
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	3304      	adds	r3, #4
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	b299      	uxth	r1, r3
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	3305      	adds	r3, #5
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	b29b      	uxth	r3, r3
 800d134:	021b      	lsls	r3, r3, #8
 800d136:	b29b      	uxth	r3, r3
 800d138:	430b      	orrs	r3, r1
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d140:	2b00      	cmp	r3, #0
 800d142:	d110      	bne.n	800d166 <USBH_ParseEPDesc+0xbc>
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	3304      	adds	r3, #4
 800d148:	781b      	ldrb	r3, [r3, #0]
 800d14a:	b299      	uxth	r1, r3
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	3305      	adds	r3, #5
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	b29b      	uxth	r3, r3
 800d154:	021b      	lsls	r3, r3, #8
 800d156:	b29b      	uxth	r3, r3
 800d158:	430b      	orrs	r3, r1
 800d15a:	b29b      	uxth	r3, r3
 800d15c:	b21b      	sxth	r3, r3
 800d15e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d162:	b21b      	sxth	r3, r3
 800d164:	e001      	b.n	800d16a <USBH_ParseEPDesc+0xc0>
 800d166:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d16a:	4313      	orrs	r3, r2
 800d16c:	b21b      	sxth	r3, r3
 800d16e:	b29a      	uxth	r2, r3
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d116      	bne.n	800d1ac <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	78db      	ldrb	r3, [r3, #3]
 800d182:	f003 0303 	and.w	r3, r3, #3
 800d186:	2b01      	cmp	r3, #1
 800d188:	d005      	beq.n	800d196 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	78db      	ldrb	r3, [r3, #3]
 800d18e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800d192:	2b03      	cmp	r3, #3
 800d194:	d127      	bne.n	800d1e6 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	799b      	ldrb	r3, [r3, #6]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d003      	beq.n	800d1a6 <USBH_ParseEPDesc+0xfc>
 800d19e:	68bb      	ldr	r3, [r7, #8]
 800d1a0:	799b      	ldrb	r3, [r3, #6]
 800d1a2:	2b10      	cmp	r3, #16
 800d1a4:	d91f      	bls.n	800d1e6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d1a6:	2303      	movs	r3, #3
 800d1a8:	75fb      	strb	r3, [r7, #23]
 800d1aa:	e01c      	b.n	800d1e6 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800d1ac:	68bb      	ldr	r3, [r7, #8]
 800d1ae:	78db      	ldrb	r3, [r3, #3]
 800d1b0:	f003 0303 	and.w	r3, r3, #3
 800d1b4:	2b01      	cmp	r3, #1
 800d1b6:	d10a      	bne.n	800d1ce <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	799b      	ldrb	r3, [r3, #6]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d003      	beq.n	800d1c8 <USBH_ParseEPDesc+0x11e>
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	799b      	ldrb	r3, [r3, #6]
 800d1c4:	2b10      	cmp	r3, #16
 800d1c6:	d90e      	bls.n	800d1e6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d1c8:	2303      	movs	r3, #3
 800d1ca:	75fb      	strb	r3, [r7, #23]
 800d1cc:	e00b      	b.n	800d1e6 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800d1ce:	68bb      	ldr	r3, [r7, #8]
 800d1d0:	78db      	ldrb	r3, [r3, #3]
 800d1d2:	f003 0303 	and.w	r3, r3, #3
 800d1d6:	2b03      	cmp	r3, #3
 800d1d8:	d105      	bne.n	800d1e6 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	799b      	ldrb	r3, [r3, #6]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d101      	bne.n	800d1e6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800d1e2:	2303      	movs	r3, #3
 800d1e4:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800d1e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	371c      	adds	r7, #28
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b087      	sub	sp, #28
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	60f8      	str	r0, [r7, #12]
 800d1fc:	60b9      	str	r1, [r7, #8]
 800d1fe:	4613      	mov	r3, r2
 800d200:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	3301      	adds	r3, #1
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	2b03      	cmp	r3, #3
 800d20a:	d120      	bne.n	800d24e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	1e9a      	subs	r2, r3, #2
 800d212:	88fb      	ldrh	r3, [r7, #6]
 800d214:	4293      	cmp	r3, r2
 800d216:	bf28      	it	cs
 800d218:	4613      	movcs	r3, r2
 800d21a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	3302      	adds	r3, #2
 800d220:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800d222:	2300      	movs	r3, #0
 800d224:	82fb      	strh	r3, [r7, #22]
 800d226:	e00b      	b.n	800d240 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800d228:	8afb      	ldrh	r3, [r7, #22]
 800d22a:	68fa      	ldr	r2, [r7, #12]
 800d22c:	4413      	add	r3, r2
 800d22e:	781a      	ldrb	r2, [r3, #0]
 800d230:	68bb      	ldr	r3, [r7, #8]
 800d232:	701a      	strb	r2, [r3, #0]
      pdest++;
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	3301      	adds	r3, #1
 800d238:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800d23a:	8afb      	ldrh	r3, [r7, #22]
 800d23c:	3302      	adds	r3, #2
 800d23e:	82fb      	strh	r3, [r7, #22]
 800d240:	8afa      	ldrh	r2, [r7, #22]
 800d242:	8abb      	ldrh	r3, [r7, #20]
 800d244:	429a      	cmp	r2, r3
 800d246:	d3ef      	bcc.n	800d228 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	2200      	movs	r2, #0
 800d24c:	701a      	strb	r2, [r3, #0]
  }
}
 800d24e:	bf00      	nop
 800d250:	371c      	adds	r7, #28
 800d252:	46bd      	mov	sp, r7
 800d254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d258:	4770      	bx	lr

0800d25a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800d25a:	b480      	push	{r7}
 800d25c:	b085      	sub	sp, #20
 800d25e:	af00      	add	r7, sp, #0
 800d260:	6078      	str	r0, [r7, #4]
 800d262:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	881a      	ldrh	r2, [r3, #0]
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	781b      	ldrb	r3, [r3, #0]
 800d26c:	b29b      	uxth	r3, r3
 800d26e:	4413      	add	r3, r2
 800d270:	b29a      	uxth	r2, r3
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	4413      	add	r3, r2
 800d280:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d282:	68fb      	ldr	r3, [r7, #12]
}
 800d284:	4618      	mov	r0, r3
 800d286:	3714      	adds	r7, #20
 800d288:	46bd      	mov	sp, r7
 800d28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28e:	4770      	bx	lr

0800d290 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af00      	add	r7, sp, #0
 800d296:	60f8      	str	r0, [r7, #12]
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	4613      	mov	r3, r2
 800d29c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d29e:	2301      	movs	r3, #1
 800d2a0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	789b      	ldrb	r3, [r3, #2]
 800d2a6:	2b01      	cmp	r3, #1
 800d2a8:	d002      	beq.n	800d2b0 <USBH_CtlReq+0x20>
 800d2aa:	2b02      	cmp	r3, #2
 800d2ac:	d00f      	beq.n	800d2ce <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800d2ae:	e027      	b.n	800d300 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	88fa      	ldrh	r2, [r7, #6]
 800d2ba:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2201      	movs	r2, #1
 800d2c0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2202      	movs	r2, #2
 800d2c6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	75fb      	strb	r3, [r7, #23]
      break;
 800d2cc:	e018      	b.n	800d300 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800d2ce:	68f8      	ldr	r0, [r7, #12]
 800d2d0:	f000 f81c 	bl	800d30c <USBH_HandleControl>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800d2d8:	7dfb      	ldrb	r3, [r7, #23]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d002      	beq.n	800d2e4 <USBH_CtlReq+0x54>
 800d2de:	7dfb      	ldrb	r3, [r7, #23]
 800d2e0:	2b03      	cmp	r3, #3
 800d2e2:	d106      	bne.n	800d2f2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	2201      	movs	r2, #1
 800d2e8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	761a      	strb	r2, [r3, #24]
      break;
 800d2f0:	e005      	b.n	800d2fe <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800d2f2:	7dfb      	ldrb	r3, [r7, #23]
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d102      	bne.n	800d2fe <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	709a      	strb	r2, [r3, #2]
      break;
 800d2fe:	bf00      	nop
  }
  return status;
 800d300:	7dfb      	ldrb	r3, [r7, #23]
}
 800d302:	4618      	mov	r0, r3
 800d304:	3718      	adds	r7, #24
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}
	...

0800d30c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b086      	sub	sp, #24
 800d310:	af02      	add	r7, sp, #8
 800d312:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d314:	2301      	movs	r3, #1
 800d316:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d318:	2300      	movs	r3, #0
 800d31a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	7e1b      	ldrb	r3, [r3, #24]
 800d320:	3b01      	subs	r3, #1
 800d322:	2b0a      	cmp	r3, #10
 800d324:	f200 8156 	bhi.w	800d5d4 <USBH_HandleControl+0x2c8>
 800d328:	a201      	add	r2, pc, #4	; (adr r2, 800d330 <USBH_HandleControl+0x24>)
 800d32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d32e:	bf00      	nop
 800d330:	0800d35d 	.word	0x0800d35d
 800d334:	0800d377 	.word	0x0800d377
 800d338:	0800d3e1 	.word	0x0800d3e1
 800d33c:	0800d407 	.word	0x0800d407
 800d340:	0800d43f 	.word	0x0800d43f
 800d344:	0800d469 	.word	0x0800d469
 800d348:	0800d4bb 	.word	0x0800d4bb
 800d34c:	0800d4dd 	.word	0x0800d4dd
 800d350:	0800d519 	.word	0x0800d519
 800d354:	0800d53f 	.word	0x0800d53f
 800d358:	0800d57d 	.word	0x0800d57d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f103 0110 	add.w	r1, r3, #16
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	795b      	ldrb	r3, [r3, #5]
 800d366:	461a      	mov	r2, r3
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	f000 f943 	bl	800d5f4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	2202      	movs	r2, #2
 800d372:	761a      	strb	r2, [r3, #24]
      break;
 800d374:	e139      	b.n	800d5ea <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	795b      	ldrb	r3, [r3, #5]
 800d37a:	4619      	mov	r1, r3
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f003 ffb5 	bl	80112ec <USBH_LL_GetURBState>
 800d382:	4603      	mov	r3, r0
 800d384:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800d386:	7bbb      	ldrb	r3, [r7, #14]
 800d388:	2b01      	cmp	r3, #1
 800d38a:	d11e      	bne.n	800d3ca <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	7c1b      	ldrb	r3, [r3, #16]
 800d390:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d394:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	8adb      	ldrh	r3, [r3, #22]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d00a      	beq.n	800d3b4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800d39e:	7b7b      	ldrb	r3, [r7, #13]
 800d3a0:	2b80      	cmp	r3, #128	; 0x80
 800d3a2:	d103      	bne.n	800d3ac <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2203      	movs	r2, #3
 800d3a8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d3aa:	e115      	b.n	800d5d8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2205      	movs	r2, #5
 800d3b0:	761a      	strb	r2, [r3, #24]
      break;
 800d3b2:	e111      	b.n	800d5d8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800d3b4:	7b7b      	ldrb	r3, [r7, #13]
 800d3b6:	2b80      	cmp	r3, #128	; 0x80
 800d3b8:	d103      	bne.n	800d3c2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2209      	movs	r2, #9
 800d3be:	761a      	strb	r2, [r3, #24]
      break;
 800d3c0:	e10a      	b.n	800d5d8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2207      	movs	r2, #7
 800d3c6:	761a      	strb	r2, [r3, #24]
      break;
 800d3c8:	e106      	b.n	800d5d8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d3ca:	7bbb      	ldrb	r3, [r7, #14]
 800d3cc:	2b04      	cmp	r3, #4
 800d3ce:	d003      	beq.n	800d3d8 <USBH_HandleControl+0xcc>
 800d3d0:	7bbb      	ldrb	r3, [r7, #14]
 800d3d2:	2b02      	cmp	r3, #2
 800d3d4:	f040 8100 	bne.w	800d5d8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	220b      	movs	r2, #11
 800d3dc:	761a      	strb	r2, [r3, #24]
      break;
 800d3de:	e0fb      	b.n	800d5d8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d3e6:	b29a      	uxth	r2, r3
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6899      	ldr	r1, [r3, #8]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	899a      	ldrh	r2, [r3, #12]
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	791b      	ldrb	r3, [r3, #4]
 800d3f8:	6878      	ldr	r0, [r7, #4]
 800d3fa:	f000 f93a 	bl	800d672 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2204      	movs	r2, #4
 800d402:	761a      	strb	r2, [r3, #24]
      break;
 800d404:	e0f1      	b.n	800d5ea <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	791b      	ldrb	r3, [r3, #4]
 800d40a:	4619      	mov	r1, r3
 800d40c:	6878      	ldr	r0, [r7, #4]
 800d40e:	f003 ff6d 	bl	80112ec <USBH_LL_GetURBState>
 800d412:	4603      	mov	r3, r0
 800d414:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800d416:	7bbb      	ldrb	r3, [r7, #14]
 800d418:	2b01      	cmp	r3, #1
 800d41a:	d102      	bne.n	800d422 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2209      	movs	r2, #9
 800d420:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800d422:	7bbb      	ldrb	r3, [r7, #14]
 800d424:	2b05      	cmp	r3, #5
 800d426:	d102      	bne.n	800d42e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800d428:	2303      	movs	r3, #3
 800d42a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d42c:	e0d6      	b.n	800d5dc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800d42e:	7bbb      	ldrb	r3, [r7, #14]
 800d430:	2b04      	cmp	r3, #4
 800d432:	f040 80d3 	bne.w	800d5dc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	220b      	movs	r2, #11
 800d43a:	761a      	strb	r2, [r3, #24]
      break;
 800d43c:	e0ce      	b.n	800d5dc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6899      	ldr	r1, [r3, #8]
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	899a      	ldrh	r2, [r3, #12]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	795b      	ldrb	r3, [r3, #5]
 800d44a:	2001      	movs	r0, #1
 800d44c:	9000      	str	r0, [sp, #0]
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	f000 f8ea 	bl	800d628 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d45a:	b29a      	uxth	r2, r3
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2206      	movs	r2, #6
 800d464:	761a      	strb	r2, [r3, #24]
      break;
 800d466:	e0c0      	b.n	800d5ea <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	795b      	ldrb	r3, [r3, #5]
 800d46c:	4619      	mov	r1, r3
 800d46e:	6878      	ldr	r0, [r7, #4]
 800d470:	f003 ff3c 	bl	80112ec <USBH_LL_GetURBState>
 800d474:	4603      	mov	r3, r0
 800d476:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d478:	7bbb      	ldrb	r3, [r7, #14]
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d103      	bne.n	800d486 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	2207      	movs	r2, #7
 800d482:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d484:	e0ac      	b.n	800d5e0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800d486:	7bbb      	ldrb	r3, [r7, #14]
 800d488:	2b05      	cmp	r3, #5
 800d48a:	d105      	bne.n	800d498 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	220c      	movs	r2, #12
 800d490:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800d492:	2303      	movs	r3, #3
 800d494:	73fb      	strb	r3, [r7, #15]
      break;
 800d496:	e0a3      	b.n	800d5e0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d498:	7bbb      	ldrb	r3, [r7, #14]
 800d49a:	2b02      	cmp	r3, #2
 800d49c:	d103      	bne.n	800d4a6 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2205      	movs	r2, #5
 800d4a2:	761a      	strb	r2, [r3, #24]
      break;
 800d4a4:	e09c      	b.n	800d5e0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800d4a6:	7bbb      	ldrb	r3, [r7, #14]
 800d4a8:	2b04      	cmp	r3, #4
 800d4aa:	f040 8099 	bne.w	800d5e0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	220b      	movs	r2, #11
 800d4b2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800d4b4:	2302      	movs	r3, #2
 800d4b6:	73fb      	strb	r3, [r7, #15]
      break;
 800d4b8:	e092      	b.n	800d5e0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	791b      	ldrb	r3, [r3, #4]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	2100      	movs	r1, #0
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f000 f8d5 	bl	800d672 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d4ce:	b29a      	uxth	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2208      	movs	r2, #8
 800d4d8:	761a      	strb	r2, [r3, #24]

      break;
 800d4da:	e086      	b.n	800d5ea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	791b      	ldrb	r3, [r3, #4]
 800d4e0:	4619      	mov	r1, r3
 800d4e2:	6878      	ldr	r0, [r7, #4]
 800d4e4:	f003 ff02 	bl	80112ec <USBH_LL_GetURBState>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800d4ec:	7bbb      	ldrb	r3, [r7, #14]
 800d4ee:	2b01      	cmp	r3, #1
 800d4f0:	d105      	bne.n	800d4fe <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	220d      	movs	r2, #13
 800d4f6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d4fc:	e072      	b.n	800d5e4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800d4fe:	7bbb      	ldrb	r3, [r7, #14]
 800d500:	2b04      	cmp	r3, #4
 800d502:	d103      	bne.n	800d50c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	220b      	movs	r2, #11
 800d508:	761a      	strb	r2, [r3, #24]
      break;
 800d50a:	e06b      	b.n	800d5e4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800d50c:	7bbb      	ldrb	r3, [r7, #14]
 800d50e:	2b05      	cmp	r3, #5
 800d510:	d168      	bne.n	800d5e4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800d512:	2303      	movs	r3, #3
 800d514:	73fb      	strb	r3, [r7, #15]
      break;
 800d516:	e065      	b.n	800d5e4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	795b      	ldrb	r3, [r3, #5]
 800d51c:	2201      	movs	r2, #1
 800d51e:	9200      	str	r2, [sp, #0]
 800d520:	2200      	movs	r2, #0
 800d522:	2100      	movs	r1, #0
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f000 f87f 	bl	800d628 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800d530:	b29a      	uxth	r2, r3
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	220a      	movs	r2, #10
 800d53a:	761a      	strb	r2, [r3, #24]
      break;
 800d53c:	e055      	b.n	800d5ea <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	795b      	ldrb	r3, [r3, #5]
 800d542:	4619      	mov	r1, r3
 800d544:	6878      	ldr	r0, [r7, #4]
 800d546:	f003 fed1 	bl	80112ec <USBH_LL_GetURBState>
 800d54a:	4603      	mov	r3, r0
 800d54c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800d54e:	7bbb      	ldrb	r3, [r7, #14]
 800d550:	2b01      	cmp	r3, #1
 800d552:	d105      	bne.n	800d560 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800d554:	2300      	movs	r3, #0
 800d556:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	220d      	movs	r2, #13
 800d55c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800d55e:	e043      	b.n	800d5e8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800d560:	7bbb      	ldrb	r3, [r7, #14]
 800d562:	2b02      	cmp	r3, #2
 800d564:	d103      	bne.n	800d56e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2209      	movs	r2, #9
 800d56a:	761a      	strb	r2, [r3, #24]
      break;
 800d56c:	e03c      	b.n	800d5e8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800d56e:	7bbb      	ldrb	r3, [r7, #14]
 800d570:	2b04      	cmp	r3, #4
 800d572:	d139      	bne.n	800d5e8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	220b      	movs	r2, #11
 800d578:	761a      	strb	r2, [r3, #24]
      break;
 800d57a:	e035      	b.n	800d5e8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	7e5b      	ldrb	r3, [r3, #25]
 800d580:	3301      	adds	r3, #1
 800d582:	b2da      	uxtb	r2, r3
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	765a      	strb	r2, [r3, #25]
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	7e5b      	ldrb	r3, [r3, #25]
 800d58c:	2b02      	cmp	r3, #2
 800d58e:	d806      	bhi.n	800d59e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
 800d594:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2201      	movs	r2, #1
 800d59a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800d59c:	e025      	b.n	800d5ea <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800d5a4:	2106      	movs	r1, #6
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	795b      	ldrb	r3, [r3, #5]
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 f90c 	bl	800d7d4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	791b      	ldrb	r3, [r3, #4]
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f000 f906 	bl	800d7d4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	73fb      	strb	r3, [r7, #15]
      break;
 800d5d2:	e00a      	b.n	800d5ea <USBH_HandleControl+0x2de>

    default:
      break;
 800d5d4:	bf00      	nop
 800d5d6:	e008      	b.n	800d5ea <USBH_HandleControl+0x2de>
      break;
 800d5d8:	bf00      	nop
 800d5da:	e006      	b.n	800d5ea <USBH_HandleControl+0x2de>
      break;
 800d5dc:	bf00      	nop
 800d5de:	e004      	b.n	800d5ea <USBH_HandleControl+0x2de>
      break;
 800d5e0:	bf00      	nop
 800d5e2:	e002      	b.n	800d5ea <USBH_HandleControl+0x2de>
      break;
 800d5e4:	bf00      	nop
 800d5e6:	e000      	b.n	800d5ea <USBH_HandleControl+0x2de>
      break;
 800d5e8:	bf00      	nop
  }

  return status;
 800d5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3710      	adds	r7, #16
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd80      	pop	{r7, pc}

0800d5f4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b088      	sub	sp, #32
 800d5f8:	af04      	add	r7, sp, #16
 800d5fa:	60f8      	str	r0, [r7, #12]
 800d5fc:	60b9      	str	r1, [r7, #8]
 800d5fe:	4613      	mov	r3, r2
 800d600:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d602:	79f9      	ldrb	r1, [r7, #7]
 800d604:	2300      	movs	r3, #0
 800d606:	9303      	str	r3, [sp, #12]
 800d608:	2308      	movs	r3, #8
 800d60a:	9302      	str	r3, [sp, #8]
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	9301      	str	r3, [sp, #4]
 800d610:	2300      	movs	r3, #0
 800d612:	9300      	str	r3, [sp, #0]
 800d614:	2300      	movs	r3, #0
 800d616:	2200      	movs	r2, #0
 800d618:	68f8      	ldr	r0, [r7, #12]
 800d61a:	f003 fe36 	bl	801128a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d61e:	2300      	movs	r3, #0
}
 800d620:	4618      	mov	r0, r3
 800d622:	3710      	adds	r7, #16
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}

0800d628 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b088      	sub	sp, #32
 800d62c:	af04      	add	r7, sp, #16
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	4611      	mov	r1, r2
 800d634:	461a      	mov	r2, r3
 800d636:	460b      	mov	r3, r1
 800d638:	80fb      	strh	r3, [r7, #6]
 800d63a:	4613      	mov	r3, r2
 800d63c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d644:	2b00      	cmp	r3, #0
 800d646:	d001      	beq.n	800d64c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d648:	2300      	movs	r3, #0
 800d64a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d64c:	7979      	ldrb	r1, [r7, #5]
 800d64e:	7e3b      	ldrb	r3, [r7, #24]
 800d650:	9303      	str	r3, [sp, #12]
 800d652:	88fb      	ldrh	r3, [r7, #6]
 800d654:	9302      	str	r3, [sp, #8]
 800d656:	68bb      	ldr	r3, [r7, #8]
 800d658:	9301      	str	r3, [sp, #4]
 800d65a:	2301      	movs	r3, #1
 800d65c:	9300      	str	r3, [sp, #0]
 800d65e:	2300      	movs	r3, #0
 800d660:	2200      	movs	r2, #0
 800d662:	68f8      	ldr	r0, [r7, #12]
 800d664:	f003 fe11 	bl	801128a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d668:	2300      	movs	r3, #0
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3710      	adds	r7, #16
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}

0800d672 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800d672:	b580      	push	{r7, lr}
 800d674:	b088      	sub	sp, #32
 800d676:	af04      	add	r7, sp, #16
 800d678:	60f8      	str	r0, [r7, #12]
 800d67a:	60b9      	str	r1, [r7, #8]
 800d67c:	4611      	mov	r1, r2
 800d67e:	461a      	mov	r2, r3
 800d680:	460b      	mov	r3, r1
 800d682:	80fb      	strh	r3, [r7, #6]
 800d684:	4613      	mov	r3, r2
 800d686:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d688:	7979      	ldrb	r1, [r7, #5]
 800d68a:	2300      	movs	r3, #0
 800d68c:	9303      	str	r3, [sp, #12]
 800d68e:	88fb      	ldrh	r3, [r7, #6]
 800d690:	9302      	str	r3, [sp, #8]
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	9301      	str	r3, [sp, #4]
 800d696:	2301      	movs	r3, #1
 800d698:	9300      	str	r3, [sp, #0]
 800d69a:	2300      	movs	r3, #0
 800d69c:	2201      	movs	r2, #1
 800d69e:	68f8      	ldr	r0, [r7, #12]
 800d6a0:	f003 fdf3 	bl	801128a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d6a4:	2300      	movs	r3, #0

}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3710      	adds	r7, #16
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}

0800d6ae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800d6ae:	b580      	push	{r7, lr}
 800d6b0:	b088      	sub	sp, #32
 800d6b2:	af04      	add	r7, sp, #16
 800d6b4:	60f8      	str	r0, [r7, #12]
 800d6b6:	60b9      	str	r1, [r7, #8]
 800d6b8:	4611      	mov	r1, r2
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	460b      	mov	r3, r1
 800d6be:	80fb      	strh	r3, [r7, #6]
 800d6c0:	4613      	mov	r3, r2
 800d6c2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d001      	beq.n	800d6d2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d6d2:	7979      	ldrb	r1, [r7, #5]
 800d6d4:	7e3b      	ldrb	r3, [r7, #24]
 800d6d6:	9303      	str	r3, [sp, #12]
 800d6d8:	88fb      	ldrh	r3, [r7, #6]
 800d6da:	9302      	str	r3, [sp, #8]
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	9301      	str	r3, [sp, #4]
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	9300      	str	r3, [sp, #0]
 800d6e4:	2302      	movs	r3, #2
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	68f8      	ldr	r0, [r7, #12]
 800d6ea:	f003 fdce 	bl	801128a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d6ee:	2300      	movs	r3, #0
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3710      	adds	r7, #16
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b088      	sub	sp, #32
 800d6fc:	af04      	add	r7, sp, #16
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	60b9      	str	r1, [r7, #8]
 800d702:	4611      	mov	r1, r2
 800d704:	461a      	mov	r2, r3
 800d706:	460b      	mov	r3, r1
 800d708:	80fb      	strh	r3, [r7, #6]
 800d70a:	4613      	mov	r3, r2
 800d70c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800d70e:	7979      	ldrb	r1, [r7, #5]
 800d710:	2300      	movs	r3, #0
 800d712:	9303      	str	r3, [sp, #12]
 800d714:	88fb      	ldrh	r3, [r7, #6]
 800d716:	9302      	str	r3, [sp, #8]
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	9301      	str	r3, [sp, #4]
 800d71c:	2301      	movs	r3, #1
 800d71e:	9300      	str	r3, [sp, #0]
 800d720:	2302      	movs	r3, #2
 800d722:	2201      	movs	r2, #1
 800d724:	68f8      	ldr	r0, [r7, #12]
 800d726:	f003 fdb0 	bl	801128a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}

0800d734 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d734:	b580      	push	{r7, lr}
 800d736:	b086      	sub	sp, #24
 800d738:	af04      	add	r7, sp, #16
 800d73a:	6078      	str	r0, [r7, #4]
 800d73c:	4608      	mov	r0, r1
 800d73e:	4611      	mov	r1, r2
 800d740:	461a      	mov	r2, r3
 800d742:	4603      	mov	r3, r0
 800d744:	70fb      	strb	r3, [r7, #3]
 800d746:	460b      	mov	r3, r1
 800d748:	70bb      	strb	r3, [r7, #2]
 800d74a:	4613      	mov	r3, r2
 800d74c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800d74e:	7878      	ldrb	r0, [r7, #1]
 800d750:	78ba      	ldrb	r2, [r7, #2]
 800d752:	78f9      	ldrb	r1, [r7, #3]
 800d754:	8b3b      	ldrh	r3, [r7, #24]
 800d756:	9302      	str	r3, [sp, #8]
 800d758:	7d3b      	ldrb	r3, [r7, #20]
 800d75a:	9301      	str	r3, [sp, #4]
 800d75c:	7c3b      	ldrb	r3, [r7, #16]
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	4603      	mov	r3, r0
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f003 fd43 	bl	80111ee <USBH_LL_OpenPipe>

  return USBH_OK;
 800d768:	2300      	movs	r3, #0
}
 800d76a:	4618      	mov	r0, r3
 800d76c:	3708      	adds	r7, #8
 800d76e:	46bd      	mov	sp, r7
 800d770:	bd80      	pop	{r7, pc}

0800d772 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800d772:	b580      	push	{r7, lr}
 800d774:	b082      	sub	sp, #8
 800d776:	af00      	add	r7, sp, #0
 800d778:	6078      	str	r0, [r7, #4]
 800d77a:	460b      	mov	r3, r1
 800d77c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800d77e:	78fb      	ldrb	r3, [r7, #3]
 800d780:	4619      	mov	r1, r3
 800d782:	6878      	ldr	r0, [r7, #4]
 800d784:	f003 fd62 	bl	801124c <USBH_LL_ClosePipe>

  return USBH_OK;
 800d788:	2300      	movs	r3, #0
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3708      	adds	r7, #8
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}

0800d792 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d792:	b580      	push	{r7, lr}
 800d794:	b084      	sub	sp, #16
 800d796:	af00      	add	r7, sp, #0
 800d798:	6078      	str	r0, [r7, #4]
 800d79a:	460b      	mov	r3, r1
 800d79c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f000 f836 	bl	800d810 <USBH_GetFreePipe>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d7a8:	89fb      	ldrh	r3, [r7, #14]
 800d7aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	d00a      	beq.n	800d7c8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800d7b2:	78fa      	ldrb	r2, [r7, #3]
 800d7b4:	89fb      	ldrh	r3, [r7, #14]
 800d7b6:	f003 030f 	and.w	r3, r3, #15
 800d7ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d7be:	6879      	ldr	r1, [r7, #4]
 800d7c0:	33e0      	adds	r3, #224	; 0xe0
 800d7c2:	009b      	lsls	r3, r3, #2
 800d7c4:	440b      	add	r3, r1
 800d7c6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800d7c8:	89fb      	ldrh	r3, [r7, #14]
 800d7ca:	b2db      	uxtb	r3, r3
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3710      	adds	r7, #16
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}

0800d7d4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b083      	sub	sp, #12
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	460b      	mov	r3, r1
 800d7de:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800d7e0:	78fb      	ldrb	r3, [r7, #3]
 800d7e2:	2b0f      	cmp	r3, #15
 800d7e4:	d80d      	bhi.n	800d802 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800d7e6:	78fb      	ldrb	r3, [r7, #3]
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	33e0      	adds	r3, #224	; 0xe0
 800d7ec:	009b      	lsls	r3, r3, #2
 800d7ee:	4413      	add	r3, r2
 800d7f0:	685a      	ldr	r2, [r3, #4]
 800d7f2:	78fb      	ldrb	r3, [r7, #3]
 800d7f4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800d7f8:	6879      	ldr	r1, [r7, #4]
 800d7fa:	33e0      	adds	r3, #224	; 0xe0
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	440b      	add	r3, r1
 800d800:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800d802:	2300      	movs	r3, #0
}
 800d804:	4618      	mov	r0, r3
 800d806:	370c      	adds	r7, #12
 800d808:	46bd      	mov	sp, r7
 800d80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80e:	4770      	bx	lr

0800d810 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800d810:	b480      	push	{r7}
 800d812:	b085      	sub	sp, #20
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d818:	2300      	movs	r3, #0
 800d81a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d81c:	2300      	movs	r3, #0
 800d81e:	73fb      	strb	r3, [r7, #15]
 800d820:	e00f      	b.n	800d842 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d822:	7bfb      	ldrb	r3, [r7, #15]
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	33e0      	adds	r3, #224	; 0xe0
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	4413      	add	r3, r2
 800d82c:	685b      	ldr	r3, [r3, #4]
 800d82e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d832:	2b00      	cmp	r3, #0
 800d834:	d102      	bne.n	800d83c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800d836:	7bfb      	ldrb	r3, [r7, #15]
 800d838:	b29b      	uxth	r3, r3
 800d83a:	e007      	b.n	800d84c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800d83c:	7bfb      	ldrb	r3, [r7, #15]
 800d83e:	3301      	adds	r3, #1
 800d840:	73fb      	strb	r3, [r7, #15]
 800d842:	7bfb      	ldrb	r3, [r7, #15]
 800d844:	2b0f      	cmp	r3, #15
 800d846:	d9ec      	bls.n	800d822 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800d848:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3714      	adds	r7, #20
 800d850:	46bd      	mov	sp, r7
 800d852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d856:	4770      	bx	lr

0800d858 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	4603      	mov	r3, r0
 800d860:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800d862:	79fb      	ldrb	r3, [r7, #7]
 800d864:	4a08      	ldr	r2, [pc, #32]	; (800d888 <disk_status+0x30>)
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	4413      	add	r3, r2
 800d86a:	685b      	ldr	r3, [r3, #4]
 800d86c:	685b      	ldr	r3, [r3, #4]
 800d86e:	79fa      	ldrb	r2, [r7, #7]
 800d870:	4905      	ldr	r1, [pc, #20]	; (800d888 <disk_status+0x30>)
 800d872:	440a      	add	r2, r1
 800d874:	7a12      	ldrb	r2, [r2, #8]
 800d876:	4610      	mov	r0, r2
 800d878:	4798      	blx	r3
 800d87a:	4603      	mov	r3, r0
 800d87c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800d87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d880:	4618      	mov	r0, r3
 800d882:	3710      	adds	r7, #16
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}
 800d888:	200022e0 	.word	0x200022e0

0800d88c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800d88c:	b580      	push	{r7, lr}
 800d88e:	b084      	sub	sp, #16
 800d890:	af00      	add	r7, sp, #0
 800d892:	4603      	mov	r3, r0
 800d894:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800d896:	2300      	movs	r3, #0
 800d898:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800d89a:	79fb      	ldrb	r3, [r7, #7]
 800d89c:	4a0d      	ldr	r2, [pc, #52]	; (800d8d4 <disk_initialize+0x48>)
 800d89e:	5cd3      	ldrb	r3, [r2, r3]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d111      	bne.n	800d8c8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800d8a4:	79fb      	ldrb	r3, [r7, #7]
 800d8a6:	4a0b      	ldr	r2, [pc, #44]	; (800d8d4 <disk_initialize+0x48>)
 800d8a8:	2101      	movs	r1, #1
 800d8aa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800d8ac:	79fb      	ldrb	r3, [r7, #7]
 800d8ae:	4a09      	ldr	r2, [pc, #36]	; (800d8d4 <disk_initialize+0x48>)
 800d8b0:	009b      	lsls	r3, r3, #2
 800d8b2:	4413      	add	r3, r2
 800d8b4:	685b      	ldr	r3, [r3, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	79fa      	ldrb	r2, [r7, #7]
 800d8ba:	4906      	ldr	r1, [pc, #24]	; (800d8d4 <disk_initialize+0x48>)
 800d8bc:	440a      	add	r2, r1
 800d8be:	7a12      	ldrb	r2, [r2, #8]
 800d8c0:	4610      	mov	r0, r2
 800d8c2:	4798      	blx	r3
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3710      	adds	r7, #16
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
 800d8d2:	bf00      	nop
 800d8d4:	200022e0 	.word	0x200022e0

0800d8d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800d8d8:	b590      	push	{r4, r7, lr}
 800d8da:	b087      	sub	sp, #28
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	60b9      	str	r1, [r7, #8]
 800d8e0:	607a      	str	r2, [r7, #4]
 800d8e2:	603b      	str	r3, [r7, #0]
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800d8e8:	7bfb      	ldrb	r3, [r7, #15]
 800d8ea:	4a0a      	ldr	r2, [pc, #40]	; (800d914 <disk_read+0x3c>)
 800d8ec:	009b      	lsls	r3, r3, #2
 800d8ee:	4413      	add	r3, r2
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	689c      	ldr	r4, [r3, #8]
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
 800d8f6:	4a07      	ldr	r2, [pc, #28]	; (800d914 <disk_read+0x3c>)
 800d8f8:	4413      	add	r3, r2
 800d8fa:	7a18      	ldrb	r0, [r3, #8]
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	687a      	ldr	r2, [r7, #4]
 800d900:	68b9      	ldr	r1, [r7, #8]
 800d902:	47a0      	blx	r4
 800d904:	4603      	mov	r3, r0
 800d906:	75fb      	strb	r3, [r7, #23]
  return res;
 800d908:	7dfb      	ldrb	r3, [r7, #23]
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	371c      	adds	r7, #28
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd90      	pop	{r4, r7, pc}
 800d912:	bf00      	nop
 800d914:	200022e0 	.word	0x200022e0

0800d918 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800d918:	b590      	push	{r4, r7, lr}
 800d91a:	b087      	sub	sp, #28
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	60b9      	str	r1, [r7, #8]
 800d920:	607a      	str	r2, [r7, #4]
 800d922:	603b      	str	r3, [r7, #0]
 800d924:	4603      	mov	r3, r0
 800d926:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800d928:	7bfb      	ldrb	r3, [r7, #15]
 800d92a:	4a0a      	ldr	r2, [pc, #40]	; (800d954 <disk_write+0x3c>)
 800d92c:	009b      	lsls	r3, r3, #2
 800d92e:	4413      	add	r3, r2
 800d930:	685b      	ldr	r3, [r3, #4]
 800d932:	68dc      	ldr	r4, [r3, #12]
 800d934:	7bfb      	ldrb	r3, [r7, #15]
 800d936:	4a07      	ldr	r2, [pc, #28]	; (800d954 <disk_write+0x3c>)
 800d938:	4413      	add	r3, r2
 800d93a:	7a18      	ldrb	r0, [r3, #8]
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	687a      	ldr	r2, [r7, #4]
 800d940:	68b9      	ldr	r1, [r7, #8]
 800d942:	47a0      	blx	r4
 800d944:	4603      	mov	r3, r0
 800d946:	75fb      	strb	r3, [r7, #23]
  return res;
 800d948:	7dfb      	ldrb	r3, [r7, #23]
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	371c      	adds	r7, #28
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd90      	pop	{r4, r7, pc}
 800d952:	bf00      	nop
 800d954:	200022e0 	.word	0x200022e0

0800d958 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	4603      	mov	r3, r0
 800d960:	603a      	str	r2, [r7, #0]
 800d962:	71fb      	strb	r3, [r7, #7]
 800d964:	460b      	mov	r3, r1
 800d966:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800d968:	79fb      	ldrb	r3, [r7, #7]
 800d96a:	4a09      	ldr	r2, [pc, #36]	; (800d990 <disk_ioctl+0x38>)
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4413      	add	r3, r2
 800d970:	685b      	ldr	r3, [r3, #4]
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	79fa      	ldrb	r2, [r7, #7]
 800d976:	4906      	ldr	r1, [pc, #24]	; (800d990 <disk_ioctl+0x38>)
 800d978:	440a      	add	r2, r1
 800d97a:	7a10      	ldrb	r0, [r2, #8]
 800d97c:	79b9      	ldrb	r1, [r7, #6]
 800d97e:	683a      	ldr	r2, [r7, #0]
 800d980:	4798      	blx	r3
 800d982:	4603      	mov	r3, r0
 800d984:	73fb      	strb	r3, [r7, #15]
  return res;
 800d986:	7bfb      	ldrb	r3, [r7, #15]
}
 800d988:	4618      	mov	r0, r3
 800d98a:	3710      	adds	r7, #16
 800d98c:	46bd      	mov	sp, r7
 800d98e:	bd80      	pop	{r7, pc}
 800d990:	200022e0 	.word	0x200022e0

0800d994 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	3301      	adds	r3, #1
 800d9a0:	781b      	ldrb	r3, [r3, #0]
 800d9a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800d9a4:	89fb      	ldrh	r3, [r7, #14]
 800d9a6:	021b      	lsls	r3, r3, #8
 800d9a8:	b21a      	sxth	r2, r3
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	781b      	ldrb	r3, [r3, #0]
 800d9ae:	b21b      	sxth	r3, r3
 800d9b0:	4313      	orrs	r3, r2
 800d9b2:	b21b      	sxth	r3, r3
 800d9b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800d9b6:	89fb      	ldrh	r3, [r7, #14]
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800d9c4:	b480      	push	{r7}
 800d9c6:	b085      	sub	sp, #20
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	3303      	adds	r3, #3
 800d9d0:	781b      	ldrb	r3, [r3, #0]
 800d9d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	021b      	lsls	r3, r3, #8
 800d9d8:	687a      	ldr	r2, [r7, #4]
 800d9da:	3202      	adds	r2, #2
 800d9dc:	7812      	ldrb	r2, [r2, #0]
 800d9de:	4313      	orrs	r3, r2
 800d9e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	021b      	lsls	r3, r3, #8
 800d9e6:	687a      	ldr	r2, [r7, #4]
 800d9e8:	3201      	adds	r2, #1
 800d9ea:	7812      	ldrb	r2, [r2, #0]
 800d9ec:	4313      	orrs	r3, r2
 800d9ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	021b      	lsls	r3, r3, #8
 800d9f4:	687a      	ldr	r2, [r7, #4]
 800d9f6:	7812      	ldrb	r2, [r2, #0]
 800d9f8:	4313      	orrs	r3, r2
 800d9fa:	60fb      	str	r3, [r7, #12]
	return rv;
 800d9fc:	68fb      	ldr	r3, [r7, #12]
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3714      	adds	r7, #20
 800da02:	46bd      	mov	sp, r7
 800da04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da08:	4770      	bx	lr

0800da0a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800da0a:	b480      	push	{r7}
 800da0c:	b083      	sub	sp, #12
 800da0e:	af00      	add	r7, sp, #0
 800da10:	6078      	str	r0, [r7, #4]
 800da12:	460b      	mov	r3, r1
 800da14:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	1c5a      	adds	r2, r3, #1
 800da1a:	607a      	str	r2, [r7, #4]
 800da1c:	887a      	ldrh	r2, [r7, #2]
 800da1e:	b2d2      	uxtb	r2, r2
 800da20:	701a      	strb	r2, [r3, #0]
 800da22:	887b      	ldrh	r3, [r7, #2]
 800da24:	0a1b      	lsrs	r3, r3, #8
 800da26:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	1c5a      	adds	r2, r3, #1
 800da2c:	607a      	str	r2, [r7, #4]
 800da2e:	887a      	ldrh	r2, [r7, #2]
 800da30:	b2d2      	uxtb	r2, r2
 800da32:	701a      	strb	r2, [r3, #0]
}
 800da34:	bf00      	nop
 800da36:	370c      	adds	r7, #12
 800da38:	46bd      	mov	sp, r7
 800da3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3e:	4770      	bx	lr

0800da40 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800da40:	b480      	push	{r7}
 800da42:	b083      	sub	sp, #12
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
 800da48:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	1c5a      	adds	r2, r3, #1
 800da4e:	607a      	str	r2, [r7, #4]
 800da50:	683a      	ldr	r2, [r7, #0]
 800da52:	b2d2      	uxtb	r2, r2
 800da54:	701a      	strb	r2, [r3, #0]
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	0a1b      	lsrs	r3, r3, #8
 800da5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	1c5a      	adds	r2, r3, #1
 800da60:	607a      	str	r2, [r7, #4]
 800da62:	683a      	ldr	r2, [r7, #0]
 800da64:	b2d2      	uxtb	r2, r2
 800da66:	701a      	strb	r2, [r3, #0]
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	0a1b      	lsrs	r3, r3, #8
 800da6c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	1c5a      	adds	r2, r3, #1
 800da72:	607a      	str	r2, [r7, #4]
 800da74:	683a      	ldr	r2, [r7, #0]
 800da76:	b2d2      	uxtb	r2, r2
 800da78:	701a      	strb	r2, [r3, #0]
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	0a1b      	lsrs	r3, r3, #8
 800da7e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	1c5a      	adds	r2, r3, #1
 800da84:	607a      	str	r2, [r7, #4]
 800da86:	683a      	ldr	r2, [r7, #0]
 800da88:	b2d2      	uxtb	r2, r2
 800da8a:	701a      	strb	r2, [r3, #0]
}
 800da8c:	bf00      	nop
 800da8e:	370c      	adds	r7, #12
 800da90:	46bd      	mov	sp, r7
 800da92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da96:	4770      	bx	lr

0800da98 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800da98:	b480      	push	{r7}
 800da9a:	b087      	sub	sp, #28
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d00d      	beq.n	800dace <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800dab2:	693a      	ldr	r2, [r7, #16]
 800dab4:	1c53      	adds	r3, r2, #1
 800dab6:	613b      	str	r3, [r7, #16]
 800dab8:	697b      	ldr	r3, [r7, #20]
 800daba:	1c59      	adds	r1, r3, #1
 800dabc:	6179      	str	r1, [r7, #20]
 800dabe:	7812      	ldrb	r2, [r2, #0]
 800dac0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	3b01      	subs	r3, #1
 800dac6:	607b      	str	r3, [r7, #4]
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d1f1      	bne.n	800dab2 <mem_cpy+0x1a>
	}
}
 800dace:	bf00      	nop
 800dad0:	371c      	adds	r7, #28
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr

0800dada <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800dada:	b480      	push	{r7}
 800dadc:	b087      	sub	sp, #28
 800dade:	af00      	add	r7, sp, #0
 800dae0:	60f8      	str	r0, [r7, #12]
 800dae2:	60b9      	str	r1, [r7, #8]
 800dae4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	1c5a      	adds	r2, r3, #1
 800daee:	617a      	str	r2, [r7, #20]
 800daf0:	68ba      	ldr	r2, [r7, #8]
 800daf2:	b2d2      	uxtb	r2, r2
 800daf4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	3b01      	subs	r3, #1
 800dafa:	607b      	str	r3, [r7, #4]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d1f3      	bne.n	800daea <mem_set+0x10>
}
 800db02:	bf00      	nop
 800db04:	bf00      	nop
 800db06:	371c      	adds	r7, #28
 800db08:	46bd      	mov	sp, r7
 800db0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0e:	4770      	bx	lr

0800db10 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800db10:	b480      	push	{r7}
 800db12:	b089      	sub	sp, #36	; 0x24
 800db14:	af00      	add	r7, sp, #0
 800db16:	60f8      	str	r0, [r7, #12]
 800db18:	60b9      	str	r1, [r7, #8]
 800db1a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	61fb      	str	r3, [r7, #28]
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800db24:	2300      	movs	r3, #0
 800db26:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800db28:	69fb      	ldr	r3, [r7, #28]
 800db2a:	1c5a      	adds	r2, r3, #1
 800db2c:	61fa      	str	r2, [r7, #28]
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	4619      	mov	r1, r3
 800db32:	69bb      	ldr	r3, [r7, #24]
 800db34:	1c5a      	adds	r2, r3, #1
 800db36:	61ba      	str	r2, [r7, #24]
 800db38:	781b      	ldrb	r3, [r3, #0]
 800db3a:	1acb      	subs	r3, r1, r3
 800db3c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	3b01      	subs	r3, #1
 800db42:	607b      	str	r3, [r7, #4]
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d002      	beq.n	800db50 <mem_cmp+0x40>
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d0eb      	beq.n	800db28 <mem_cmp+0x18>

	return r;
 800db50:	697b      	ldr	r3, [r7, #20]
}
 800db52:	4618      	mov	r0, r3
 800db54:	3724      	adds	r7, #36	; 0x24
 800db56:	46bd      	mov	sp, r7
 800db58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5c:	4770      	bx	lr

0800db5e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800db5e:	b480      	push	{r7}
 800db60:	b083      	sub	sp, #12
 800db62:	af00      	add	r7, sp, #0
 800db64:	6078      	str	r0, [r7, #4]
 800db66:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800db68:	e002      	b.n	800db70 <chk_chr+0x12>
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	3301      	adds	r3, #1
 800db6e:	607b      	str	r3, [r7, #4]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d005      	beq.n	800db84 <chk_chr+0x26>
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	461a      	mov	r2, r3
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	4293      	cmp	r3, r2
 800db82:	d1f2      	bne.n	800db6a <chk_chr+0xc>
	return *str;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	781b      	ldrb	r3, [r3, #0]
}
 800db88:	4618      	mov	r0, r3
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800db94:	b480      	push	{r7}
 800db96:	b085      	sub	sp, #20
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800db9e:	2300      	movs	r3, #0
 800dba0:	60bb      	str	r3, [r7, #8]
 800dba2:	68bb      	ldr	r3, [r7, #8]
 800dba4:	60fb      	str	r3, [r7, #12]
 800dba6:	e029      	b.n	800dbfc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800dba8:	4a27      	ldr	r2, [pc, #156]	; (800dc48 <chk_lock+0xb4>)
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	011b      	lsls	r3, r3, #4
 800dbae:	4413      	add	r3, r2
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d01d      	beq.n	800dbf2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dbb6:	4a24      	ldr	r2, [pc, #144]	; (800dc48 <chk_lock+0xb4>)
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	011b      	lsls	r3, r3, #4
 800dbbc:	4413      	add	r3, r2
 800dbbe:	681a      	ldr	r2, [r3, #0]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d116      	bne.n	800dbf6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800dbc8:	4a1f      	ldr	r2, [pc, #124]	; (800dc48 <chk_lock+0xb4>)
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	011b      	lsls	r3, r3, #4
 800dbce:	4413      	add	r3, r2
 800dbd0:	3304      	adds	r3, #4
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d10c      	bne.n	800dbf6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800dbdc:	4a1a      	ldr	r2, [pc, #104]	; (800dc48 <chk_lock+0xb4>)
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	011b      	lsls	r3, r3, #4
 800dbe2:	4413      	add	r3, r2
 800dbe4:	3308      	adds	r3, #8
 800dbe6:	681a      	ldr	r2, [r3, #0]
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d102      	bne.n	800dbf6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800dbf0:	e007      	b.n	800dc02 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	3301      	adds	r3, #1
 800dbfa:	60fb      	str	r3, [r7, #12]
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	2b01      	cmp	r3, #1
 800dc00:	d9d2      	bls.n	800dba8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	2b02      	cmp	r3, #2
 800dc06:	d109      	bne.n	800dc1c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d102      	bne.n	800dc14 <chk_lock+0x80>
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	2b02      	cmp	r3, #2
 800dc12:	d101      	bne.n	800dc18 <chk_lock+0x84>
 800dc14:	2300      	movs	r3, #0
 800dc16:	e010      	b.n	800dc3a <chk_lock+0xa6>
 800dc18:	2312      	movs	r3, #18
 800dc1a:	e00e      	b.n	800dc3a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d108      	bne.n	800dc34 <chk_lock+0xa0>
 800dc22:	4a09      	ldr	r2, [pc, #36]	; (800dc48 <chk_lock+0xb4>)
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	011b      	lsls	r3, r3, #4
 800dc28:	4413      	add	r3, r2
 800dc2a:	330c      	adds	r3, #12
 800dc2c:	881b      	ldrh	r3, [r3, #0]
 800dc2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dc32:	d101      	bne.n	800dc38 <chk_lock+0xa4>
 800dc34:	2310      	movs	r3, #16
 800dc36:	e000      	b.n	800dc3a <chk_lock+0xa6>
 800dc38:	2300      	movs	r3, #0
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	3714      	adds	r7, #20
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc44:	4770      	bx	lr
 800dc46:	bf00      	nop
 800dc48:	200020c0 	.word	0x200020c0

0800dc4c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b083      	sub	sp, #12
 800dc50:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dc52:	2300      	movs	r3, #0
 800dc54:	607b      	str	r3, [r7, #4]
 800dc56:	e002      	b.n	800dc5e <enq_lock+0x12>
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	3301      	adds	r3, #1
 800dc5c:	607b      	str	r3, [r7, #4]
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	2b01      	cmp	r3, #1
 800dc62:	d806      	bhi.n	800dc72 <enq_lock+0x26>
 800dc64:	4a09      	ldr	r2, [pc, #36]	; (800dc8c <enq_lock+0x40>)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	011b      	lsls	r3, r3, #4
 800dc6a:	4413      	add	r3, r2
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d1f2      	bne.n	800dc58 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2b02      	cmp	r3, #2
 800dc76:	bf14      	ite	ne
 800dc78:	2301      	movne	r3, #1
 800dc7a:	2300      	moveq	r3, #0
 800dc7c:	b2db      	uxtb	r3, r3
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	370c      	adds	r7, #12
 800dc82:	46bd      	mov	sp, r7
 800dc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc88:	4770      	bx	lr
 800dc8a:	bf00      	nop
 800dc8c:	200020c0 	.word	0x200020c0

0800dc90 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800dc90:	b480      	push	{r7}
 800dc92:	b085      	sub	sp, #20
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
 800dc98:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	60fb      	str	r3, [r7, #12]
 800dc9e:	e01f      	b.n	800dce0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800dca0:	4a41      	ldr	r2, [pc, #260]	; (800dda8 <inc_lock+0x118>)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	011b      	lsls	r3, r3, #4
 800dca6:	4413      	add	r3, r2
 800dca8:	681a      	ldr	r2, [r3, #0]
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d113      	bne.n	800dcda <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800dcb2:	4a3d      	ldr	r2, [pc, #244]	; (800dda8 <inc_lock+0x118>)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	011b      	lsls	r3, r3, #4
 800dcb8:	4413      	add	r3, r2
 800dcba:	3304      	adds	r3, #4
 800dcbc:	681a      	ldr	r2, [r3, #0]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d109      	bne.n	800dcda <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800dcc6:	4a38      	ldr	r2, [pc, #224]	; (800dda8 <inc_lock+0x118>)
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	011b      	lsls	r3, r3, #4
 800dccc:	4413      	add	r3, r2
 800dcce:	3308      	adds	r3, #8
 800dcd0:	681a      	ldr	r2, [r3, #0]
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800dcd6:	429a      	cmp	r2, r3
 800dcd8:	d006      	beq.n	800dce8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	3301      	adds	r3, #1
 800dcde:	60fb      	str	r3, [r7, #12]
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d9dc      	bls.n	800dca0 <inc_lock+0x10>
 800dce6:	e000      	b.n	800dcea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800dce8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	2b02      	cmp	r3, #2
 800dcee:	d132      	bne.n	800dd56 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	60fb      	str	r3, [r7, #12]
 800dcf4:	e002      	b.n	800dcfc <inc_lock+0x6c>
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	60fb      	str	r3, [r7, #12]
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	2b01      	cmp	r3, #1
 800dd00:	d806      	bhi.n	800dd10 <inc_lock+0x80>
 800dd02:	4a29      	ldr	r2, [pc, #164]	; (800dda8 <inc_lock+0x118>)
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	011b      	lsls	r3, r3, #4
 800dd08:	4413      	add	r3, r2
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d1f2      	bne.n	800dcf6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	2b02      	cmp	r3, #2
 800dd14:	d101      	bne.n	800dd1a <inc_lock+0x8a>
 800dd16:	2300      	movs	r3, #0
 800dd18:	e040      	b.n	800dd9c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681a      	ldr	r2, [r3, #0]
 800dd1e:	4922      	ldr	r1, [pc, #136]	; (800dda8 <inc_lock+0x118>)
 800dd20:	68fb      	ldr	r3, [r7, #12]
 800dd22:	011b      	lsls	r3, r3, #4
 800dd24:	440b      	add	r3, r1
 800dd26:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	689a      	ldr	r2, [r3, #8]
 800dd2c:	491e      	ldr	r1, [pc, #120]	; (800dda8 <inc_lock+0x118>)
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	011b      	lsls	r3, r3, #4
 800dd32:	440b      	add	r3, r1
 800dd34:	3304      	adds	r3, #4
 800dd36:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	695a      	ldr	r2, [r3, #20]
 800dd3c:	491a      	ldr	r1, [pc, #104]	; (800dda8 <inc_lock+0x118>)
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	011b      	lsls	r3, r3, #4
 800dd42:	440b      	add	r3, r1
 800dd44:	3308      	adds	r3, #8
 800dd46:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800dd48:	4a17      	ldr	r2, [pc, #92]	; (800dda8 <inc_lock+0x118>)
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	011b      	lsls	r3, r3, #4
 800dd4e:	4413      	add	r3, r2
 800dd50:	330c      	adds	r3, #12
 800dd52:	2200      	movs	r2, #0
 800dd54:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800dd56:	683b      	ldr	r3, [r7, #0]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d009      	beq.n	800dd70 <inc_lock+0xe0>
 800dd5c:	4a12      	ldr	r2, [pc, #72]	; (800dda8 <inc_lock+0x118>)
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	011b      	lsls	r3, r3, #4
 800dd62:	4413      	add	r3, r2
 800dd64:	330c      	adds	r3, #12
 800dd66:	881b      	ldrh	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d001      	beq.n	800dd70 <inc_lock+0xe0>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	e015      	b.n	800dd9c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d108      	bne.n	800dd88 <inc_lock+0xf8>
 800dd76:	4a0c      	ldr	r2, [pc, #48]	; (800dda8 <inc_lock+0x118>)
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	011b      	lsls	r3, r3, #4
 800dd7c:	4413      	add	r3, r2
 800dd7e:	330c      	adds	r3, #12
 800dd80:	881b      	ldrh	r3, [r3, #0]
 800dd82:	3301      	adds	r3, #1
 800dd84:	b29a      	uxth	r2, r3
 800dd86:	e001      	b.n	800dd8c <inc_lock+0xfc>
 800dd88:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dd8c:	4906      	ldr	r1, [pc, #24]	; (800dda8 <inc_lock+0x118>)
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	011b      	lsls	r3, r3, #4
 800dd92:	440b      	add	r3, r1
 800dd94:	330c      	adds	r3, #12
 800dd96:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	3301      	adds	r3, #1
}
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	3714      	adds	r7, #20
 800dda0:	46bd      	mov	sp, r7
 800dda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda6:	4770      	bx	lr
 800dda8:	200020c0 	.word	0x200020c0

0800ddac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b085      	sub	sp, #20
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	607b      	str	r3, [r7, #4]
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2b01      	cmp	r3, #1
 800ddbe:	d825      	bhi.n	800de0c <dec_lock+0x60>
		n = Files[i].ctr;
 800ddc0:	4a17      	ldr	r2, [pc, #92]	; (800de20 <dec_lock+0x74>)
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	011b      	lsls	r3, r3, #4
 800ddc6:	4413      	add	r3, r2
 800ddc8:	330c      	adds	r3, #12
 800ddca:	881b      	ldrh	r3, [r3, #0]
 800ddcc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ddce:	89fb      	ldrh	r3, [r7, #14]
 800ddd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ddd4:	d101      	bne.n	800ddda <dec_lock+0x2e>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ddda:	89fb      	ldrh	r3, [r7, #14]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d002      	beq.n	800dde6 <dec_lock+0x3a>
 800dde0:	89fb      	ldrh	r3, [r7, #14]
 800dde2:	3b01      	subs	r3, #1
 800dde4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800dde6:	4a0e      	ldr	r2, [pc, #56]	; (800de20 <dec_lock+0x74>)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	011b      	lsls	r3, r3, #4
 800ddec:	4413      	add	r3, r2
 800ddee:	330c      	adds	r3, #12
 800ddf0:	89fa      	ldrh	r2, [r7, #14]
 800ddf2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ddf4:	89fb      	ldrh	r3, [r7, #14]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d105      	bne.n	800de06 <dec_lock+0x5a>
 800ddfa:	4a09      	ldr	r2, [pc, #36]	; (800de20 <dec_lock+0x74>)
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	011b      	lsls	r3, r3, #4
 800de00:	4413      	add	r3, r2
 800de02:	2200      	movs	r2, #0
 800de04:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800de06:	2300      	movs	r3, #0
 800de08:	737b      	strb	r3, [r7, #13]
 800de0a:	e001      	b.n	800de10 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800de0c:	2302      	movs	r3, #2
 800de0e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800de10:	7b7b      	ldrb	r3, [r7, #13]
}
 800de12:	4618      	mov	r0, r3
 800de14:	3714      	adds	r7, #20
 800de16:	46bd      	mov	sp, r7
 800de18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1c:	4770      	bx	lr
 800de1e:	bf00      	nop
 800de20:	200020c0 	.word	0x200020c0

0800de24 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800de24:	b480      	push	{r7}
 800de26:	b085      	sub	sp, #20
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800de2c:	2300      	movs	r3, #0
 800de2e:	60fb      	str	r3, [r7, #12]
 800de30:	e010      	b.n	800de54 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800de32:	4a0d      	ldr	r2, [pc, #52]	; (800de68 <clear_lock+0x44>)
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	011b      	lsls	r3, r3, #4
 800de38:	4413      	add	r3, r2
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	687a      	ldr	r2, [r7, #4]
 800de3e:	429a      	cmp	r2, r3
 800de40:	d105      	bne.n	800de4e <clear_lock+0x2a>
 800de42:	4a09      	ldr	r2, [pc, #36]	; (800de68 <clear_lock+0x44>)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	011b      	lsls	r3, r3, #4
 800de48:	4413      	add	r3, r2
 800de4a:	2200      	movs	r2, #0
 800de4c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	3301      	adds	r3, #1
 800de52:	60fb      	str	r3, [r7, #12]
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	2b01      	cmp	r3, #1
 800de58:	d9eb      	bls.n	800de32 <clear_lock+0xe>
	}
}
 800de5a:	bf00      	nop
 800de5c:	bf00      	nop
 800de5e:	3714      	adds	r7, #20
 800de60:	46bd      	mov	sp, r7
 800de62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de66:	4770      	bx	lr
 800de68:	200020c0 	.word	0x200020c0

0800de6c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b086      	sub	sp, #24
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800de74:	2300      	movs	r3, #0
 800de76:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	78db      	ldrb	r3, [r3, #3]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d034      	beq.n	800deea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de84:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	7858      	ldrb	r0, [r3, #1]
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800de90:	2301      	movs	r3, #1
 800de92:	697a      	ldr	r2, [r7, #20]
 800de94:	f7ff fd40 	bl	800d918 <disk_write>
 800de98:	4603      	mov	r3, r0
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d002      	beq.n	800dea4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800de9e:	2301      	movs	r3, #1
 800dea0:	73fb      	strb	r3, [r7, #15]
 800dea2:	e022      	b.n	800deea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2200      	movs	r2, #0
 800dea8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800deae:	697a      	ldr	r2, [r7, #20]
 800deb0:	1ad2      	subs	r2, r2, r3
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	69db      	ldr	r3, [r3, #28]
 800deb6:	429a      	cmp	r2, r3
 800deb8:	d217      	bcs.n	800deea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	789b      	ldrb	r3, [r3, #2]
 800debe:	613b      	str	r3, [r7, #16]
 800dec0:	e010      	b.n	800dee4 <sync_window+0x78>
					wsect += fs->fsize;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	69db      	ldr	r3, [r3, #28]
 800dec6:	697a      	ldr	r2, [r7, #20]
 800dec8:	4413      	add	r3, r2
 800deca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	7858      	ldrb	r0, [r3, #1]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ded6:	2301      	movs	r3, #1
 800ded8:	697a      	ldr	r2, [r7, #20]
 800deda:	f7ff fd1d 	bl	800d918 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	3b01      	subs	r3, #1
 800dee2:	613b      	str	r3, [r7, #16]
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	2b01      	cmp	r3, #1
 800dee8:	d8eb      	bhi.n	800dec2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800deea:	7bfb      	ldrb	r3, [r7, #15]
}
 800deec:	4618      	mov	r0, r3
 800deee:	3718      	adds	r7, #24
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}

0800def4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b084      	sub	sp, #16
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
 800defc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800defe:	2300      	movs	r3, #0
 800df00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df06:	683a      	ldr	r2, [r7, #0]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d01b      	beq.n	800df44 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800df0c:	6878      	ldr	r0, [r7, #4]
 800df0e:	f7ff ffad 	bl	800de6c <sync_window>
 800df12:	4603      	mov	r3, r0
 800df14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800df16:	7bfb      	ldrb	r3, [r7, #15]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d113      	bne.n	800df44 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	7858      	ldrb	r0, [r3, #1]
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800df26:	2301      	movs	r3, #1
 800df28:	683a      	ldr	r2, [r7, #0]
 800df2a:	f7ff fcd5 	bl	800d8d8 <disk_read>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	d004      	beq.n	800df3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800df34:	f04f 33ff 	mov.w	r3, #4294967295
 800df38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800df3a:	2301      	movs	r3, #1
 800df3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	683a      	ldr	r2, [r7, #0]
 800df42:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800df44:	7bfb      	ldrb	r3, [r7, #15]
}
 800df46:	4618      	mov	r0, r3
 800df48:	3710      	adds	r7, #16
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}
	...

0800df50 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b084      	sub	sp, #16
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800df58:	6878      	ldr	r0, [r7, #4]
 800df5a:	f7ff ff87 	bl	800de6c <sync_window>
 800df5e:	4603      	mov	r3, r0
 800df60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800df62:	7bfb      	ldrb	r3, [r7, #15]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d158      	bne.n	800e01a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	2b03      	cmp	r3, #3
 800df6e:	d148      	bne.n	800e002 <sync_fs+0xb2>
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	791b      	ldrb	r3, [r3, #4]
 800df74:	2b01      	cmp	r3, #1
 800df76:	d144      	bne.n	800e002 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	3334      	adds	r3, #52	; 0x34
 800df7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800df80:	2100      	movs	r1, #0
 800df82:	4618      	mov	r0, r3
 800df84:	f7ff fda9 	bl	800dada <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	3334      	adds	r3, #52	; 0x34
 800df8c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800df90:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800df94:	4618      	mov	r0, r3
 800df96:	f7ff fd38 	bl	800da0a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	3334      	adds	r3, #52	; 0x34
 800df9e:	4921      	ldr	r1, [pc, #132]	; (800e024 <sync_fs+0xd4>)
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f7ff fd4d 	bl	800da40 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	3334      	adds	r3, #52	; 0x34
 800dfaa:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dfae:	491e      	ldr	r1, [pc, #120]	; (800e028 <sync_fs+0xd8>)
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	f7ff fd45 	bl	800da40 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	3334      	adds	r3, #52	; 0x34
 800dfba:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	695b      	ldr	r3, [r3, #20]
 800dfc2:	4619      	mov	r1, r3
 800dfc4:	4610      	mov	r0, r2
 800dfc6:	f7ff fd3b 	bl	800da40 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	3334      	adds	r3, #52	; 0x34
 800dfce:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	691b      	ldr	r3, [r3, #16]
 800dfd6:	4619      	mov	r1, r3
 800dfd8:	4610      	mov	r0, r2
 800dfda:	f7ff fd31 	bl	800da40 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	6a1b      	ldr	r3, [r3, #32]
 800dfe2:	1c5a      	adds	r2, r3, #1
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	7858      	ldrb	r0, [r3, #1]
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dff6:	2301      	movs	r3, #1
 800dff8:	f7ff fc8e 	bl	800d918 <disk_write>
			fs->fsi_flag = 0;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2200      	movs	r2, #0
 800e000:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	785b      	ldrb	r3, [r3, #1]
 800e006:	2200      	movs	r2, #0
 800e008:	2100      	movs	r1, #0
 800e00a:	4618      	mov	r0, r3
 800e00c:	f7ff fca4 	bl	800d958 <disk_ioctl>
 800e010:	4603      	mov	r3, r0
 800e012:	2b00      	cmp	r3, #0
 800e014:	d001      	beq.n	800e01a <sync_fs+0xca>
 800e016:	2301      	movs	r3, #1
 800e018:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e01a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	3710      	adds	r7, #16
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}
 800e024:	41615252 	.word	0x41615252
 800e028:	61417272 	.word	0x61417272

0800e02c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e02c:	b480      	push	{r7}
 800e02e:	b083      	sub	sp, #12
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
 800e034:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e036:	683b      	ldr	r3, [r7, #0]
 800e038:	3b02      	subs	r3, #2
 800e03a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	699b      	ldr	r3, [r3, #24]
 800e040:	3b02      	subs	r3, #2
 800e042:	683a      	ldr	r2, [r7, #0]
 800e044:	429a      	cmp	r2, r3
 800e046:	d301      	bcc.n	800e04c <clust2sect+0x20>
 800e048:	2300      	movs	r3, #0
 800e04a:	e008      	b.n	800e05e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	895b      	ldrh	r3, [r3, #10]
 800e050:	461a      	mov	r2, r3
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	fb03 f202 	mul.w	r2, r3, r2
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e05c:	4413      	add	r3, r2
}
 800e05e:	4618      	mov	r0, r3
 800e060:	370c      	adds	r7, #12
 800e062:	46bd      	mov	sp, r7
 800e064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e068:	4770      	bx	lr

0800e06a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e06a:	b580      	push	{r7, lr}
 800e06c:	b086      	sub	sp, #24
 800e06e:	af00      	add	r7, sp, #0
 800e070:	6078      	str	r0, [r7, #4]
 800e072:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	2b01      	cmp	r3, #1
 800e07e:	d904      	bls.n	800e08a <get_fat+0x20>
 800e080:	693b      	ldr	r3, [r7, #16]
 800e082:	699b      	ldr	r3, [r3, #24]
 800e084:	683a      	ldr	r2, [r7, #0]
 800e086:	429a      	cmp	r2, r3
 800e088:	d302      	bcc.n	800e090 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e08a:	2301      	movs	r3, #1
 800e08c:	617b      	str	r3, [r7, #20]
 800e08e:	e08f      	b.n	800e1b0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e090:	f04f 33ff 	mov.w	r3, #4294967295
 800e094:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e096:	693b      	ldr	r3, [r7, #16]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b03      	cmp	r3, #3
 800e09c:	d062      	beq.n	800e164 <get_fat+0xfa>
 800e09e:	2b03      	cmp	r3, #3
 800e0a0:	dc7c      	bgt.n	800e19c <get_fat+0x132>
 800e0a2:	2b01      	cmp	r3, #1
 800e0a4:	d002      	beq.n	800e0ac <get_fat+0x42>
 800e0a6:	2b02      	cmp	r3, #2
 800e0a8:	d042      	beq.n	800e130 <get_fat+0xc6>
 800e0aa:	e077      	b.n	800e19c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	60fb      	str	r3, [r7, #12]
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	085b      	lsrs	r3, r3, #1
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	4413      	add	r3, r2
 800e0b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e0ba:	693b      	ldr	r3, [r7, #16]
 800e0bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	0a5b      	lsrs	r3, r3, #9
 800e0c2:	4413      	add	r3, r2
 800e0c4:	4619      	mov	r1, r3
 800e0c6:	6938      	ldr	r0, [r7, #16]
 800e0c8:	f7ff ff14 	bl	800def4 <move_window>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d167      	bne.n	800e1a2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	1c5a      	adds	r2, r3, #1
 800e0d6:	60fa      	str	r2, [r7, #12]
 800e0d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e0dc:	693a      	ldr	r2, [r7, #16]
 800e0de:	4413      	add	r3, r2
 800e0e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e0e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e0e6:	693b      	ldr	r3, [r7, #16]
 800e0e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	0a5b      	lsrs	r3, r3, #9
 800e0ee:	4413      	add	r3, r2
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	6938      	ldr	r0, [r7, #16]
 800e0f4:	f7ff fefe 	bl	800def4 <move_window>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d153      	bne.n	800e1a6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e104:	693a      	ldr	r2, [r7, #16]
 800e106:	4413      	add	r3, r2
 800e108:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e10c:	021b      	lsls	r3, r3, #8
 800e10e:	461a      	mov	r2, r3
 800e110:	68bb      	ldr	r3, [r7, #8]
 800e112:	4313      	orrs	r3, r2
 800e114:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	f003 0301 	and.w	r3, r3, #1
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d002      	beq.n	800e126 <get_fat+0xbc>
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	091b      	lsrs	r3, r3, #4
 800e124:	e002      	b.n	800e12c <get_fat+0xc2>
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e12c:	617b      	str	r3, [r7, #20]
			break;
 800e12e:	e03f      	b.n	800e1b0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e130:	693b      	ldr	r3, [r7, #16]
 800e132:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	0a1b      	lsrs	r3, r3, #8
 800e138:	4413      	add	r3, r2
 800e13a:	4619      	mov	r1, r3
 800e13c:	6938      	ldr	r0, [r7, #16]
 800e13e:	f7ff fed9 	bl	800def4 <move_window>
 800e142:	4603      	mov	r3, r0
 800e144:	2b00      	cmp	r3, #0
 800e146:	d130      	bne.n	800e1aa <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e148:	693b      	ldr	r3, [r7, #16]
 800e14a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	005b      	lsls	r3, r3, #1
 800e152:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e156:	4413      	add	r3, r2
 800e158:	4618      	mov	r0, r3
 800e15a:	f7ff fc1b 	bl	800d994 <ld_word>
 800e15e:	4603      	mov	r3, r0
 800e160:	617b      	str	r3, [r7, #20]
			break;
 800e162:	e025      	b.n	800e1b0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	09db      	lsrs	r3, r3, #7
 800e16c:	4413      	add	r3, r2
 800e16e:	4619      	mov	r1, r3
 800e170:	6938      	ldr	r0, [r7, #16]
 800e172:	f7ff febf 	bl	800def4 <move_window>
 800e176:	4603      	mov	r3, r0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d118      	bne.n	800e1ae <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e18a:	4413      	add	r3, r2
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7ff fc19 	bl	800d9c4 <ld_dword>
 800e192:	4603      	mov	r3, r0
 800e194:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e198:	617b      	str	r3, [r7, #20]
			break;
 800e19a:	e009      	b.n	800e1b0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e19c:	2301      	movs	r3, #1
 800e19e:	617b      	str	r3, [r7, #20]
 800e1a0:	e006      	b.n	800e1b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e1a2:	bf00      	nop
 800e1a4:	e004      	b.n	800e1b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e1a6:	bf00      	nop
 800e1a8:	e002      	b.n	800e1b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e1aa:	bf00      	nop
 800e1ac:	e000      	b.n	800e1b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e1ae:	bf00      	nop
		}
	}

	return val;
 800e1b0:	697b      	ldr	r3, [r7, #20]
}
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	3718      	adds	r7, #24
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}

0800e1ba <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e1ba:	b590      	push	{r4, r7, lr}
 800e1bc:	b089      	sub	sp, #36	; 0x24
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	60f8      	str	r0, [r7, #12]
 800e1c2:	60b9      	str	r1, [r7, #8]
 800e1c4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e1c6:	2302      	movs	r3, #2
 800e1c8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e1ca:	68bb      	ldr	r3, [r7, #8]
 800e1cc:	2b01      	cmp	r3, #1
 800e1ce:	f240 80d9 	bls.w	800e384 <put_fat+0x1ca>
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	699b      	ldr	r3, [r3, #24]
 800e1d6:	68ba      	ldr	r2, [r7, #8]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	f080 80d3 	bcs.w	800e384 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	781b      	ldrb	r3, [r3, #0]
 800e1e2:	2b03      	cmp	r3, #3
 800e1e4:	f000 8096 	beq.w	800e314 <put_fat+0x15a>
 800e1e8:	2b03      	cmp	r3, #3
 800e1ea:	f300 80cb 	bgt.w	800e384 <put_fat+0x1ca>
 800e1ee:	2b01      	cmp	r3, #1
 800e1f0:	d002      	beq.n	800e1f8 <put_fat+0x3e>
 800e1f2:	2b02      	cmp	r3, #2
 800e1f4:	d06e      	beq.n	800e2d4 <put_fat+0x11a>
 800e1f6:	e0c5      	b.n	800e384 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	61bb      	str	r3, [r7, #24]
 800e1fc:	69bb      	ldr	r3, [r7, #24]
 800e1fe:	085b      	lsrs	r3, r3, #1
 800e200:	69ba      	ldr	r2, [r7, #24]
 800e202:	4413      	add	r3, r2
 800e204:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e20a:	69bb      	ldr	r3, [r7, #24]
 800e20c:	0a5b      	lsrs	r3, r3, #9
 800e20e:	4413      	add	r3, r2
 800e210:	4619      	mov	r1, r3
 800e212:	68f8      	ldr	r0, [r7, #12]
 800e214:	f7ff fe6e 	bl	800def4 <move_window>
 800e218:	4603      	mov	r3, r0
 800e21a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e21c:	7ffb      	ldrb	r3, [r7, #31]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f040 80a9 	bne.w	800e376 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e22a:	69bb      	ldr	r3, [r7, #24]
 800e22c:	1c59      	adds	r1, r3, #1
 800e22e:	61b9      	str	r1, [r7, #24]
 800e230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e234:	4413      	add	r3, r2
 800e236:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	f003 0301 	and.w	r3, r3, #1
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d00d      	beq.n	800e25e <put_fat+0xa4>
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	b25b      	sxtb	r3, r3
 800e248:	f003 030f 	and.w	r3, r3, #15
 800e24c:	b25a      	sxtb	r2, r3
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	b2db      	uxtb	r3, r3
 800e252:	011b      	lsls	r3, r3, #4
 800e254:	b25b      	sxtb	r3, r3
 800e256:	4313      	orrs	r3, r2
 800e258:	b25b      	sxtb	r3, r3
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	e001      	b.n	800e262 <put_fat+0xa8>
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	b2db      	uxtb	r3, r3
 800e262:	697a      	ldr	r2, [r7, #20]
 800e264:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	2201      	movs	r2, #1
 800e26a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e270:	69bb      	ldr	r3, [r7, #24]
 800e272:	0a5b      	lsrs	r3, r3, #9
 800e274:	4413      	add	r3, r2
 800e276:	4619      	mov	r1, r3
 800e278:	68f8      	ldr	r0, [r7, #12]
 800e27a:	f7ff fe3b 	bl	800def4 <move_window>
 800e27e:	4603      	mov	r3, r0
 800e280:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e282:	7ffb      	ldrb	r3, [r7, #31]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d178      	bne.n	800e37a <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e28e:	69bb      	ldr	r3, [r7, #24]
 800e290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e294:	4413      	add	r3, r2
 800e296:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	f003 0301 	and.w	r3, r3, #1
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d003      	beq.n	800e2aa <put_fat+0xf0>
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	091b      	lsrs	r3, r3, #4
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	e00e      	b.n	800e2c8 <put_fat+0x10e>
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	781b      	ldrb	r3, [r3, #0]
 800e2ae:	b25b      	sxtb	r3, r3
 800e2b0:	f023 030f 	bic.w	r3, r3, #15
 800e2b4:	b25a      	sxtb	r2, r3
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	0a1b      	lsrs	r3, r3, #8
 800e2ba:	b25b      	sxtb	r3, r3
 800e2bc:	f003 030f 	and.w	r3, r3, #15
 800e2c0:	b25b      	sxtb	r3, r3
 800e2c2:	4313      	orrs	r3, r2
 800e2c4:	b25b      	sxtb	r3, r3
 800e2c6:	b2db      	uxtb	r3, r3
 800e2c8:	697a      	ldr	r2, [r7, #20]
 800e2ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	2201      	movs	r2, #1
 800e2d0:	70da      	strb	r2, [r3, #3]
			break;
 800e2d2:	e057      	b.n	800e384 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e2d8:	68bb      	ldr	r3, [r7, #8]
 800e2da:	0a1b      	lsrs	r3, r3, #8
 800e2dc:	4413      	add	r3, r2
 800e2de:	4619      	mov	r1, r3
 800e2e0:	68f8      	ldr	r0, [r7, #12]
 800e2e2:	f7ff fe07 	bl	800def4 <move_window>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e2ea:	7ffb      	ldrb	r3, [r7, #31]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d146      	bne.n	800e37e <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e2f6:	68bb      	ldr	r3, [r7, #8]
 800e2f8:	005b      	lsls	r3, r3, #1
 800e2fa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e2fe:	4413      	add	r3, r2
 800e300:	687a      	ldr	r2, [r7, #4]
 800e302:	b292      	uxth	r2, r2
 800e304:	4611      	mov	r1, r2
 800e306:	4618      	mov	r0, r3
 800e308:	f7ff fb7f 	bl	800da0a <st_word>
			fs->wflag = 1;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	2201      	movs	r2, #1
 800e310:	70da      	strb	r2, [r3, #3]
			break;
 800e312:	e037      	b.n	800e384 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	09db      	lsrs	r3, r3, #7
 800e31c:	4413      	add	r3, r2
 800e31e:	4619      	mov	r1, r3
 800e320:	68f8      	ldr	r0, [r7, #12]
 800e322:	f7ff fde7 	bl	800def4 <move_window>
 800e326:	4603      	mov	r3, r0
 800e328:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e32a:	7ffb      	ldrb	r3, [r7, #31]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d128      	bne.n	800e382 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	009b      	lsls	r3, r3, #2
 800e340:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e344:	4413      	add	r3, r2
 800e346:	4618      	mov	r0, r3
 800e348:	f7ff fb3c 	bl	800d9c4 <ld_dword>
 800e34c:	4603      	mov	r3, r0
 800e34e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800e352:	4323      	orrs	r3, r4
 800e354:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e35c:	68bb      	ldr	r3, [r7, #8]
 800e35e:	009b      	lsls	r3, r3, #2
 800e360:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e364:	4413      	add	r3, r2
 800e366:	6879      	ldr	r1, [r7, #4]
 800e368:	4618      	mov	r0, r3
 800e36a:	f7ff fb69 	bl	800da40 <st_dword>
			fs->wflag = 1;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	2201      	movs	r2, #1
 800e372:	70da      	strb	r2, [r3, #3]
			break;
 800e374:	e006      	b.n	800e384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e376:	bf00      	nop
 800e378:	e004      	b.n	800e384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e37a:	bf00      	nop
 800e37c:	e002      	b.n	800e384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e37e:	bf00      	nop
 800e380:	e000      	b.n	800e384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800e382:	bf00      	nop
		}
	}
	return res;
 800e384:	7ffb      	ldrb	r3, [r7, #31]
}
 800e386:	4618      	mov	r0, r3
 800e388:	3724      	adds	r7, #36	; 0x24
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd90      	pop	{r4, r7, pc}

0800e38e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800e38e:	b580      	push	{r7, lr}
 800e390:	b088      	sub	sp, #32
 800e392:	af00      	add	r7, sp, #0
 800e394:	60f8      	str	r0, [r7, #12]
 800e396:	60b9      	str	r1, [r7, #8]
 800e398:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800e39a:	2300      	movs	r3, #0
 800e39c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d904      	bls.n	800e3b4 <remove_chain+0x26>
 800e3aa:	69bb      	ldr	r3, [r7, #24]
 800e3ac:	699b      	ldr	r3, [r3, #24]
 800e3ae:	68ba      	ldr	r2, [r7, #8]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d301      	bcc.n	800e3b8 <remove_chain+0x2a>
 800e3b4:	2302      	movs	r3, #2
 800e3b6:	e04b      	b.n	800e450 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d00c      	beq.n	800e3d8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800e3be:	f04f 32ff 	mov.w	r2, #4294967295
 800e3c2:	6879      	ldr	r1, [r7, #4]
 800e3c4:	69b8      	ldr	r0, [r7, #24]
 800e3c6:	f7ff fef8 	bl	800e1ba <put_fat>
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800e3ce:	7ffb      	ldrb	r3, [r7, #31]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d001      	beq.n	800e3d8 <remove_chain+0x4a>
 800e3d4:	7ffb      	ldrb	r3, [r7, #31]
 800e3d6:	e03b      	b.n	800e450 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800e3d8:	68b9      	ldr	r1, [r7, #8]
 800e3da:	68f8      	ldr	r0, [r7, #12]
 800e3dc:	f7ff fe45 	bl	800e06a <get_fat>
 800e3e0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800e3e2:	697b      	ldr	r3, [r7, #20]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d031      	beq.n	800e44c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	2b01      	cmp	r3, #1
 800e3ec:	d101      	bne.n	800e3f2 <remove_chain+0x64>
 800e3ee:	2302      	movs	r3, #2
 800e3f0:	e02e      	b.n	800e450 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800e3f2:	697b      	ldr	r3, [r7, #20]
 800e3f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3f8:	d101      	bne.n	800e3fe <remove_chain+0x70>
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	e028      	b.n	800e450 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800e3fe:	2200      	movs	r2, #0
 800e400:	68b9      	ldr	r1, [r7, #8]
 800e402:	69b8      	ldr	r0, [r7, #24]
 800e404:	f7ff fed9 	bl	800e1ba <put_fat>
 800e408:	4603      	mov	r3, r0
 800e40a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800e40c:	7ffb      	ldrb	r3, [r7, #31]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d001      	beq.n	800e416 <remove_chain+0x88>
 800e412:	7ffb      	ldrb	r3, [r7, #31]
 800e414:	e01c      	b.n	800e450 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	695a      	ldr	r2, [r3, #20]
 800e41a:	69bb      	ldr	r3, [r7, #24]
 800e41c:	699b      	ldr	r3, [r3, #24]
 800e41e:	3b02      	subs	r3, #2
 800e420:	429a      	cmp	r2, r3
 800e422:	d20b      	bcs.n	800e43c <remove_chain+0xae>
			fs->free_clst++;
 800e424:	69bb      	ldr	r3, [r7, #24]
 800e426:	695b      	ldr	r3, [r3, #20]
 800e428:	1c5a      	adds	r2, r3, #1
 800e42a:	69bb      	ldr	r3, [r7, #24]
 800e42c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800e42e:	69bb      	ldr	r3, [r7, #24]
 800e430:	791b      	ldrb	r3, [r3, #4]
 800e432:	f043 0301 	orr.w	r3, r3, #1
 800e436:	b2da      	uxtb	r2, r3
 800e438:	69bb      	ldr	r3, [r7, #24]
 800e43a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800e43c:	697b      	ldr	r3, [r7, #20]
 800e43e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e440:	69bb      	ldr	r3, [r7, #24]
 800e442:	699b      	ldr	r3, [r3, #24]
 800e444:	68ba      	ldr	r2, [r7, #8]
 800e446:	429a      	cmp	r2, r3
 800e448:	d3c6      	bcc.n	800e3d8 <remove_chain+0x4a>
 800e44a:	e000      	b.n	800e44e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800e44c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800e44e:	2300      	movs	r3, #0
}
 800e450:	4618      	mov	r0, r3
 800e452:	3720      	adds	r7, #32
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}

0800e458 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800e458:	b580      	push	{r7, lr}
 800e45a:	b088      	sub	sp, #32
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	6078      	str	r0, [r7, #4]
 800e460:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d10d      	bne.n	800e48a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e46e:	693b      	ldr	r3, [r7, #16]
 800e470:	691b      	ldr	r3, [r3, #16]
 800e472:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e474:	69bb      	ldr	r3, [r7, #24]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d004      	beq.n	800e484 <create_chain+0x2c>
 800e47a:	693b      	ldr	r3, [r7, #16]
 800e47c:	699b      	ldr	r3, [r3, #24]
 800e47e:	69ba      	ldr	r2, [r7, #24]
 800e480:	429a      	cmp	r2, r3
 800e482:	d31b      	bcc.n	800e4bc <create_chain+0x64>
 800e484:	2301      	movs	r3, #1
 800e486:	61bb      	str	r3, [r7, #24]
 800e488:	e018      	b.n	800e4bc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e48a:	6839      	ldr	r1, [r7, #0]
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f7ff fdec 	bl	800e06a <get_fat>
 800e492:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	2b01      	cmp	r3, #1
 800e498:	d801      	bhi.n	800e49e <create_chain+0x46>
 800e49a:	2301      	movs	r3, #1
 800e49c:	e070      	b.n	800e580 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4a4:	d101      	bne.n	800e4aa <create_chain+0x52>
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	e06a      	b.n	800e580 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e4aa:	693b      	ldr	r3, [r7, #16]
 800e4ac:	699b      	ldr	r3, [r3, #24]
 800e4ae:	68fa      	ldr	r2, [r7, #12]
 800e4b0:	429a      	cmp	r2, r3
 800e4b2:	d201      	bcs.n	800e4b8 <create_chain+0x60>
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	e063      	b.n	800e580 <create_chain+0x128>
		scl = clst;
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e4bc:	69bb      	ldr	r3, [r7, #24]
 800e4be:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e4c0:	69fb      	ldr	r3, [r7, #28]
 800e4c2:	3301      	adds	r3, #1
 800e4c4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e4c6:	693b      	ldr	r3, [r7, #16]
 800e4c8:	699b      	ldr	r3, [r3, #24]
 800e4ca:	69fa      	ldr	r2, [r7, #28]
 800e4cc:	429a      	cmp	r2, r3
 800e4ce:	d307      	bcc.n	800e4e0 <create_chain+0x88>
				ncl = 2;
 800e4d0:	2302      	movs	r3, #2
 800e4d2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e4d4:	69fa      	ldr	r2, [r7, #28]
 800e4d6:	69bb      	ldr	r3, [r7, #24]
 800e4d8:	429a      	cmp	r2, r3
 800e4da:	d901      	bls.n	800e4e0 <create_chain+0x88>
 800e4dc:	2300      	movs	r3, #0
 800e4de:	e04f      	b.n	800e580 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e4e0:	69f9      	ldr	r1, [r7, #28]
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f7ff fdc1 	bl	800e06a <get_fat>
 800e4e8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d00e      	beq.n	800e50e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	2b01      	cmp	r3, #1
 800e4f4:	d003      	beq.n	800e4fe <create_chain+0xa6>
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4fc:	d101      	bne.n	800e502 <create_chain+0xaa>
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	e03e      	b.n	800e580 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e502:	69fa      	ldr	r2, [r7, #28]
 800e504:	69bb      	ldr	r3, [r7, #24]
 800e506:	429a      	cmp	r2, r3
 800e508:	d1da      	bne.n	800e4c0 <create_chain+0x68>
 800e50a:	2300      	movs	r3, #0
 800e50c:	e038      	b.n	800e580 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e50e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e510:	f04f 32ff 	mov.w	r2, #4294967295
 800e514:	69f9      	ldr	r1, [r7, #28]
 800e516:	6938      	ldr	r0, [r7, #16]
 800e518:	f7ff fe4f 	bl	800e1ba <put_fat>
 800e51c:	4603      	mov	r3, r0
 800e51e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e520:	7dfb      	ldrb	r3, [r7, #23]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d109      	bne.n	800e53a <create_chain+0xe2>
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d006      	beq.n	800e53a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e52c:	69fa      	ldr	r2, [r7, #28]
 800e52e:	6839      	ldr	r1, [r7, #0]
 800e530:	6938      	ldr	r0, [r7, #16]
 800e532:	f7ff fe42 	bl	800e1ba <put_fat>
 800e536:	4603      	mov	r3, r0
 800e538:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e53a:	7dfb      	ldrb	r3, [r7, #23]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d116      	bne.n	800e56e <create_chain+0x116>
		fs->last_clst = ncl;
 800e540:	693b      	ldr	r3, [r7, #16]
 800e542:	69fa      	ldr	r2, [r7, #28]
 800e544:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e546:	693b      	ldr	r3, [r7, #16]
 800e548:	695a      	ldr	r2, [r3, #20]
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	699b      	ldr	r3, [r3, #24]
 800e54e:	3b02      	subs	r3, #2
 800e550:	429a      	cmp	r2, r3
 800e552:	d804      	bhi.n	800e55e <create_chain+0x106>
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	695b      	ldr	r3, [r3, #20]
 800e558:	1e5a      	subs	r2, r3, #1
 800e55a:	693b      	ldr	r3, [r7, #16]
 800e55c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800e55e:	693b      	ldr	r3, [r7, #16]
 800e560:	791b      	ldrb	r3, [r3, #4]
 800e562:	f043 0301 	orr.w	r3, r3, #1
 800e566:	b2da      	uxtb	r2, r3
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	711a      	strb	r2, [r3, #4]
 800e56c:	e007      	b.n	800e57e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e56e:	7dfb      	ldrb	r3, [r7, #23]
 800e570:	2b01      	cmp	r3, #1
 800e572:	d102      	bne.n	800e57a <create_chain+0x122>
 800e574:	f04f 33ff 	mov.w	r3, #4294967295
 800e578:	e000      	b.n	800e57c <create_chain+0x124>
 800e57a:	2301      	movs	r3, #1
 800e57c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e57e:	69fb      	ldr	r3, [r7, #28]
}
 800e580:	4618      	mov	r0, r3
 800e582:	3720      	adds	r7, #32
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}

0800e588 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e588:	b480      	push	{r7}
 800e58a:	b087      	sub	sp, #28
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e59c:	3304      	adds	r3, #4
 800e59e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	0a5b      	lsrs	r3, r3, #9
 800e5a4:	68fa      	ldr	r2, [r7, #12]
 800e5a6:	8952      	ldrh	r2, [r2, #10]
 800e5a8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e5ac:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e5ae:	693b      	ldr	r3, [r7, #16]
 800e5b0:	1d1a      	adds	r2, r3, #4
 800e5b2:	613a      	str	r2, [r7, #16]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d101      	bne.n	800e5c2 <clmt_clust+0x3a>
 800e5be:	2300      	movs	r3, #0
 800e5c0:	e010      	b.n	800e5e4 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800e5c2:	697a      	ldr	r2, [r7, #20]
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	429a      	cmp	r2, r3
 800e5c8:	d307      	bcc.n	800e5da <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800e5ca:	697a      	ldr	r2, [r7, #20]
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	1ad3      	subs	r3, r2, r3
 800e5d0:	617b      	str	r3, [r7, #20]
 800e5d2:	693b      	ldr	r3, [r7, #16]
 800e5d4:	3304      	adds	r3, #4
 800e5d6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e5d8:	e7e9      	b.n	800e5ae <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800e5da:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	681a      	ldr	r2, [r3, #0]
 800e5e0:	697b      	ldr	r3, [r7, #20]
 800e5e2:	4413      	add	r3, r2
}
 800e5e4:	4618      	mov	r0, r3
 800e5e6:	371c      	adds	r7, #28
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ee:	4770      	bx	lr

0800e5f0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b086      	sub	sp, #24
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e600:	683b      	ldr	r3, [r7, #0]
 800e602:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e606:	d204      	bcs.n	800e612 <dir_sdi+0x22>
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	f003 031f 	and.w	r3, r3, #31
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d001      	beq.n	800e616 <dir_sdi+0x26>
		return FR_INT_ERR;
 800e612:	2302      	movs	r3, #2
 800e614:	e063      	b.n	800e6de <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	683a      	ldr	r2, [r7, #0]
 800e61a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	689b      	ldr	r3, [r3, #8]
 800e620:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e622:	697b      	ldr	r3, [r7, #20]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d106      	bne.n	800e636 <dir_sdi+0x46>
 800e628:	693b      	ldr	r3, [r7, #16]
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	2b02      	cmp	r3, #2
 800e62e:	d902      	bls.n	800e636 <dir_sdi+0x46>
		clst = fs->dirbase;
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e634:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d10c      	bne.n	800e656 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	095b      	lsrs	r3, r3, #5
 800e640:	693a      	ldr	r2, [r7, #16]
 800e642:	8912      	ldrh	r2, [r2, #8]
 800e644:	4293      	cmp	r3, r2
 800e646:	d301      	bcc.n	800e64c <dir_sdi+0x5c>
 800e648:	2302      	movs	r3, #2
 800e64a:	e048      	b.n	800e6de <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800e64c:	693b      	ldr	r3, [r7, #16]
 800e64e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	61da      	str	r2, [r3, #28]
 800e654:	e029      	b.n	800e6aa <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e656:	693b      	ldr	r3, [r7, #16]
 800e658:	895b      	ldrh	r3, [r3, #10]
 800e65a:	025b      	lsls	r3, r3, #9
 800e65c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e65e:	e019      	b.n	800e694 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	6979      	ldr	r1, [r7, #20]
 800e664:	4618      	mov	r0, r3
 800e666:	f7ff fd00 	bl	800e06a <get_fat>
 800e66a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e66c:	697b      	ldr	r3, [r7, #20]
 800e66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e672:	d101      	bne.n	800e678 <dir_sdi+0x88>
 800e674:	2301      	movs	r3, #1
 800e676:	e032      	b.n	800e6de <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e678:	697b      	ldr	r3, [r7, #20]
 800e67a:	2b01      	cmp	r3, #1
 800e67c:	d904      	bls.n	800e688 <dir_sdi+0x98>
 800e67e:	693b      	ldr	r3, [r7, #16]
 800e680:	699b      	ldr	r3, [r3, #24]
 800e682:	697a      	ldr	r2, [r7, #20]
 800e684:	429a      	cmp	r2, r3
 800e686:	d301      	bcc.n	800e68c <dir_sdi+0x9c>
 800e688:	2302      	movs	r3, #2
 800e68a:	e028      	b.n	800e6de <dir_sdi+0xee>
			ofs -= csz;
 800e68c:	683a      	ldr	r2, [r7, #0]
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	1ad3      	subs	r3, r2, r3
 800e692:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e694:	683a      	ldr	r2, [r7, #0]
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	429a      	cmp	r2, r3
 800e69a:	d2e1      	bcs.n	800e660 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800e69c:	6979      	ldr	r1, [r7, #20]
 800e69e:	6938      	ldr	r0, [r7, #16]
 800e6a0:	f7ff fcc4 	bl	800e02c <clust2sect>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	697a      	ldr	r2, [r7, #20]
 800e6ae:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	69db      	ldr	r3, [r3, #28]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d101      	bne.n	800e6bc <dir_sdi+0xcc>
 800e6b8:	2302      	movs	r3, #2
 800e6ba:	e010      	b.n	800e6de <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	69da      	ldr	r2, [r3, #28]
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	0a5b      	lsrs	r3, r3, #9
 800e6c4:	441a      	add	r2, r3
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e6ca:	693b      	ldr	r3, [r7, #16]
 800e6cc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6d6:	441a      	add	r2, r3
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e6dc:	2300      	movs	r3, #0
}
 800e6de:	4618      	mov	r0, r3
 800e6e0:	3718      	adds	r7, #24
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	bd80      	pop	{r7, pc}

0800e6e6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e6e6:	b580      	push	{r7, lr}
 800e6e8:	b086      	sub	sp, #24
 800e6ea:	af00      	add	r7, sp, #0
 800e6ec:	6078      	str	r0, [r7, #4]
 800e6ee:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	695b      	ldr	r3, [r3, #20]
 800e6fa:	3320      	adds	r3, #32
 800e6fc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	69db      	ldr	r3, [r3, #28]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d003      	beq.n	800e70e <dir_next+0x28>
 800e706:	68bb      	ldr	r3, [r7, #8]
 800e708:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e70c:	d301      	bcc.n	800e712 <dir_next+0x2c>
 800e70e:	2304      	movs	r3, #4
 800e710:	e0aa      	b.n	800e868 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e718:	2b00      	cmp	r3, #0
 800e71a:	f040 8098 	bne.w	800e84e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	69db      	ldr	r3, [r3, #28]
 800e722:	1c5a      	adds	r2, r3, #1
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	699b      	ldr	r3, [r3, #24]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d10b      	bne.n	800e748 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	095b      	lsrs	r3, r3, #5
 800e734:	68fa      	ldr	r2, [r7, #12]
 800e736:	8912      	ldrh	r2, [r2, #8]
 800e738:	4293      	cmp	r3, r2
 800e73a:	f0c0 8088 	bcc.w	800e84e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	2200      	movs	r2, #0
 800e742:	61da      	str	r2, [r3, #28]
 800e744:	2304      	movs	r3, #4
 800e746:	e08f      	b.n	800e868 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	0a5b      	lsrs	r3, r3, #9
 800e74c:	68fa      	ldr	r2, [r7, #12]
 800e74e:	8952      	ldrh	r2, [r2, #10]
 800e750:	3a01      	subs	r2, #1
 800e752:	4013      	ands	r3, r2
 800e754:	2b00      	cmp	r3, #0
 800e756:	d17a      	bne.n	800e84e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	699b      	ldr	r3, [r3, #24]
 800e75e:	4619      	mov	r1, r3
 800e760:	4610      	mov	r0, r2
 800e762:	f7ff fc82 	bl	800e06a <get_fat>
 800e766:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800e768:	697b      	ldr	r3, [r7, #20]
 800e76a:	2b01      	cmp	r3, #1
 800e76c:	d801      	bhi.n	800e772 <dir_next+0x8c>
 800e76e:	2302      	movs	r3, #2
 800e770:	e07a      	b.n	800e868 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e778:	d101      	bne.n	800e77e <dir_next+0x98>
 800e77a:	2301      	movs	r3, #1
 800e77c:	e074      	b.n	800e868 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	697a      	ldr	r2, [r7, #20]
 800e784:	429a      	cmp	r2, r3
 800e786:	d358      	bcc.n	800e83a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d104      	bne.n	800e798 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	2200      	movs	r2, #0
 800e792:	61da      	str	r2, [r3, #28]
 800e794:	2304      	movs	r3, #4
 800e796:	e067      	b.n	800e868 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800e798:	687a      	ldr	r2, [r7, #4]
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	699b      	ldr	r3, [r3, #24]
 800e79e:	4619      	mov	r1, r3
 800e7a0:	4610      	mov	r0, r2
 800e7a2:	f7ff fe59 	bl	800e458 <create_chain>
 800e7a6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d101      	bne.n	800e7b2 <dir_next+0xcc>
 800e7ae:	2307      	movs	r3, #7
 800e7b0:	e05a      	b.n	800e868 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800e7b2:	697b      	ldr	r3, [r7, #20]
 800e7b4:	2b01      	cmp	r3, #1
 800e7b6:	d101      	bne.n	800e7bc <dir_next+0xd6>
 800e7b8:	2302      	movs	r3, #2
 800e7ba:	e055      	b.n	800e868 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e7bc:	697b      	ldr	r3, [r7, #20]
 800e7be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7c2:	d101      	bne.n	800e7c8 <dir_next+0xe2>
 800e7c4:	2301      	movs	r3, #1
 800e7c6:	e04f      	b.n	800e868 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800e7c8:	68f8      	ldr	r0, [r7, #12]
 800e7ca:	f7ff fb4f 	bl	800de6c <sync_window>
 800e7ce:	4603      	mov	r3, r0
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d001      	beq.n	800e7d8 <dir_next+0xf2>
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	e047      	b.n	800e868 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	3334      	adds	r3, #52	; 0x34
 800e7dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e7e0:	2100      	movs	r1, #0
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f7ff f979 	bl	800dada <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	613b      	str	r3, [r7, #16]
 800e7ec:	6979      	ldr	r1, [r7, #20]
 800e7ee:	68f8      	ldr	r0, [r7, #12]
 800e7f0:	f7ff fc1c 	bl	800e02c <clust2sect>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	631a      	str	r2, [r3, #48]	; 0x30
 800e7fa:	e012      	b.n	800e822 <dir_next+0x13c>
						fs->wflag = 1;
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	2201      	movs	r2, #1
 800e800:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800e802:	68f8      	ldr	r0, [r7, #12]
 800e804:	f7ff fb32 	bl	800de6c <sync_window>
 800e808:	4603      	mov	r3, r0
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d001      	beq.n	800e812 <dir_next+0x12c>
 800e80e:	2301      	movs	r3, #1
 800e810:	e02a      	b.n	800e868 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	3301      	adds	r3, #1
 800e816:	613b      	str	r3, [r7, #16]
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e81c:	1c5a      	adds	r2, r3, #1
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	631a      	str	r2, [r3, #48]	; 0x30
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	895b      	ldrh	r3, [r3, #10]
 800e826:	461a      	mov	r2, r3
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d3e6      	bcc.n	800e7fc <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e832:	693b      	ldr	r3, [r7, #16]
 800e834:	1ad2      	subs	r2, r2, r3
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	697a      	ldr	r2, [r7, #20]
 800e83e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800e840:	6979      	ldr	r1, [r7, #20]
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	f7ff fbf2 	bl	800e02c <clust2sect>
 800e848:	4602      	mov	r2, r0
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	68ba      	ldr	r2, [r7, #8]
 800e852:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e860:	441a      	add	r2, r3
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e866:	2300      	movs	r3, #0
}
 800e868:	4618      	mov	r0, r3
 800e86a:	3718      	adds	r7, #24
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bd80      	pop	{r7, pc}

0800e870 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b086      	sub	sp, #24
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
 800e878:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800e880:	2100      	movs	r1, #0
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f7ff feb4 	bl	800e5f0 <dir_sdi>
 800e888:	4603      	mov	r3, r0
 800e88a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e88c:	7dfb      	ldrb	r3, [r7, #23]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d12b      	bne.n	800e8ea <dir_alloc+0x7a>
		n = 0;
 800e892:	2300      	movs	r3, #0
 800e894:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	69db      	ldr	r3, [r3, #28]
 800e89a:	4619      	mov	r1, r3
 800e89c:	68f8      	ldr	r0, [r7, #12]
 800e89e:	f7ff fb29 	bl	800def4 <move_window>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800e8a6:	7dfb      	ldrb	r3, [r7, #23]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d11d      	bne.n	800e8e8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6a1b      	ldr	r3, [r3, #32]
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	2be5      	cmp	r3, #229	; 0xe5
 800e8b4:	d004      	beq.n	800e8c0 <dir_alloc+0x50>
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	6a1b      	ldr	r3, [r3, #32]
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d107      	bne.n	800e8d0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	3301      	adds	r3, #1
 800e8c4:	613b      	str	r3, [r7, #16]
 800e8c6:	693a      	ldr	r2, [r7, #16]
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	d102      	bne.n	800e8d4 <dir_alloc+0x64>
 800e8ce:	e00c      	b.n	800e8ea <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800e8d4:	2101      	movs	r1, #1
 800e8d6:	6878      	ldr	r0, [r7, #4]
 800e8d8:	f7ff ff05 	bl	800e6e6 <dir_next>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800e8e0:	7dfb      	ldrb	r3, [r7, #23]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d0d7      	beq.n	800e896 <dir_alloc+0x26>
 800e8e6:	e000      	b.n	800e8ea <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800e8e8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800e8ea:	7dfb      	ldrb	r3, [r7, #23]
 800e8ec:	2b04      	cmp	r3, #4
 800e8ee:	d101      	bne.n	800e8f4 <dir_alloc+0x84>
 800e8f0:	2307      	movs	r3, #7
 800e8f2:	75fb      	strb	r3, [r7, #23]
	return res;
 800e8f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3718      	adds	r7, #24
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}

0800e8fe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800e8fe:	b580      	push	{r7, lr}
 800e900:	b084      	sub	sp, #16
 800e902:	af00      	add	r7, sp, #0
 800e904:	6078      	str	r0, [r7, #4]
 800e906:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800e908:	683b      	ldr	r3, [r7, #0]
 800e90a:	331a      	adds	r3, #26
 800e90c:	4618      	mov	r0, r3
 800e90e:	f7ff f841 	bl	800d994 <ld_word>
 800e912:	4603      	mov	r3, r0
 800e914:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	781b      	ldrb	r3, [r3, #0]
 800e91a:	2b03      	cmp	r3, #3
 800e91c:	d109      	bne.n	800e932 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	3314      	adds	r3, #20
 800e922:	4618      	mov	r0, r3
 800e924:	f7ff f836 	bl	800d994 <ld_word>
 800e928:	4603      	mov	r3, r0
 800e92a:	041b      	lsls	r3, r3, #16
 800e92c:	68fa      	ldr	r2, [r7, #12]
 800e92e:	4313      	orrs	r3, r2
 800e930:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800e932:	68fb      	ldr	r3, [r7, #12]
}
 800e934:	4618      	mov	r0, r3
 800e936:	3710      	adds	r7, #16
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}

0800e93c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b084      	sub	sp, #16
 800e940:	af00      	add	r7, sp, #0
 800e942:	60f8      	str	r0, [r7, #12]
 800e944:	60b9      	str	r1, [r7, #8]
 800e946:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	331a      	adds	r3, #26
 800e94c:	687a      	ldr	r2, [r7, #4]
 800e94e:	b292      	uxth	r2, r2
 800e950:	4611      	mov	r1, r2
 800e952:	4618      	mov	r0, r3
 800e954:	f7ff f859 	bl	800da0a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	2b03      	cmp	r3, #3
 800e95e:	d109      	bne.n	800e974 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800e960:	68bb      	ldr	r3, [r7, #8]
 800e962:	f103 0214 	add.w	r2, r3, #20
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	0c1b      	lsrs	r3, r3, #16
 800e96a:	b29b      	uxth	r3, r3
 800e96c:	4619      	mov	r1, r3
 800e96e:	4610      	mov	r0, r2
 800e970:	f7ff f84b 	bl	800da0a <st_word>
	}
}
 800e974:	bf00      	nop
 800e976:	3710      	adds	r7, #16
 800e978:	46bd      	mov	sp, r7
 800e97a:	bd80      	pop	{r7, pc}

0800e97c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800e97c:	b590      	push	{r4, r7, lr}
 800e97e:	b087      	sub	sp, #28
 800e980:	af00      	add	r7, sp, #0
 800e982:	6078      	str	r0, [r7, #4]
 800e984:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800e986:	683b      	ldr	r3, [r7, #0]
 800e988:	331a      	adds	r3, #26
 800e98a:	4618      	mov	r0, r3
 800e98c:	f7ff f802 	bl	800d994 <ld_word>
 800e990:	4603      	mov	r3, r0
 800e992:	2b00      	cmp	r3, #0
 800e994:	d001      	beq.n	800e99a <cmp_lfn+0x1e>
 800e996:	2300      	movs	r3, #0
 800e998:	e059      	b.n	800ea4e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	781b      	ldrb	r3, [r3, #0]
 800e99e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e9a2:	1e5a      	subs	r2, r3, #1
 800e9a4:	4613      	mov	r3, r2
 800e9a6:	005b      	lsls	r3, r3, #1
 800e9a8:	4413      	add	r3, r2
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	4413      	add	r3, r2
 800e9ae:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	81fb      	strh	r3, [r7, #14]
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	613b      	str	r3, [r7, #16]
 800e9b8:	e033      	b.n	800ea22 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800e9ba:	4a27      	ldr	r2, [pc, #156]	; (800ea58 <cmp_lfn+0xdc>)
 800e9bc:	693b      	ldr	r3, [r7, #16]
 800e9be:	4413      	add	r3, r2
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	461a      	mov	r2, r3
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	4413      	add	r3, r2
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f7fe ffe3 	bl	800d994 <ld_word>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800e9d2:	89fb      	ldrh	r3, [r7, #14]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d01a      	beq.n	800ea0e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	2bfe      	cmp	r3, #254	; 0xfe
 800e9dc:	d812      	bhi.n	800ea04 <cmp_lfn+0x88>
 800e9de:	89bb      	ldrh	r3, [r7, #12]
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f002 f99f 	bl	8010d24 <ff_wtoupper>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	461c      	mov	r4, r3
 800e9ea:	697b      	ldr	r3, [r7, #20]
 800e9ec:	1c5a      	adds	r2, r3, #1
 800e9ee:	617a      	str	r2, [r7, #20]
 800e9f0:	005b      	lsls	r3, r3, #1
 800e9f2:	687a      	ldr	r2, [r7, #4]
 800e9f4:	4413      	add	r3, r2
 800e9f6:	881b      	ldrh	r3, [r3, #0]
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f002 f993 	bl	8010d24 <ff_wtoupper>
 800e9fe:	4603      	mov	r3, r0
 800ea00:	429c      	cmp	r4, r3
 800ea02:	d001      	beq.n	800ea08 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ea04:	2300      	movs	r3, #0
 800ea06:	e022      	b.n	800ea4e <cmp_lfn+0xd2>
			}
			wc = uc;
 800ea08:	89bb      	ldrh	r3, [r7, #12]
 800ea0a:	81fb      	strh	r3, [r7, #14]
 800ea0c:	e006      	b.n	800ea1c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ea0e:	89bb      	ldrh	r3, [r7, #12]
 800ea10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ea14:	4293      	cmp	r3, r2
 800ea16:	d001      	beq.n	800ea1c <cmp_lfn+0xa0>
 800ea18:	2300      	movs	r3, #0
 800ea1a:	e018      	b.n	800ea4e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ea1c:	693b      	ldr	r3, [r7, #16]
 800ea1e:	3301      	adds	r3, #1
 800ea20:	613b      	str	r3, [r7, #16]
 800ea22:	693b      	ldr	r3, [r7, #16]
 800ea24:	2b0c      	cmp	r3, #12
 800ea26:	d9c8      	bls.n	800e9ba <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	781b      	ldrb	r3, [r3, #0]
 800ea2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d00b      	beq.n	800ea4c <cmp_lfn+0xd0>
 800ea34:	89fb      	ldrh	r3, [r7, #14]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d008      	beq.n	800ea4c <cmp_lfn+0xd0>
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	005b      	lsls	r3, r3, #1
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	4413      	add	r3, r2
 800ea42:	881b      	ldrh	r3, [r3, #0]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d001      	beq.n	800ea4c <cmp_lfn+0xd0>
 800ea48:	2300      	movs	r3, #0
 800ea4a:	e000      	b.n	800ea4e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ea4c:	2301      	movs	r3, #1
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	371c      	adds	r7, #28
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd90      	pop	{r4, r7, pc}
 800ea56:	bf00      	nop
 800ea58:	08012f0c 	.word	0x08012f0c

0800ea5c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b086      	sub	sp, #24
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	331a      	adds	r3, #26
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7fe ff92 	bl	800d994 <ld_word>
 800ea70:	4603      	mov	r3, r0
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d001      	beq.n	800ea7a <pick_lfn+0x1e>
 800ea76:	2300      	movs	r3, #0
 800ea78:	e04d      	b.n	800eb16 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	781b      	ldrb	r3, [r3, #0]
 800ea7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ea82:	1e5a      	subs	r2, r3, #1
 800ea84:	4613      	mov	r3, r2
 800ea86:	005b      	lsls	r3, r3, #1
 800ea88:	4413      	add	r3, r2
 800ea8a:	009b      	lsls	r3, r3, #2
 800ea8c:	4413      	add	r3, r2
 800ea8e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ea90:	2301      	movs	r3, #1
 800ea92:	81fb      	strh	r3, [r7, #14]
 800ea94:	2300      	movs	r3, #0
 800ea96:	613b      	str	r3, [r7, #16]
 800ea98:	e028      	b.n	800eaec <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ea9a:	4a21      	ldr	r2, [pc, #132]	; (800eb20 <pick_lfn+0xc4>)
 800ea9c:	693b      	ldr	r3, [r7, #16]
 800ea9e:	4413      	add	r3, r2
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	461a      	mov	r2, r3
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	4413      	add	r3, r2
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f7fe ff73 	bl	800d994 <ld_word>
 800eaae:	4603      	mov	r3, r0
 800eab0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800eab2:	89fb      	ldrh	r3, [r7, #14]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d00f      	beq.n	800ead8 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800eab8:	697b      	ldr	r3, [r7, #20]
 800eaba:	2bfe      	cmp	r3, #254	; 0xfe
 800eabc:	d901      	bls.n	800eac2 <pick_lfn+0x66>
 800eabe:	2300      	movs	r3, #0
 800eac0:	e029      	b.n	800eb16 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800eac2:	89bb      	ldrh	r3, [r7, #12]
 800eac4:	81fb      	strh	r3, [r7, #14]
 800eac6:	697b      	ldr	r3, [r7, #20]
 800eac8:	1c5a      	adds	r2, r3, #1
 800eaca:	617a      	str	r2, [r7, #20]
 800eacc:	005b      	lsls	r3, r3, #1
 800eace:	687a      	ldr	r2, [r7, #4]
 800ead0:	4413      	add	r3, r2
 800ead2:	89fa      	ldrh	r2, [r7, #14]
 800ead4:	801a      	strh	r2, [r3, #0]
 800ead6:	e006      	b.n	800eae6 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ead8:	89bb      	ldrh	r3, [r7, #12]
 800eada:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eade:	4293      	cmp	r3, r2
 800eae0:	d001      	beq.n	800eae6 <pick_lfn+0x8a>
 800eae2:	2300      	movs	r3, #0
 800eae4:	e017      	b.n	800eb16 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800eae6:	693b      	ldr	r3, [r7, #16]
 800eae8:	3301      	adds	r3, #1
 800eaea:	613b      	str	r3, [r7, #16]
 800eaec:	693b      	ldr	r3, [r7, #16]
 800eaee:	2b0c      	cmp	r3, #12
 800eaf0:	d9d3      	bls.n	800ea9a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800eaf2:	683b      	ldr	r3, [r7, #0]
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d00a      	beq.n	800eb14 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800eafe:	697b      	ldr	r3, [r7, #20]
 800eb00:	2bfe      	cmp	r3, #254	; 0xfe
 800eb02:	d901      	bls.n	800eb08 <pick_lfn+0xac>
 800eb04:	2300      	movs	r3, #0
 800eb06:	e006      	b.n	800eb16 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	005b      	lsls	r3, r3, #1
 800eb0c:	687a      	ldr	r2, [r7, #4]
 800eb0e:	4413      	add	r3, r2
 800eb10:	2200      	movs	r2, #0
 800eb12:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800eb14:	2301      	movs	r3, #1
}
 800eb16:	4618      	mov	r0, r3
 800eb18:	3718      	adds	r7, #24
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	08012f0c 	.word	0x08012f0c

0800eb24 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b088      	sub	sp, #32
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	60f8      	str	r0, [r7, #12]
 800eb2c:	60b9      	str	r1, [r7, #8]
 800eb2e:	4611      	mov	r1, r2
 800eb30:	461a      	mov	r2, r3
 800eb32:	460b      	mov	r3, r1
 800eb34:	71fb      	strb	r3, [r7, #7]
 800eb36:	4613      	mov	r3, r2
 800eb38:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	330d      	adds	r3, #13
 800eb3e:	79ba      	ldrb	r2, [r7, #6]
 800eb40:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	330b      	adds	r3, #11
 800eb46:	220f      	movs	r2, #15
 800eb48:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	330c      	adds	r3, #12
 800eb4e:	2200      	movs	r2, #0
 800eb50:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800eb52:	68bb      	ldr	r3, [r7, #8]
 800eb54:	331a      	adds	r3, #26
 800eb56:	2100      	movs	r1, #0
 800eb58:	4618      	mov	r0, r3
 800eb5a:	f7fe ff56 	bl	800da0a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800eb5e:	79fb      	ldrb	r3, [r7, #7]
 800eb60:	1e5a      	subs	r2, r3, #1
 800eb62:	4613      	mov	r3, r2
 800eb64:	005b      	lsls	r3, r3, #1
 800eb66:	4413      	add	r3, r2
 800eb68:	009b      	lsls	r3, r3, #2
 800eb6a:	4413      	add	r3, r2
 800eb6c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	82fb      	strh	r3, [r7, #22]
 800eb72:	2300      	movs	r3, #0
 800eb74:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800eb76:	8afb      	ldrh	r3, [r7, #22]
 800eb78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800eb7c:	4293      	cmp	r3, r2
 800eb7e:	d007      	beq.n	800eb90 <put_lfn+0x6c>
 800eb80:	69fb      	ldr	r3, [r7, #28]
 800eb82:	1c5a      	adds	r2, r3, #1
 800eb84:	61fa      	str	r2, [r7, #28]
 800eb86:	005b      	lsls	r3, r3, #1
 800eb88:	68fa      	ldr	r2, [r7, #12]
 800eb8a:	4413      	add	r3, r2
 800eb8c:	881b      	ldrh	r3, [r3, #0]
 800eb8e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800eb90:	4a17      	ldr	r2, [pc, #92]	; (800ebf0 <put_lfn+0xcc>)
 800eb92:	69bb      	ldr	r3, [r7, #24]
 800eb94:	4413      	add	r3, r2
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	461a      	mov	r2, r3
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	4413      	add	r3, r2
 800eb9e:	8afa      	ldrh	r2, [r7, #22]
 800eba0:	4611      	mov	r1, r2
 800eba2:	4618      	mov	r0, r3
 800eba4:	f7fe ff31 	bl	800da0a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800eba8:	8afb      	ldrh	r3, [r7, #22]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d102      	bne.n	800ebb4 <put_lfn+0x90>
 800ebae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ebb2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ebb4:	69bb      	ldr	r3, [r7, #24]
 800ebb6:	3301      	adds	r3, #1
 800ebb8:	61bb      	str	r3, [r7, #24]
 800ebba:	69bb      	ldr	r3, [r7, #24]
 800ebbc:	2b0c      	cmp	r3, #12
 800ebbe:	d9da      	bls.n	800eb76 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ebc0:	8afb      	ldrh	r3, [r7, #22]
 800ebc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ebc6:	4293      	cmp	r3, r2
 800ebc8:	d006      	beq.n	800ebd8 <put_lfn+0xb4>
 800ebca:	69fb      	ldr	r3, [r7, #28]
 800ebcc:	005b      	lsls	r3, r3, #1
 800ebce:	68fa      	ldr	r2, [r7, #12]
 800ebd0:	4413      	add	r3, r2
 800ebd2:	881b      	ldrh	r3, [r3, #0]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d103      	bne.n	800ebe0 <put_lfn+0xbc>
 800ebd8:	79fb      	ldrb	r3, [r7, #7]
 800ebda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebde:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	79fa      	ldrb	r2, [r7, #7]
 800ebe4:	701a      	strb	r2, [r3, #0]
}
 800ebe6:	bf00      	nop
 800ebe8:	3720      	adds	r7, #32
 800ebea:	46bd      	mov	sp, r7
 800ebec:	bd80      	pop	{r7, pc}
 800ebee:	bf00      	nop
 800ebf0:	08012f0c 	.word	0x08012f0c

0800ebf4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b08c      	sub	sp, #48	; 0x30
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	60f8      	str	r0, [r7, #12]
 800ebfc:	60b9      	str	r1, [r7, #8]
 800ebfe:	607a      	str	r2, [r7, #4]
 800ec00:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800ec02:	220b      	movs	r2, #11
 800ec04:	68b9      	ldr	r1, [r7, #8]
 800ec06:	68f8      	ldr	r0, [r7, #12]
 800ec08:	f7fe ff46 	bl	800da98 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	2b05      	cmp	r3, #5
 800ec10:	d92b      	bls.n	800ec6a <gen_numname+0x76>
		sr = seq;
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ec16:	e022      	b.n	800ec5e <gen_numname+0x6a>
			wc = *lfn++;
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	1c9a      	adds	r2, r3, #2
 800ec1c:	607a      	str	r2, [r7, #4]
 800ec1e:	881b      	ldrh	r3, [r3, #0]
 800ec20:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800ec22:	2300      	movs	r3, #0
 800ec24:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec26:	e017      	b.n	800ec58 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ec28:	69fb      	ldr	r3, [r7, #28]
 800ec2a:	005a      	lsls	r2, r3, #1
 800ec2c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ec2e:	f003 0301 	and.w	r3, r3, #1
 800ec32:	4413      	add	r3, r2
 800ec34:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ec36:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ec38:	085b      	lsrs	r3, r3, #1
 800ec3a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ec3c:	69fb      	ldr	r3, [r7, #28]
 800ec3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d005      	beq.n	800ec52 <gen_numname+0x5e>
 800ec46:	69fb      	ldr	r3, [r7, #28]
 800ec48:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ec4c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ec50:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ec52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec54:	3301      	adds	r3, #1
 800ec56:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec5a:	2b0f      	cmp	r3, #15
 800ec5c:	d9e4      	bls.n	800ec28 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	881b      	ldrh	r3, [r3, #0]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d1d8      	bne.n	800ec18 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ec66:	69fb      	ldr	r3, [r7, #28]
 800ec68:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ec6a:	2307      	movs	r3, #7
 800ec6c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ec6e:	683b      	ldr	r3, [r7, #0]
 800ec70:	b2db      	uxtb	r3, r3
 800ec72:	f003 030f 	and.w	r3, r3, #15
 800ec76:	b2db      	uxtb	r3, r3
 800ec78:	3330      	adds	r3, #48	; 0x30
 800ec7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ec7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ec82:	2b39      	cmp	r3, #57	; 0x39
 800ec84:	d904      	bls.n	800ec90 <gen_numname+0x9c>
 800ec86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ec8a:	3307      	adds	r3, #7
 800ec8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ec90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec92:	1e5a      	subs	r2, r3, #1
 800ec94:	62ba      	str	r2, [r7, #40]	; 0x28
 800ec96:	3330      	adds	r3, #48	; 0x30
 800ec98:	443b      	add	r3, r7
 800ec9a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ec9e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800eca2:	683b      	ldr	r3, [r7, #0]
 800eca4:	091b      	lsrs	r3, r3, #4
 800eca6:	603b      	str	r3, [r7, #0]
	} while (seq);
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d1df      	bne.n	800ec6e <gen_numname+0x7a>
	ns[i] = '~';
 800ecae:	f107 0214 	add.w	r2, r7, #20
 800ecb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecb4:	4413      	add	r3, r2
 800ecb6:	227e      	movs	r2, #126	; 0x7e
 800ecb8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ecba:	2300      	movs	r3, #0
 800ecbc:	627b      	str	r3, [r7, #36]	; 0x24
 800ecbe:	e002      	b.n	800ecc6 <gen_numname+0xd2>
 800ecc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecc2:	3301      	adds	r3, #1
 800ecc4:	627b      	str	r3, [r7, #36]	; 0x24
 800ecc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ecc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecca:	429a      	cmp	r2, r3
 800eccc:	d205      	bcs.n	800ecda <gen_numname+0xe6>
 800ecce:	68fa      	ldr	r2, [r7, #12]
 800ecd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecd2:	4413      	add	r3, r2
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	2b20      	cmp	r3, #32
 800ecd8:	d1f2      	bne.n	800ecc0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ecda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecdc:	2b07      	cmp	r3, #7
 800ecde:	d807      	bhi.n	800ecf0 <gen_numname+0xfc>
 800ece0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ece2:	1c5a      	adds	r2, r3, #1
 800ece4:	62ba      	str	r2, [r7, #40]	; 0x28
 800ece6:	3330      	adds	r3, #48	; 0x30
 800ece8:	443b      	add	r3, r7
 800ecea:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ecee:	e000      	b.n	800ecf2 <gen_numname+0xfe>
 800ecf0:	2120      	movs	r1, #32
 800ecf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ecf4:	1c5a      	adds	r2, r3, #1
 800ecf6:	627a      	str	r2, [r7, #36]	; 0x24
 800ecf8:	68fa      	ldr	r2, [r7, #12]
 800ecfa:	4413      	add	r3, r2
 800ecfc:	460a      	mov	r2, r1
 800ecfe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ed00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed02:	2b07      	cmp	r3, #7
 800ed04:	d9e9      	bls.n	800ecda <gen_numname+0xe6>
}
 800ed06:	bf00      	nop
 800ed08:	bf00      	nop
 800ed0a:	3730      	adds	r7, #48	; 0x30
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	bd80      	pop	{r7, pc}

0800ed10 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ed10:	b480      	push	{r7}
 800ed12:	b085      	sub	sp, #20
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ed18:	2300      	movs	r3, #0
 800ed1a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ed1c:	230b      	movs	r3, #11
 800ed1e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ed20:	7bfb      	ldrb	r3, [r7, #15]
 800ed22:	b2da      	uxtb	r2, r3
 800ed24:	0852      	lsrs	r2, r2, #1
 800ed26:	01db      	lsls	r3, r3, #7
 800ed28:	4313      	orrs	r3, r2
 800ed2a:	b2da      	uxtb	r2, r3
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	1c59      	adds	r1, r3, #1
 800ed30:	6079      	str	r1, [r7, #4]
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	4413      	add	r3, r2
 800ed36:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ed38:	68bb      	ldr	r3, [r7, #8]
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	60bb      	str	r3, [r7, #8]
 800ed3e:	68bb      	ldr	r3, [r7, #8]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d1ed      	bne.n	800ed20 <sum_sfn+0x10>
	return sum;
 800ed44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3714      	adds	r7, #20
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr

0800ed52 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800ed52:	b580      	push	{r7, lr}
 800ed54:	b086      	sub	sp, #24
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
 800ed5a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800ed5c:	2304      	movs	r3, #4
 800ed5e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800ed66:	23ff      	movs	r3, #255	; 0xff
 800ed68:	757b      	strb	r3, [r7, #21]
 800ed6a:	23ff      	movs	r3, #255	; 0xff
 800ed6c:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800ed6e:	e081      	b.n	800ee74 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	69db      	ldr	r3, [r3, #28]
 800ed74:	4619      	mov	r1, r3
 800ed76:	6938      	ldr	r0, [r7, #16]
 800ed78:	f7ff f8bc 	bl	800def4 <move_window>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ed80:	7dfb      	ldrb	r3, [r7, #23]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d17c      	bne.n	800ee80 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6a1b      	ldr	r3, [r3, #32]
 800ed8a:	781b      	ldrb	r3, [r3, #0]
 800ed8c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800ed8e:	7dbb      	ldrb	r3, [r7, #22]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d102      	bne.n	800ed9a <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800ed94:	2304      	movs	r3, #4
 800ed96:	75fb      	strb	r3, [r7, #23]
 800ed98:	e077      	b.n	800ee8a <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	6a1b      	ldr	r3, [r3, #32]
 800ed9e:	330b      	adds	r3, #11
 800eda0:	781b      	ldrb	r3, [r3, #0]
 800eda2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eda6:	73fb      	strb	r3, [r7, #15]
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	7bfa      	ldrb	r2, [r7, #15]
 800edac:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800edae:	7dbb      	ldrb	r3, [r7, #22]
 800edb0:	2be5      	cmp	r3, #229	; 0xe5
 800edb2:	d00e      	beq.n	800edd2 <dir_read+0x80>
 800edb4:	7dbb      	ldrb	r3, [r7, #22]
 800edb6:	2b2e      	cmp	r3, #46	; 0x2e
 800edb8:	d00b      	beq.n	800edd2 <dir_read+0x80>
 800edba:	7bfb      	ldrb	r3, [r7, #15]
 800edbc:	f023 0320 	bic.w	r3, r3, #32
 800edc0:	2b08      	cmp	r3, #8
 800edc2:	bf0c      	ite	eq
 800edc4:	2301      	moveq	r3, #1
 800edc6:	2300      	movne	r3, #0
 800edc8:	b2db      	uxtb	r3, r3
 800edca:	461a      	mov	r2, r3
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	4293      	cmp	r3, r2
 800edd0:	d002      	beq.n	800edd8 <dir_read+0x86>
				ord = 0xFF;
 800edd2:	23ff      	movs	r3, #255	; 0xff
 800edd4:	757b      	strb	r3, [r7, #21]
 800edd6:	e044      	b.n	800ee62 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800edd8:	7bfb      	ldrb	r3, [r7, #15]
 800edda:	2b0f      	cmp	r3, #15
 800eddc:	d12f      	bne.n	800ee3e <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800edde:	7dbb      	ldrb	r3, [r7, #22]
 800ede0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d00d      	beq.n	800ee04 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6a1b      	ldr	r3, [r3, #32]
 800edec:	7b5b      	ldrb	r3, [r3, #13]
 800edee:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800edf0:	7dbb      	ldrb	r3, [r7, #22]
 800edf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800edf6:	75bb      	strb	r3, [r7, #22]
 800edf8:	7dbb      	ldrb	r3, [r7, #22]
 800edfa:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	695a      	ldr	r2, [r3, #20]
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ee04:	7dba      	ldrb	r2, [r7, #22]
 800ee06:	7d7b      	ldrb	r3, [r7, #21]
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d115      	bne.n	800ee38 <dir_read+0xe6>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	6a1b      	ldr	r3, [r3, #32]
 800ee10:	330d      	adds	r3, #13
 800ee12:	781b      	ldrb	r3, [r3, #0]
 800ee14:	7d3a      	ldrb	r2, [r7, #20]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d10e      	bne.n	800ee38 <dir_read+0xe6>
 800ee1a:	693b      	ldr	r3, [r7, #16]
 800ee1c:	68da      	ldr	r2, [r3, #12]
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	6a1b      	ldr	r3, [r3, #32]
 800ee22:	4619      	mov	r1, r3
 800ee24:	4610      	mov	r0, r2
 800ee26:	f7ff fe19 	bl	800ea5c <pick_lfn>
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d003      	beq.n	800ee38 <dir_read+0xe6>
 800ee30:	7d7b      	ldrb	r3, [r7, #21]
 800ee32:	3b01      	subs	r3, #1
 800ee34:	b2db      	uxtb	r3, r3
 800ee36:	e000      	b.n	800ee3a <dir_read+0xe8>
 800ee38:	23ff      	movs	r3, #255	; 0xff
 800ee3a:	757b      	strb	r3, [r7, #21]
 800ee3c:	e011      	b.n	800ee62 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800ee3e:	7d7b      	ldrb	r3, [r7, #21]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d109      	bne.n	800ee58 <dir_read+0x106>
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	6a1b      	ldr	r3, [r3, #32]
 800ee48:	4618      	mov	r0, r3
 800ee4a:	f7ff ff61 	bl	800ed10 <sum_sfn>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	461a      	mov	r2, r3
 800ee52:	7d3b      	ldrb	r3, [r7, #20]
 800ee54:	4293      	cmp	r3, r2
 800ee56:	d015      	beq.n	800ee84 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f04f 32ff 	mov.w	r2, #4294967295
 800ee5e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800ee60:	e010      	b.n	800ee84 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800ee62:	2100      	movs	r1, #0
 800ee64:	6878      	ldr	r0, [r7, #4]
 800ee66:	f7ff fc3e 	bl	800e6e6 <dir_next>
 800ee6a:	4603      	mov	r3, r0
 800ee6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ee6e:	7dfb      	ldrb	r3, [r7, #23]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d109      	bne.n	800ee88 <dir_read+0x136>
	while (dp->sect) {
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	69db      	ldr	r3, [r3, #28]
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	f47f af79 	bne.w	800ed70 <dir_read+0x1e>
 800ee7e:	e004      	b.n	800ee8a <dir_read+0x138>
		if (res != FR_OK) break;
 800ee80:	bf00      	nop
 800ee82:	e002      	b.n	800ee8a <dir_read+0x138>
					break;
 800ee84:	bf00      	nop
 800ee86:	e000      	b.n	800ee8a <dir_read+0x138>
		if (res != FR_OK) break;
 800ee88:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800ee8a:	7dfb      	ldrb	r3, [r7, #23]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d002      	beq.n	800ee96 <dir_read+0x144>
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2200      	movs	r2, #0
 800ee94:	61da      	str	r2, [r3, #28]
	return res;
 800ee96:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee98:	4618      	mov	r0, r3
 800ee9a:	3718      	adds	r7, #24
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd80      	pop	{r7, pc}

0800eea0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b086      	sub	sp, #24
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800eeae:	2100      	movs	r1, #0
 800eeb0:	6878      	ldr	r0, [r7, #4]
 800eeb2:	f7ff fb9d 	bl	800e5f0 <dir_sdi>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800eeba:	7dfb      	ldrb	r3, [r7, #23]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d001      	beq.n	800eec4 <dir_find+0x24>
 800eec0:	7dfb      	ldrb	r3, [r7, #23]
 800eec2:	e0a9      	b.n	800f018 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800eec4:	23ff      	movs	r3, #255	; 0xff
 800eec6:	753b      	strb	r3, [r7, #20]
 800eec8:	7d3b      	ldrb	r3, [r7, #20]
 800eeca:	757b      	strb	r3, [r7, #21]
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f04f 32ff 	mov.w	r2, #4294967295
 800eed2:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	69db      	ldr	r3, [r3, #28]
 800eed8:	4619      	mov	r1, r3
 800eeda:	6938      	ldr	r0, [r7, #16]
 800eedc:	f7ff f80a 	bl	800def4 <move_window>
 800eee0:	4603      	mov	r3, r0
 800eee2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800eee4:	7dfb      	ldrb	r3, [r7, #23]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	f040 8090 	bne.w	800f00c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	6a1b      	ldr	r3, [r3, #32]
 800eef0:	781b      	ldrb	r3, [r3, #0]
 800eef2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800eef4:	7dbb      	ldrb	r3, [r7, #22]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d102      	bne.n	800ef00 <dir_find+0x60>
 800eefa:	2304      	movs	r3, #4
 800eefc:	75fb      	strb	r3, [r7, #23]
 800eefe:	e08a      	b.n	800f016 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	6a1b      	ldr	r3, [r3, #32]
 800ef04:	330b      	adds	r3, #11
 800ef06:	781b      	ldrb	r3, [r3, #0]
 800ef08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ef0c:	73fb      	strb	r3, [r7, #15]
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	7bfa      	ldrb	r2, [r7, #15]
 800ef12:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ef14:	7dbb      	ldrb	r3, [r7, #22]
 800ef16:	2be5      	cmp	r3, #229	; 0xe5
 800ef18:	d007      	beq.n	800ef2a <dir_find+0x8a>
 800ef1a:	7bfb      	ldrb	r3, [r7, #15]
 800ef1c:	f003 0308 	and.w	r3, r3, #8
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d009      	beq.n	800ef38 <dir_find+0x98>
 800ef24:	7bfb      	ldrb	r3, [r7, #15]
 800ef26:	2b0f      	cmp	r3, #15
 800ef28:	d006      	beq.n	800ef38 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ef2a:	23ff      	movs	r3, #255	; 0xff
 800ef2c:	757b      	strb	r3, [r7, #21]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f04f 32ff 	mov.w	r2, #4294967295
 800ef34:	631a      	str	r2, [r3, #48]	; 0x30
 800ef36:	e05e      	b.n	800eff6 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ef38:	7bfb      	ldrb	r3, [r7, #15]
 800ef3a:	2b0f      	cmp	r3, #15
 800ef3c:	d136      	bne.n	800efac <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ef44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d154      	bne.n	800eff6 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ef4c:	7dbb      	ldrb	r3, [r7, #22]
 800ef4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d00d      	beq.n	800ef72 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	6a1b      	ldr	r3, [r3, #32]
 800ef5a:	7b5b      	ldrb	r3, [r3, #13]
 800ef5c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ef5e:	7dbb      	ldrb	r3, [r7, #22]
 800ef60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ef64:	75bb      	strb	r3, [r7, #22]
 800ef66:	7dbb      	ldrb	r3, [r7, #22]
 800ef68:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	695a      	ldr	r2, [r3, #20]
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ef72:	7dba      	ldrb	r2, [r7, #22]
 800ef74:	7d7b      	ldrb	r3, [r7, #21]
 800ef76:	429a      	cmp	r2, r3
 800ef78:	d115      	bne.n	800efa6 <dir_find+0x106>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	6a1b      	ldr	r3, [r3, #32]
 800ef7e:	330d      	adds	r3, #13
 800ef80:	781b      	ldrb	r3, [r3, #0]
 800ef82:	7d3a      	ldrb	r2, [r7, #20]
 800ef84:	429a      	cmp	r2, r3
 800ef86:	d10e      	bne.n	800efa6 <dir_find+0x106>
 800ef88:	693b      	ldr	r3, [r7, #16]
 800ef8a:	68da      	ldr	r2, [r3, #12]
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	6a1b      	ldr	r3, [r3, #32]
 800ef90:	4619      	mov	r1, r3
 800ef92:	4610      	mov	r0, r2
 800ef94:	f7ff fcf2 	bl	800e97c <cmp_lfn>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d003      	beq.n	800efa6 <dir_find+0x106>
 800ef9e:	7d7b      	ldrb	r3, [r7, #21]
 800efa0:	3b01      	subs	r3, #1
 800efa2:	b2db      	uxtb	r3, r3
 800efa4:	e000      	b.n	800efa8 <dir_find+0x108>
 800efa6:	23ff      	movs	r3, #255	; 0xff
 800efa8:	757b      	strb	r3, [r7, #21]
 800efaa:	e024      	b.n	800eff6 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800efac:	7d7b      	ldrb	r3, [r7, #21]
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d109      	bne.n	800efc6 <dir_find+0x126>
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	6a1b      	ldr	r3, [r3, #32]
 800efb6:	4618      	mov	r0, r3
 800efb8:	f7ff feaa 	bl	800ed10 <sum_sfn>
 800efbc:	4603      	mov	r3, r0
 800efbe:	461a      	mov	r2, r3
 800efc0:	7d3b      	ldrb	r3, [r7, #20]
 800efc2:	4293      	cmp	r3, r2
 800efc4:	d024      	beq.n	800f010 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800efcc:	f003 0301 	and.w	r3, r3, #1
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d10a      	bne.n	800efea <dir_find+0x14a>
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	6a18      	ldr	r0, [r3, #32]
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	3324      	adds	r3, #36	; 0x24
 800efdc:	220b      	movs	r2, #11
 800efde:	4619      	mov	r1, r3
 800efe0:	f7fe fd96 	bl	800db10 <mem_cmp>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d014      	beq.n	800f014 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800efea:	23ff      	movs	r3, #255	; 0xff
 800efec:	757b      	strb	r3, [r7, #21]
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f04f 32ff 	mov.w	r2, #4294967295
 800eff4:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800eff6:	2100      	movs	r1, #0
 800eff8:	6878      	ldr	r0, [r7, #4]
 800effa:	f7ff fb74 	bl	800e6e6 <dir_next>
 800effe:	4603      	mov	r3, r0
 800f000:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f002:	7dfb      	ldrb	r3, [r7, #23]
 800f004:	2b00      	cmp	r3, #0
 800f006:	f43f af65 	beq.w	800eed4 <dir_find+0x34>
 800f00a:	e004      	b.n	800f016 <dir_find+0x176>
		if (res != FR_OK) break;
 800f00c:	bf00      	nop
 800f00e:	e002      	b.n	800f016 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f010:	bf00      	nop
 800f012:	e000      	b.n	800f016 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f014:	bf00      	nop

	return res;
 800f016:	7dfb      	ldrb	r3, [r7, #23]
}
 800f018:	4618      	mov	r0, r3
 800f01a:	3718      	adds	r7, #24
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd80      	pop	{r7, pc}

0800f020 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b08c      	sub	sp, #48	; 0x30
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f034:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d001      	beq.n	800f040 <dir_register+0x20>
 800f03c:	2306      	movs	r3, #6
 800f03e:	e0e0      	b.n	800f202 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800f040:	2300      	movs	r3, #0
 800f042:	627b      	str	r3, [r7, #36]	; 0x24
 800f044:	e002      	b.n	800f04c <dir_register+0x2c>
 800f046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f048:	3301      	adds	r3, #1
 800f04a:	627b      	str	r3, [r7, #36]	; 0x24
 800f04c:	69fb      	ldr	r3, [r7, #28]
 800f04e:	68da      	ldr	r2, [r3, #12]
 800f050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f052:	005b      	lsls	r3, r3, #1
 800f054:	4413      	add	r3, r2
 800f056:	881b      	ldrh	r3, [r3, #0]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d1f4      	bne.n	800f046 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800f062:	f107 030c 	add.w	r3, r7, #12
 800f066:	220c      	movs	r2, #12
 800f068:	4618      	mov	r0, r3
 800f06a:	f7fe fd15 	bl	800da98 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800f06e:	7dfb      	ldrb	r3, [r7, #23]
 800f070:	f003 0301 	and.w	r3, r3, #1
 800f074:	2b00      	cmp	r3, #0
 800f076:	d032      	beq.n	800f0de <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	2240      	movs	r2, #64	; 0x40
 800f07c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800f080:	2301      	movs	r3, #1
 800f082:	62bb      	str	r3, [r7, #40]	; 0x28
 800f084:	e016      	b.n	800f0b4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800f08c:	69fb      	ldr	r3, [r7, #28]
 800f08e:	68da      	ldr	r2, [r3, #12]
 800f090:	f107 010c 	add.w	r1, r7, #12
 800f094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f096:	f7ff fdad 	bl	800ebf4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f7ff ff00 	bl	800eea0 <dir_find>
 800f0a0:	4603      	mov	r3, r0
 800f0a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800f0a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d106      	bne.n	800f0bc <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800f0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800f0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0b6:	2b63      	cmp	r3, #99	; 0x63
 800f0b8:	d9e5      	bls.n	800f086 <dir_register+0x66>
 800f0ba:	e000      	b.n	800f0be <dir_register+0x9e>
			if (res != FR_OK) break;
 800f0bc:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800f0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0c0:	2b64      	cmp	r3, #100	; 0x64
 800f0c2:	d101      	bne.n	800f0c8 <dir_register+0xa8>
 800f0c4:	2307      	movs	r3, #7
 800f0c6:	e09c      	b.n	800f202 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800f0c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f0cc:	2b04      	cmp	r3, #4
 800f0ce:	d002      	beq.n	800f0d6 <dir_register+0xb6>
 800f0d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f0d4:	e095      	b.n	800f202 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800f0d6:	7dfa      	ldrb	r2, [r7, #23]
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800f0de:	7dfb      	ldrb	r3, [r7, #23]
 800f0e0:	f003 0302 	and.w	r3, r3, #2
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d007      	beq.n	800f0f8 <dir_register+0xd8>
 800f0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ea:	330c      	adds	r3, #12
 800f0ec:	4a47      	ldr	r2, [pc, #284]	; (800f20c <dir_register+0x1ec>)
 800f0ee:	fba2 2303 	umull	r2, r3, r2, r3
 800f0f2:	089b      	lsrs	r3, r3, #2
 800f0f4:	3301      	adds	r3, #1
 800f0f6:	e000      	b.n	800f0fa <dir_register+0xda>
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800f0fc:	6a39      	ldr	r1, [r7, #32]
 800f0fe:	6878      	ldr	r0, [r7, #4]
 800f100:	f7ff fbb6 	bl	800e870 <dir_alloc>
 800f104:	4603      	mov	r3, r0
 800f106:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800f10a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d148      	bne.n	800f1a4 <dir_register+0x184>
 800f112:	6a3b      	ldr	r3, [r7, #32]
 800f114:	3b01      	subs	r3, #1
 800f116:	623b      	str	r3, [r7, #32]
 800f118:	6a3b      	ldr	r3, [r7, #32]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d042      	beq.n	800f1a4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	695a      	ldr	r2, [r3, #20]
 800f122:	6a3b      	ldr	r3, [r7, #32]
 800f124:	015b      	lsls	r3, r3, #5
 800f126:	1ad3      	subs	r3, r2, r3
 800f128:	4619      	mov	r1, r3
 800f12a:	6878      	ldr	r0, [r7, #4]
 800f12c:	f7ff fa60 	bl	800e5f0 <dir_sdi>
 800f130:	4603      	mov	r3, r0
 800f132:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f136:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d132      	bne.n	800f1a4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	3324      	adds	r3, #36	; 0x24
 800f142:	4618      	mov	r0, r3
 800f144:	f7ff fde4 	bl	800ed10 <sum_sfn>
 800f148:	4603      	mov	r3, r0
 800f14a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	69db      	ldr	r3, [r3, #28]
 800f150:	4619      	mov	r1, r3
 800f152:	69f8      	ldr	r0, [r7, #28]
 800f154:	f7fe fece 	bl	800def4 <move_window>
 800f158:	4603      	mov	r3, r0
 800f15a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800f15e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f162:	2b00      	cmp	r3, #0
 800f164:	d11d      	bne.n	800f1a2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	68d8      	ldr	r0, [r3, #12]
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	6a19      	ldr	r1, [r3, #32]
 800f16e:	6a3b      	ldr	r3, [r7, #32]
 800f170:	b2da      	uxtb	r2, r3
 800f172:	7efb      	ldrb	r3, [r7, #27]
 800f174:	f7ff fcd6 	bl	800eb24 <put_lfn>
				fs->wflag = 1;
 800f178:	69fb      	ldr	r3, [r7, #28]
 800f17a:	2201      	movs	r2, #1
 800f17c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800f17e:	2100      	movs	r1, #0
 800f180:	6878      	ldr	r0, [r7, #4]
 800f182:	f7ff fab0 	bl	800e6e6 <dir_next>
 800f186:	4603      	mov	r3, r0
 800f188:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800f18c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f190:	2b00      	cmp	r3, #0
 800f192:	d107      	bne.n	800f1a4 <dir_register+0x184>
 800f194:	6a3b      	ldr	r3, [r7, #32]
 800f196:	3b01      	subs	r3, #1
 800f198:	623b      	str	r3, [r7, #32]
 800f19a:	6a3b      	ldr	r3, [r7, #32]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d1d5      	bne.n	800f14c <dir_register+0x12c>
 800f1a0:	e000      	b.n	800f1a4 <dir_register+0x184>
				if (res != FR_OK) break;
 800f1a2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f1a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d128      	bne.n	800f1fe <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	69db      	ldr	r3, [r3, #28]
 800f1b0:	4619      	mov	r1, r3
 800f1b2:	69f8      	ldr	r0, [r7, #28]
 800f1b4:	f7fe fe9e 	bl	800def4 <move_window>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f1be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d11b      	bne.n	800f1fe <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	6a1b      	ldr	r3, [r3, #32]
 800f1ca:	2220      	movs	r2, #32
 800f1cc:	2100      	movs	r1, #0
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7fe fc83 	bl	800dada <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6a18      	ldr	r0, [r3, #32]
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	3324      	adds	r3, #36	; 0x24
 800f1dc:	220b      	movs	r2, #11
 800f1de:	4619      	mov	r1, r3
 800f1e0:	f7fe fc5a 	bl	800da98 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6a1b      	ldr	r3, [r3, #32]
 800f1ee:	330c      	adds	r3, #12
 800f1f0:	f002 0218 	and.w	r2, r2, #24
 800f1f4:	b2d2      	uxtb	r2, r2
 800f1f6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800f1f8:	69fb      	ldr	r3, [r7, #28]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f1fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f202:	4618      	mov	r0, r3
 800f204:	3730      	adds	r7, #48	; 0x30
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	bf00      	nop
 800f20c:	4ec4ec4f 	.word	0x4ec4ec4f

0800f210 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	b088      	sub	sp, #32
 800f214:	af00      	add	r7, sp, #0
 800f216:	6078      	str	r0, [r7, #4]
 800f218:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	2200      	movs	r2, #0
 800f224:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	69db      	ldr	r3, [r3, #28]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	f000 80c9 	beq.w	800f3c2 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f234:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f238:	d032      	beq.n	800f2a0 <get_fileinfo+0x90>
			i = j = 0;
 800f23a:	2300      	movs	r3, #0
 800f23c:	61bb      	str	r3, [r7, #24]
 800f23e:	69bb      	ldr	r3, [r7, #24]
 800f240:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800f242:	e01b      	b.n	800f27c <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800f244:	89fb      	ldrh	r3, [r7, #14]
 800f246:	2100      	movs	r1, #0
 800f248:	4618      	mov	r0, r3
 800f24a:	f001 fd2f 	bl	8010cac <ff_convert>
 800f24e:	4603      	mov	r3, r0
 800f250:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800f252:	89fb      	ldrh	r3, [r7, #14]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d102      	bne.n	800f25e <get_fileinfo+0x4e>
 800f258:	2300      	movs	r3, #0
 800f25a:	61fb      	str	r3, [r7, #28]
 800f25c:	e01a      	b.n	800f294 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800f25e:	69fb      	ldr	r3, [r7, #28]
 800f260:	2bfe      	cmp	r3, #254	; 0xfe
 800f262:	d902      	bls.n	800f26a <get_fileinfo+0x5a>
 800f264:	2300      	movs	r3, #0
 800f266:	61fb      	str	r3, [r7, #28]
 800f268:	e014      	b.n	800f294 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800f26a:	69fb      	ldr	r3, [r7, #28]
 800f26c:	1c5a      	adds	r2, r3, #1
 800f26e:	61fa      	str	r2, [r7, #28]
 800f270:	89fa      	ldrh	r2, [r7, #14]
 800f272:	b2d1      	uxtb	r1, r2
 800f274:	683a      	ldr	r2, [r7, #0]
 800f276:	4413      	add	r3, r2
 800f278:	460a      	mov	r2, r1
 800f27a:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800f27c:	693b      	ldr	r3, [r7, #16]
 800f27e:	68da      	ldr	r2, [r3, #12]
 800f280:	69bb      	ldr	r3, [r7, #24]
 800f282:	1c59      	adds	r1, r3, #1
 800f284:	61b9      	str	r1, [r7, #24]
 800f286:	005b      	lsls	r3, r3, #1
 800f288:	4413      	add	r3, r2
 800f28a:	881b      	ldrh	r3, [r3, #0]
 800f28c:	81fb      	strh	r3, [r7, #14]
 800f28e:	89fb      	ldrh	r3, [r7, #14]
 800f290:	2b00      	cmp	r3, #0
 800f292:	d1d7      	bne.n	800f244 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800f294:	683a      	ldr	r2, [r7, #0]
 800f296:	69fb      	ldr	r3, [r7, #28]
 800f298:	4413      	add	r3, r2
 800f29a:	3316      	adds	r3, #22
 800f29c:	2200      	movs	r2, #0
 800f29e:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	61bb      	str	r3, [r7, #24]
 800f2a4:	69bb      	ldr	r3, [r7, #24]
 800f2a6:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800f2a8:	683a      	ldr	r2, [r7, #0]
 800f2aa:	69fb      	ldr	r3, [r7, #28]
 800f2ac:	4413      	add	r3, r2
 800f2ae:	3316      	adds	r3, #22
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800f2b4:	e04c      	b.n	800f350 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6a1a      	ldr	r2, [r3, #32]
 800f2ba:	69fb      	ldr	r3, [r7, #28]
 800f2bc:	1c59      	adds	r1, r3, #1
 800f2be:	61f9      	str	r1, [r7, #28]
 800f2c0:	4413      	add	r3, r2
 800f2c2:	781b      	ldrb	r3, [r3, #0]
 800f2c4:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800f2c6:	7dfb      	ldrb	r3, [r7, #23]
 800f2c8:	2b20      	cmp	r3, #32
 800f2ca:	d100      	bne.n	800f2ce <get_fileinfo+0xbe>
 800f2cc:	e040      	b.n	800f350 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800f2ce:	7dfb      	ldrb	r3, [r7, #23]
 800f2d0:	2b05      	cmp	r3, #5
 800f2d2:	d101      	bne.n	800f2d8 <get_fileinfo+0xc8>
 800f2d4:	23e5      	movs	r3, #229	; 0xe5
 800f2d6:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800f2d8:	69fb      	ldr	r3, [r7, #28]
 800f2da:	2b09      	cmp	r3, #9
 800f2dc:	d10f      	bne.n	800f2fe <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800f2de:	89bb      	ldrh	r3, [r7, #12]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d105      	bne.n	800f2f0 <get_fileinfo+0xe0>
 800f2e4:	683a      	ldr	r2, [r7, #0]
 800f2e6:	69bb      	ldr	r3, [r7, #24]
 800f2e8:	4413      	add	r3, r2
 800f2ea:	3316      	adds	r3, #22
 800f2ec:	222e      	movs	r2, #46	; 0x2e
 800f2ee:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800f2f0:	69bb      	ldr	r3, [r7, #24]
 800f2f2:	1c5a      	adds	r2, r3, #1
 800f2f4:	61ba      	str	r2, [r7, #24]
 800f2f6:	683a      	ldr	r2, [r7, #0]
 800f2f8:	4413      	add	r3, r2
 800f2fa:	222e      	movs	r2, #46	; 0x2e
 800f2fc:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800f2fe:	683a      	ldr	r2, [r7, #0]
 800f300:	69bb      	ldr	r3, [r7, #24]
 800f302:	4413      	add	r3, r2
 800f304:	3309      	adds	r3, #9
 800f306:	7dfa      	ldrb	r2, [r7, #23]
 800f308:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800f30a:	89bb      	ldrh	r3, [r7, #12]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d11c      	bne.n	800f34a <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800f310:	7dfb      	ldrb	r3, [r7, #23]
 800f312:	2b40      	cmp	r3, #64	; 0x40
 800f314:	d913      	bls.n	800f33e <get_fileinfo+0x12e>
 800f316:	7dfb      	ldrb	r3, [r7, #23]
 800f318:	2b5a      	cmp	r3, #90	; 0x5a
 800f31a:	d810      	bhi.n	800f33e <get_fileinfo+0x12e>
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	6a1b      	ldr	r3, [r3, #32]
 800f320:	330c      	adds	r3, #12
 800f322:	781b      	ldrb	r3, [r3, #0]
 800f324:	461a      	mov	r2, r3
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	2b08      	cmp	r3, #8
 800f32a:	d901      	bls.n	800f330 <get_fileinfo+0x120>
 800f32c:	2310      	movs	r3, #16
 800f32e:	e000      	b.n	800f332 <get_fileinfo+0x122>
 800f330:	2308      	movs	r3, #8
 800f332:	4013      	ands	r3, r2
 800f334:	2b00      	cmp	r3, #0
 800f336:	d002      	beq.n	800f33e <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800f338:	7dfb      	ldrb	r3, [r7, #23]
 800f33a:	3320      	adds	r3, #32
 800f33c:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800f33e:	683a      	ldr	r2, [r7, #0]
 800f340:	69bb      	ldr	r3, [r7, #24]
 800f342:	4413      	add	r3, r2
 800f344:	3316      	adds	r3, #22
 800f346:	7dfa      	ldrb	r2, [r7, #23]
 800f348:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	3301      	adds	r3, #1
 800f34e:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800f350:	69fb      	ldr	r3, [r7, #28]
 800f352:	2b0a      	cmp	r3, #10
 800f354:	d9af      	bls.n	800f2b6 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800f356:	89bb      	ldrh	r3, [r7, #12]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d10d      	bne.n	800f378 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800f35c:	683a      	ldr	r2, [r7, #0]
 800f35e:	69bb      	ldr	r3, [r7, #24]
 800f360:	4413      	add	r3, r2
 800f362:	3316      	adds	r3, #22
 800f364:	2200      	movs	r2, #0
 800f366:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6a1b      	ldr	r3, [r3, #32]
 800f36c:	330c      	adds	r3, #12
 800f36e:	781b      	ldrb	r3, [r3, #0]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d101      	bne.n	800f378 <get_fileinfo+0x168>
 800f374:	2300      	movs	r3, #0
 800f376:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800f378:	683a      	ldr	r2, [r7, #0]
 800f37a:	69bb      	ldr	r3, [r7, #24]
 800f37c:	4413      	add	r3, r2
 800f37e:	3309      	adds	r3, #9
 800f380:	2200      	movs	r2, #0
 800f382:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6a1b      	ldr	r3, [r3, #32]
 800f388:	7ada      	ldrb	r2, [r3, #11]
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	6a1b      	ldr	r3, [r3, #32]
 800f392:	331c      	adds	r3, #28
 800f394:	4618      	mov	r0, r3
 800f396:	f7fe fb15 	bl	800d9c4 <ld_dword>
 800f39a:	4602      	mov	r2, r0
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6a1b      	ldr	r3, [r3, #32]
 800f3a4:	3316      	adds	r3, #22
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7fe fb0c 	bl	800d9c4 <ld_dword>
 800f3ac:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	b29a      	uxth	r2, r3
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	80da      	strh	r2, [r3, #6]
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	0c1b      	lsrs	r3, r3, #16
 800f3ba:	b29a      	uxth	r2, r3
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	809a      	strh	r2, [r3, #4]
 800f3c0:	e000      	b.n	800f3c4 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f3c2:	bf00      	nop
}
 800f3c4:	3720      	adds	r7, #32
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}
	...

0800f3cc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b08a      	sub	sp, #40	; 0x28
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
 800f3d4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	613b      	str	r3, [r7, #16]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	68db      	ldr	r3, [r3, #12]
 800f3e2:	60fb      	str	r3, [r7, #12]
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	617b      	str	r3, [r7, #20]
 800f3e8:	697b      	ldr	r3, [r7, #20]
 800f3ea:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800f3ec:	69bb      	ldr	r3, [r7, #24]
 800f3ee:	1c5a      	adds	r2, r3, #1
 800f3f0:	61ba      	str	r2, [r7, #24]
 800f3f2:	693a      	ldr	r2, [r7, #16]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	781b      	ldrb	r3, [r3, #0]
 800f3f8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800f3fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f3fc:	2b1f      	cmp	r3, #31
 800f3fe:	d940      	bls.n	800f482 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800f400:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f402:	2b2f      	cmp	r3, #47	; 0x2f
 800f404:	d006      	beq.n	800f414 <create_name+0x48>
 800f406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f408:	2b5c      	cmp	r3, #92	; 0x5c
 800f40a:	d110      	bne.n	800f42e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f40c:	e002      	b.n	800f414 <create_name+0x48>
 800f40e:	69bb      	ldr	r3, [r7, #24]
 800f410:	3301      	adds	r3, #1
 800f412:	61bb      	str	r3, [r7, #24]
 800f414:	693a      	ldr	r2, [r7, #16]
 800f416:	69bb      	ldr	r3, [r7, #24]
 800f418:	4413      	add	r3, r2
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	2b2f      	cmp	r3, #47	; 0x2f
 800f41e:	d0f6      	beq.n	800f40e <create_name+0x42>
 800f420:	693a      	ldr	r2, [r7, #16]
 800f422:	69bb      	ldr	r3, [r7, #24]
 800f424:	4413      	add	r3, r2
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	2b5c      	cmp	r3, #92	; 0x5c
 800f42a:	d0f0      	beq.n	800f40e <create_name+0x42>
			break;
 800f42c:	e02a      	b.n	800f484 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	2bfe      	cmp	r3, #254	; 0xfe
 800f432:	d901      	bls.n	800f438 <create_name+0x6c>
 800f434:	2306      	movs	r3, #6
 800f436:	e17d      	b.n	800f734 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800f438:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f43a:	b2db      	uxtb	r3, r3
 800f43c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800f43e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f440:	2101      	movs	r1, #1
 800f442:	4618      	mov	r0, r3
 800f444:	f001 fc32 	bl	8010cac <ff_convert>
 800f448:	4603      	mov	r3, r0
 800f44a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800f44c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d101      	bne.n	800f456 <create_name+0x8a>
 800f452:	2306      	movs	r3, #6
 800f454:	e16e      	b.n	800f734 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800f456:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f458:	2b7f      	cmp	r3, #127	; 0x7f
 800f45a:	d809      	bhi.n	800f470 <create_name+0xa4>
 800f45c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f45e:	4619      	mov	r1, r3
 800f460:	488d      	ldr	r0, [pc, #564]	; (800f698 <create_name+0x2cc>)
 800f462:	f7fe fb7c 	bl	800db5e <chk_chr>
 800f466:	4603      	mov	r3, r0
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d001      	beq.n	800f470 <create_name+0xa4>
 800f46c:	2306      	movs	r3, #6
 800f46e:	e161      	b.n	800f734 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800f470:	697b      	ldr	r3, [r7, #20]
 800f472:	1c5a      	adds	r2, r3, #1
 800f474:	617a      	str	r2, [r7, #20]
 800f476:	005b      	lsls	r3, r3, #1
 800f478:	68fa      	ldr	r2, [r7, #12]
 800f47a:	4413      	add	r3, r2
 800f47c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f47e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800f480:	e7b4      	b.n	800f3ec <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800f482:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f484:	693a      	ldr	r2, [r7, #16]
 800f486:	69bb      	ldr	r3, [r7, #24]
 800f488:	441a      	add	r2, r3
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f48e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f490:	2b1f      	cmp	r3, #31
 800f492:	d801      	bhi.n	800f498 <create_name+0xcc>
 800f494:	2304      	movs	r3, #4
 800f496:	e000      	b.n	800f49a <create_name+0xce>
 800f498:	2300      	movs	r3, #0
 800f49a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f49e:	e011      	b.n	800f4c4 <create_name+0xf8>
		w = lfn[di - 1];
 800f4a0:	697b      	ldr	r3, [r7, #20]
 800f4a2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f4a6:	3b01      	subs	r3, #1
 800f4a8:	005b      	lsls	r3, r3, #1
 800f4aa:	68fa      	ldr	r2, [r7, #12]
 800f4ac:	4413      	add	r3, r2
 800f4ae:	881b      	ldrh	r3, [r3, #0]
 800f4b0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800f4b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4b4:	2b20      	cmp	r3, #32
 800f4b6:	d002      	beq.n	800f4be <create_name+0xf2>
 800f4b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f4ba:	2b2e      	cmp	r3, #46	; 0x2e
 800f4bc:	d106      	bne.n	800f4cc <create_name+0x100>
		di--;
 800f4be:	697b      	ldr	r3, [r7, #20]
 800f4c0:	3b01      	subs	r3, #1
 800f4c2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d1ea      	bne.n	800f4a0 <create_name+0xd4>
 800f4ca:	e000      	b.n	800f4ce <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800f4cc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	005b      	lsls	r3, r3, #1
 800f4d2:	68fa      	ldr	r2, [r7, #12]
 800f4d4:	4413      	add	r3, r2
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800f4da:	697b      	ldr	r3, [r7, #20]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d101      	bne.n	800f4e4 <create_name+0x118>
 800f4e0:	2306      	movs	r3, #6
 800f4e2:	e127      	b.n	800f734 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	3324      	adds	r3, #36	; 0x24
 800f4e8:	220b      	movs	r2, #11
 800f4ea:	2120      	movs	r1, #32
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f7fe faf4 	bl	800dada <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800f4f2:	2300      	movs	r3, #0
 800f4f4:	61bb      	str	r3, [r7, #24]
 800f4f6:	e002      	b.n	800f4fe <create_name+0x132>
 800f4f8:	69bb      	ldr	r3, [r7, #24]
 800f4fa:	3301      	adds	r3, #1
 800f4fc:	61bb      	str	r3, [r7, #24]
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	005b      	lsls	r3, r3, #1
 800f502:	68fa      	ldr	r2, [r7, #12]
 800f504:	4413      	add	r3, r2
 800f506:	881b      	ldrh	r3, [r3, #0]
 800f508:	2b20      	cmp	r3, #32
 800f50a:	d0f5      	beq.n	800f4f8 <create_name+0x12c>
 800f50c:	69bb      	ldr	r3, [r7, #24]
 800f50e:	005b      	lsls	r3, r3, #1
 800f510:	68fa      	ldr	r2, [r7, #12]
 800f512:	4413      	add	r3, r2
 800f514:	881b      	ldrh	r3, [r3, #0]
 800f516:	2b2e      	cmp	r3, #46	; 0x2e
 800f518:	d0ee      	beq.n	800f4f8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800f51a:	69bb      	ldr	r3, [r7, #24]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d009      	beq.n	800f534 <create_name+0x168>
 800f520:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f524:	f043 0303 	orr.w	r3, r3, #3
 800f528:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800f52c:	e002      	b.n	800f534 <create_name+0x168>
 800f52e:	697b      	ldr	r3, [r7, #20]
 800f530:	3b01      	subs	r3, #1
 800f532:	617b      	str	r3, [r7, #20]
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d009      	beq.n	800f54e <create_name+0x182>
 800f53a:	697b      	ldr	r3, [r7, #20]
 800f53c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f540:	3b01      	subs	r3, #1
 800f542:	005b      	lsls	r3, r3, #1
 800f544:	68fa      	ldr	r2, [r7, #12]
 800f546:	4413      	add	r3, r2
 800f548:	881b      	ldrh	r3, [r3, #0]
 800f54a:	2b2e      	cmp	r3, #46	; 0x2e
 800f54c:	d1ef      	bne.n	800f52e <create_name+0x162>

	i = b = 0; ni = 8;
 800f54e:	2300      	movs	r3, #0
 800f550:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f554:	2300      	movs	r3, #0
 800f556:	623b      	str	r3, [r7, #32]
 800f558:	2308      	movs	r3, #8
 800f55a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800f55c:	69bb      	ldr	r3, [r7, #24]
 800f55e:	1c5a      	adds	r2, r3, #1
 800f560:	61ba      	str	r2, [r7, #24]
 800f562:	005b      	lsls	r3, r3, #1
 800f564:	68fa      	ldr	r2, [r7, #12]
 800f566:	4413      	add	r3, r2
 800f568:	881b      	ldrh	r3, [r3, #0]
 800f56a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800f56c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f56e:	2b00      	cmp	r3, #0
 800f570:	f000 8090 	beq.w	800f694 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800f574:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f576:	2b20      	cmp	r3, #32
 800f578:	d006      	beq.n	800f588 <create_name+0x1bc>
 800f57a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f57c:	2b2e      	cmp	r3, #46	; 0x2e
 800f57e:	d10a      	bne.n	800f596 <create_name+0x1ca>
 800f580:	69ba      	ldr	r2, [r7, #24]
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	429a      	cmp	r2, r3
 800f586:	d006      	beq.n	800f596 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800f588:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f58c:	f043 0303 	orr.w	r3, r3, #3
 800f590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f594:	e07d      	b.n	800f692 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800f596:	6a3a      	ldr	r2, [r7, #32]
 800f598:	69fb      	ldr	r3, [r7, #28]
 800f59a:	429a      	cmp	r2, r3
 800f59c:	d203      	bcs.n	800f5a6 <create_name+0x1da>
 800f59e:	69ba      	ldr	r2, [r7, #24]
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	d123      	bne.n	800f5ee <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800f5a6:	69fb      	ldr	r3, [r7, #28]
 800f5a8:	2b0b      	cmp	r3, #11
 800f5aa:	d106      	bne.n	800f5ba <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800f5ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f5b0:	f043 0303 	orr.w	r3, r3, #3
 800f5b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f5b8:	e075      	b.n	800f6a6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f5ba:	69ba      	ldr	r2, [r7, #24]
 800f5bc:	697b      	ldr	r3, [r7, #20]
 800f5be:	429a      	cmp	r2, r3
 800f5c0:	d005      	beq.n	800f5ce <create_name+0x202>
 800f5c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f5c6:	f043 0303 	orr.w	r3, r3, #3
 800f5ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800f5ce:	69ba      	ldr	r2, [r7, #24]
 800f5d0:	697b      	ldr	r3, [r7, #20]
 800f5d2:	429a      	cmp	r2, r3
 800f5d4:	d866      	bhi.n	800f6a4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	61bb      	str	r3, [r7, #24]
 800f5da:	2308      	movs	r3, #8
 800f5dc:	623b      	str	r3, [r7, #32]
 800f5de:	230b      	movs	r3, #11
 800f5e0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f5e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f5e6:	009b      	lsls	r3, r3, #2
 800f5e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f5ec:	e051      	b.n	800f692 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f5ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5f0:	2b7f      	cmp	r3, #127	; 0x7f
 800f5f2:	d914      	bls.n	800f61e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f5f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5f6:	2100      	movs	r1, #0
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f001 fb57 	bl	8010cac <ff_convert>
 800f5fe:	4603      	mov	r3, r0
 800f600:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f602:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f604:	2b00      	cmp	r3, #0
 800f606:	d004      	beq.n	800f612 <create_name+0x246>
 800f608:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f60a:	3b80      	subs	r3, #128	; 0x80
 800f60c:	4a23      	ldr	r2, [pc, #140]	; (800f69c <create_name+0x2d0>)
 800f60e:	5cd3      	ldrb	r3, [r2, r3]
 800f610:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f612:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f616:	f043 0302 	orr.w	r3, r3, #2
 800f61a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f61e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f620:	2b00      	cmp	r3, #0
 800f622:	d007      	beq.n	800f634 <create_name+0x268>
 800f624:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f626:	4619      	mov	r1, r3
 800f628:	481d      	ldr	r0, [pc, #116]	; (800f6a0 <create_name+0x2d4>)
 800f62a:	f7fe fa98 	bl	800db5e <chk_chr>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d008      	beq.n	800f646 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f634:	235f      	movs	r3, #95	; 0x5f
 800f636:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f63c:	f043 0303 	orr.w	r3, r3, #3
 800f640:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f644:	e01b      	b.n	800f67e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f646:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f648:	2b40      	cmp	r3, #64	; 0x40
 800f64a:	d909      	bls.n	800f660 <create_name+0x294>
 800f64c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f64e:	2b5a      	cmp	r3, #90	; 0x5a
 800f650:	d806      	bhi.n	800f660 <create_name+0x294>
					b |= 2;
 800f652:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f656:	f043 0302 	orr.w	r3, r3, #2
 800f65a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f65e:	e00e      	b.n	800f67e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f660:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f662:	2b60      	cmp	r3, #96	; 0x60
 800f664:	d90b      	bls.n	800f67e <create_name+0x2b2>
 800f666:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f668:	2b7a      	cmp	r3, #122	; 0x7a
 800f66a:	d808      	bhi.n	800f67e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800f66c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f670:	f043 0301 	orr.w	r3, r3, #1
 800f674:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f678:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f67a:	3b20      	subs	r3, #32
 800f67c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f67e:	6a3b      	ldr	r3, [r7, #32]
 800f680:	1c5a      	adds	r2, r3, #1
 800f682:	623a      	str	r2, [r7, #32]
 800f684:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f686:	b2d1      	uxtb	r1, r2
 800f688:	687a      	ldr	r2, [r7, #4]
 800f68a:	4413      	add	r3, r2
 800f68c:	460a      	mov	r2, r1
 800f68e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f692:	e763      	b.n	800f55c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800f694:	bf00      	nop
 800f696:	e006      	b.n	800f6a6 <create_name+0x2da>
 800f698:	080118e8 	.word	0x080118e8
 800f69c:	08012e8c 	.word	0x08012e8c
 800f6a0:	080118f4 	.word	0x080118f4
			if (si > di) break;			/* No extension */
 800f6a4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f6ac:	2be5      	cmp	r3, #229	; 0xe5
 800f6ae:	d103      	bne.n	800f6b8 <create_name+0x2ec>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2205      	movs	r2, #5
 800f6b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800f6b8:	69fb      	ldr	r3, [r7, #28]
 800f6ba:	2b08      	cmp	r3, #8
 800f6bc:	d104      	bne.n	800f6c8 <create_name+0x2fc>
 800f6be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f6c8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6cc:	f003 030c 	and.w	r3, r3, #12
 800f6d0:	2b0c      	cmp	r3, #12
 800f6d2:	d005      	beq.n	800f6e0 <create_name+0x314>
 800f6d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6d8:	f003 0303 	and.w	r3, r3, #3
 800f6dc:	2b03      	cmp	r3, #3
 800f6de:	d105      	bne.n	800f6ec <create_name+0x320>
 800f6e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6e4:	f043 0302 	orr.w	r3, r3, #2
 800f6e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f6ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6f0:	f003 0302 	and.w	r3, r3, #2
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d117      	bne.n	800f728 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f6f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f6fc:	f003 0303 	and.w	r3, r3, #3
 800f700:	2b01      	cmp	r3, #1
 800f702:	d105      	bne.n	800f710 <create_name+0x344>
 800f704:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f708:	f043 0310 	orr.w	r3, r3, #16
 800f70c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f710:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f714:	f003 030c 	and.w	r3, r3, #12
 800f718:	2b04      	cmp	r3, #4
 800f71a:	d105      	bne.n	800f728 <create_name+0x35c>
 800f71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f720:	f043 0308 	orr.w	r3, r3, #8
 800f724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f72e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800f732:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f734:	4618      	mov	r0, r3
 800f736:	3728      	adds	r7, #40	; 0x28
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}

0800f73c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b086      	sub	sp, #24
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
 800f744:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f74a:	693b      	ldr	r3, [r7, #16]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f750:	e002      	b.n	800f758 <follow_path+0x1c>
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	3301      	adds	r3, #1
 800f756:	603b      	str	r3, [r7, #0]
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	781b      	ldrb	r3, [r3, #0]
 800f75c:	2b2f      	cmp	r3, #47	; 0x2f
 800f75e:	d0f8      	beq.n	800f752 <follow_path+0x16>
 800f760:	683b      	ldr	r3, [r7, #0]
 800f762:	781b      	ldrb	r3, [r3, #0]
 800f764:	2b5c      	cmp	r3, #92	; 0x5c
 800f766:	d0f4      	beq.n	800f752 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f768:	693b      	ldr	r3, [r7, #16]
 800f76a:	2200      	movs	r2, #0
 800f76c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f76e:	683b      	ldr	r3, [r7, #0]
 800f770:	781b      	ldrb	r3, [r3, #0]
 800f772:	2b1f      	cmp	r3, #31
 800f774:	d80a      	bhi.n	800f78c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2280      	movs	r2, #128	; 0x80
 800f77a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f77e:	2100      	movs	r1, #0
 800f780:	6878      	ldr	r0, [r7, #4]
 800f782:	f7fe ff35 	bl	800e5f0 <dir_sdi>
 800f786:	4603      	mov	r3, r0
 800f788:	75fb      	strb	r3, [r7, #23]
 800f78a:	e043      	b.n	800f814 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f78c:	463b      	mov	r3, r7
 800f78e:	4619      	mov	r1, r3
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f7ff fe1b 	bl	800f3cc <create_name>
 800f796:	4603      	mov	r3, r0
 800f798:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f79a:	7dfb      	ldrb	r3, [r7, #23]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d134      	bne.n	800f80a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f7a0:	6878      	ldr	r0, [r7, #4]
 800f7a2:	f7ff fb7d 	bl	800eea0 <dir_find>
 800f7a6:	4603      	mov	r3, r0
 800f7a8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f7b0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f7b2:	7dfb      	ldrb	r3, [r7, #23]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d00a      	beq.n	800f7ce <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f7b8:	7dfb      	ldrb	r3, [r7, #23]
 800f7ba:	2b04      	cmp	r3, #4
 800f7bc:	d127      	bne.n	800f80e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f7be:	7afb      	ldrb	r3, [r7, #11]
 800f7c0:	f003 0304 	and.w	r3, r3, #4
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d122      	bne.n	800f80e <follow_path+0xd2>
 800f7c8:	2305      	movs	r3, #5
 800f7ca:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f7cc:	e01f      	b.n	800f80e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f7ce:	7afb      	ldrb	r3, [r7, #11]
 800f7d0:	f003 0304 	and.w	r3, r3, #4
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d11c      	bne.n	800f812 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f7d8:	693b      	ldr	r3, [r7, #16]
 800f7da:	799b      	ldrb	r3, [r3, #6]
 800f7dc:	f003 0310 	and.w	r3, r3, #16
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d102      	bne.n	800f7ea <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f7e4:	2305      	movs	r3, #5
 800f7e6:	75fb      	strb	r3, [r7, #23]
 800f7e8:	e014      	b.n	800f814 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	695b      	ldr	r3, [r3, #20]
 800f7f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f7f8:	4413      	add	r3, r2
 800f7fa:	4619      	mov	r1, r3
 800f7fc:	68f8      	ldr	r0, [r7, #12]
 800f7fe:	f7ff f87e 	bl	800e8fe <ld_clust>
 800f802:	4602      	mov	r2, r0
 800f804:	693b      	ldr	r3, [r7, #16]
 800f806:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f808:	e7c0      	b.n	800f78c <follow_path+0x50>
			if (res != FR_OK) break;
 800f80a:	bf00      	nop
 800f80c:	e002      	b.n	800f814 <follow_path+0xd8>
				break;
 800f80e:	bf00      	nop
 800f810:	e000      	b.n	800f814 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f812:	bf00      	nop
			}
		}
	}

	return res;
 800f814:	7dfb      	ldrb	r3, [r7, #23]
}
 800f816:	4618      	mov	r0, r3
 800f818:	3718      	adds	r7, #24
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}

0800f81e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f81e:	b480      	push	{r7}
 800f820:	b087      	sub	sp, #28
 800f822:	af00      	add	r7, sp, #0
 800f824:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f826:	f04f 33ff 	mov.w	r3, #4294967295
 800f82a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d031      	beq.n	800f898 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	617b      	str	r3, [r7, #20]
 800f83a:	e002      	b.n	800f842 <get_ldnumber+0x24>
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	3301      	adds	r3, #1
 800f840:	617b      	str	r3, [r7, #20]
 800f842:	697b      	ldr	r3, [r7, #20]
 800f844:	781b      	ldrb	r3, [r3, #0]
 800f846:	2b1f      	cmp	r3, #31
 800f848:	d903      	bls.n	800f852 <get_ldnumber+0x34>
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	781b      	ldrb	r3, [r3, #0]
 800f84e:	2b3a      	cmp	r3, #58	; 0x3a
 800f850:	d1f4      	bne.n	800f83c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f852:	697b      	ldr	r3, [r7, #20]
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	2b3a      	cmp	r3, #58	; 0x3a
 800f858:	d11c      	bne.n	800f894 <get_ldnumber+0x76>
			tp = *path;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	1c5a      	adds	r2, r3, #1
 800f864:	60fa      	str	r2, [r7, #12]
 800f866:	781b      	ldrb	r3, [r3, #0]
 800f868:	3b30      	subs	r3, #48	; 0x30
 800f86a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f86c:	68bb      	ldr	r3, [r7, #8]
 800f86e:	2b09      	cmp	r3, #9
 800f870:	d80e      	bhi.n	800f890 <get_ldnumber+0x72>
 800f872:	68fa      	ldr	r2, [r7, #12]
 800f874:	697b      	ldr	r3, [r7, #20]
 800f876:	429a      	cmp	r2, r3
 800f878:	d10a      	bne.n	800f890 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f87a:	68bb      	ldr	r3, [r7, #8]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d107      	bne.n	800f890 <get_ldnumber+0x72>
					vol = (int)i;
 800f880:	68bb      	ldr	r3, [r7, #8]
 800f882:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	3301      	adds	r3, #1
 800f888:	617b      	str	r3, [r7, #20]
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	697a      	ldr	r2, [r7, #20]
 800f88e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	e002      	b.n	800f89a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f894:	2300      	movs	r3, #0
 800f896:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f898:	693b      	ldr	r3, [r7, #16]
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	371c      	adds	r7, #28
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a4:	4770      	bx	lr
	...

0800f8a8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b082      	sub	sp, #8
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	6078      	str	r0, [r7, #4]
 800f8b0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	70da      	strb	r2, [r3, #3]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f04f 32ff 	mov.w	r2, #4294967295
 800f8be:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f8c0:	6839      	ldr	r1, [r7, #0]
 800f8c2:	6878      	ldr	r0, [r7, #4]
 800f8c4:	f7fe fb16 	bl	800def4 <move_window>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d001      	beq.n	800f8d2 <check_fs+0x2a>
 800f8ce:	2304      	movs	r3, #4
 800f8d0:	e038      	b.n	800f944 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	3334      	adds	r3, #52	; 0x34
 800f8d6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f8da:	4618      	mov	r0, r3
 800f8dc:	f7fe f85a 	bl	800d994 <ld_word>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f8e8:	429a      	cmp	r2, r3
 800f8ea:	d001      	beq.n	800f8f0 <check_fs+0x48>
 800f8ec:	2303      	movs	r3, #3
 800f8ee:	e029      	b.n	800f944 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f8f6:	2be9      	cmp	r3, #233	; 0xe9
 800f8f8:	d009      	beq.n	800f90e <check_fs+0x66>
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f900:	2beb      	cmp	r3, #235	; 0xeb
 800f902:	d11e      	bne.n	800f942 <check_fs+0x9a>
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800f90a:	2b90      	cmp	r3, #144	; 0x90
 800f90c:	d119      	bne.n	800f942 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	3334      	adds	r3, #52	; 0x34
 800f912:	3336      	adds	r3, #54	; 0x36
 800f914:	4618      	mov	r0, r3
 800f916:	f7fe f855 	bl	800d9c4 <ld_dword>
 800f91a:	4603      	mov	r3, r0
 800f91c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f920:	4a0a      	ldr	r2, [pc, #40]	; (800f94c <check_fs+0xa4>)
 800f922:	4293      	cmp	r3, r2
 800f924:	d101      	bne.n	800f92a <check_fs+0x82>
 800f926:	2300      	movs	r3, #0
 800f928:	e00c      	b.n	800f944 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	3334      	adds	r3, #52	; 0x34
 800f92e:	3352      	adds	r3, #82	; 0x52
 800f930:	4618      	mov	r0, r3
 800f932:	f7fe f847 	bl	800d9c4 <ld_dword>
 800f936:	4603      	mov	r3, r0
 800f938:	4a05      	ldr	r2, [pc, #20]	; (800f950 <check_fs+0xa8>)
 800f93a:	4293      	cmp	r3, r2
 800f93c:	d101      	bne.n	800f942 <check_fs+0x9a>
 800f93e:	2300      	movs	r3, #0
 800f940:	e000      	b.n	800f944 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f942:	2302      	movs	r3, #2
}
 800f944:	4618      	mov	r0, r3
 800f946:	3708      	adds	r7, #8
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}
 800f94c:	00544146 	.word	0x00544146
 800f950:	33544146 	.word	0x33544146

0800f954 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f954:	b580      	push	{r7, lr}
 800f956:	b096      	sub	sp, #88	; 0x58
 800f958:	af00      	add	r7, sp, #0
 800f95a:	60f8      	str	r0, [r7, #12]
 800f95c:	60b9      	str	r1, [r7, #8]
 800f95e:	4613      	mov	r3, r2
 800f960:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f962:	68bb      	ldr	r3, [r7, #8]
 800f964:	2200      	movs	r2, #0
 800f966:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f968:	68f8      	ldr	r0, [r7, #12]
 800f96a:	f7ff ff58 	bl	800f81e <get_ldnumber>
 800f96e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f972:	2b00      	cmp	r3, #0
 800f974:	da01      	bge.n	800f97a <find_volume+0x26>
 800f976:	230b      	movs	r3, #11
 800f978:	e230      	b.n	800fddc <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f97a:	4aa1      	ldr	r2, [pc, #644]	; (800fc00 <find_volume+0x2ac>)
 800f97c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f97e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f982:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f986:	2b00      	cmp	r3, #0
 800f988:	d101      	bne.n	800f98e <find_volume+0x3a>
 800f98a:	230c      	movs	r3, #12
 800f98c:	e226      	b.n	800fddc <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f98e:	68bb      	ldr	r3, [r7, #8]
 800f990:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f992:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f994:	79fb      	ldrb	r3, [r7, #7]
 800f996:	f023 0301 	bic.w	r3, r3, #1
 800f99a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f99e:	781b      	ldrb	r3, [r3, #0]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d01a      	beq.n	800f9da <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9a6:	785b      	ldrb	r3, [r3, #1]
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	f7fd ff55 	bl	800d858 <disk_status>
 800f9ae:	4603      	mov	r3, r0
 800f9b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f9b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f9b8:	f003 0301 	and.w	r3, r3, #1
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d10c      	bne.n	800f9da <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f9c0:	79fb      	ldrb	r3, [r7, #7]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d007      	beq.n	800f9d6 <find_volume+0x82>
 800f9c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f9ca:	f003 0304 	and.w	r3, r3, #4
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d001      	beq.n	800f9d6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f9d2:	230a      	movs	r3, #10
 800f9d4:	e202      	b.n	800fddc <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	e200      	b.n	800fddc <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f9da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9dc:	2200      	movs	r2, #0
 800f9de:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f9e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9e2:	b2da      	uxtb	r2, r3
 800f9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9e6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9ea:	785b      	ldrb	r3, [r3, #1]
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	f7fd ff4d 	bl	800d88c <disk_initialize>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f9f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f9fc:	f003 0301 	and.w	r3, r3, #1
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d001      	beq.n	800fa08 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fa04:	2303      	movs	r3, #3
 800fa06:	e1e9      	b.n	800fddc <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fa08:	79fb      	ldrb	r3, [r7, #7]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d007      	beq.n	800fa1e <find_volume+0xca>
 800fa0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fa12:	f003 0304 	and.w	r3, r3, #4
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d001      	beq.n	800fa1e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fa1a:	230a      	movs	r3, #10
 800fa1c:	e1de      	b.n	800fddc <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fa22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fa24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fa26:	f7ff ff3f 	bl	800f8a8 <check_fs>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800fa30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fa34:	2b02      	cmp	r3, #2
 800fa36:	d149      	bne.n	800facc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fa38:	2300      	movs	r3, #0
 800fa3a:	643b      	str	r3, [r7, #64]	; 0x40
 800fa3c:	e01e      	b.n	800fa7c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800fa3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa40:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fa44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa46:	011b      	lsls	r3, r3, #4
 800fa48:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800fa4c:	4413      	add	r3, r2
 800fa4e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800fa50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa52:	3304      	adds	r3, #4
 800fa54:	781b      	ldrb	r3, [r3, #0]
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d006      	beq.n	800fa68 <find_volume+0x114>
 800fa5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa5c:	3308      	adds	r3, #8
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f7fd ffb0 	bl	800d9c4 <ld_dword>
 800fa64:	4602      	mov	r2, r0
 800fa66:	e000      	b.n	800fa6a <find_volume+0x116>
 800fa68:	2200      	movs	r2, #0
 800fa6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa6c:	009b      	lsls	r3, r3, #2
 800fa6e:	3358      	adds	r3, #88	; 0x58
 800fa70:	443b      	add	r3, r7
 800fa72:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fa76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa78:	3301      	adds	r3, #1
 800fa7a:	643b      	str	r3, [r7, #64]	; 0x40
 800fa7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa7e:	2b03      	cmp	r3, #3
 800fa80:	d9dd      	bls.n	800fa3e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800fa82:	2300      	movs	r3, #0
 800fa84:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800fa86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d002      	beq.n	800fa92 <find_volume+0x13e>
 800fa8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa8e:	3b01      	subs	r3, #1
 800fa90:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800fa92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fa94:	009b      	lsls	r3, r3, #2
 800fa96:	3358      	adds	r3, #88	; 0x58
 800fa98:	443b      	add	r3, r7
 800fa9a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800fa9e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800faa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d005      	beq.n	800fab2 <find_volume+0x15e>
 800faa6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800faa8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800faaa:	f7ff fefd 	bl	800f8a8 <check_fs>
 800faae:	4603      	mov	r3, r0
 800fab0:	e000      	b.n	800fab4 <find_volume+0x160>
 800fab2:	2303      	movs	r3, #3
 800fab4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800fab8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fabc:	2b01      	cmp	r3, #1
 800fabe:	d905      	bls.n	800facc <find_volume+0x178>
 800fac0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fac2:	3301      	adds	r3, #1
 800fac4:	643b      	str	r3, [r7, #64]	; 0x40
 800fac6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fac8:	2b03      	cmp	r3, #3
 800faca:	d9e2      	bls.n	800fa92 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800facc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fad0:	2b04      	cmp	r3, #4
 800fad2:	d101      	bne.n	800fad8 <find_volume+0x184>
 800fad4:	2301      	movs	r3, #1
 800fad6:	e181      	b.n	800fddc <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800fad8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fadc:	2b01      	cmp	r3, #1
 800fade:	d901      	bls.n	800fae4 <find_volume+0x190>
 800fae0:	230d      	movs	r3, #13
 800fae2:	e17b      	b.n	800fddc <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fae6:	3334      	adds	r3, #52	; 0x34
 800fae8:	330b      	adds	r3, #11
 800faea:	4618      	mov	r0, r3
 800faec:	f7fd ff52 	bl	800d994 <ld_word>
 800faf0:	4603      	mov	r3, r0
 800faf2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800faf6:	d001      	beq.n	800fafc <find_volume+0x1a8>
 800faf8:	230d      	movs	r3, #13
 800fafa:	e16f      	b.n	800fddc <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800fafc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fafe:	3334      	adds	r3, #52	; 0x34
 800fb00:	3316      	adds	r3, #22
 800fb02:	4618      	mov	r0, r3
 800fb04:	f7fd ff46 	bl	800d994 <ld_word>
 800fb08:	4603      	mov	r3, r0
 800fb0a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fb0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d106      	bne.n	800fb20 <find_volume+0x1cc>
 800fb12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb14:	3334      	adds	r3, #52	; 0x34
 800fb16:	3324      	adds	r3, #36	; 0x24
 800fb18:	4618      	mov	r0, r3
 800fb1a:	f7fd ff53 	bl	800d9c4 <ld_dword>
 800fb1e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800fb20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb22:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fb24:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800fb26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb28:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800fb2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb2e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800fb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb32:	789b      	ldrb	r3, [r3, #2]
 800fb34:	2b01      	cmp	r3, #1
 800fb36:	d005      	beq.n	800fb44 <find_volume+0x1f0>
 800fb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb3a:	789b      	ldrb	r3, [r3, #2]
 800fb3c:	2b02      	cmp	r3, #2
 800fb3e:	d001      	beq.n	800fb44 <find_volume+0x1f0>
 800fb40:	230d      	movs	r3, #13
 800fb42:	e14b      	b.n	800fddc <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800fb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb46:	789b      	ldrb	r3, [r3, #2]
 800fb48:	461a      	mov	r2, r3
 800fb4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb4c:	fb02 f303 	mul.w	r3, r2, r3
 800fb50:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800fb52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fb58:	b29a      	uxth	r2, r3
 800fb5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb5c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800fb5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb60:	895b      	ldrh	r3, [r3, #10]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d008      	beq.n	800fb78 <find_volume+0x224>
 800fb66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb68:	895b      	ldrh	r3, [r3, #10]
 800fb6a:	461a      	mov	r2, r3
 800fb6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb6e:	895b      	ldrh	r3, [r3, #10]
 800fb70:	3b01      	subs	r3, #1
 800fb72:	4013      	ands	r3, r2
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d001      	beq.n	800fb7c <find_volume+0x228>
 800fb78:	230d      	movs	r3, #13
 800fb7a:	e12f      	b.n	800fddc <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800fb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb7e:	3334      	adds	r3, #52	; 0x34
 800fb80:	3311      	adds	r3, #17
 800fb82:	4618      	mov	r0, r3
 800fb84:	f7fd ff06 	bl	800d994 <ld_word>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	461a      	mov	r2, r3
 800fb8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb8e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800fb90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb92:	891b      	ldrh	r3, [r3, #8]
 800fb94:	f003 030f 	and.w	r3, r3, #15
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d001      	beq.n	800fba2 <find_volume+0x24e>
 800fb9e:	230d      	movs	r3, #13
 800fba0:	e11c      	b.n	800fddc <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba4:	3334      	adds	r3, #52	; 0x34
 800fba6:	3313      	adds	r3, #19
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f7fd fef3 	bl	800d994 <ld_word>
 800fbae:	4603      	mov	r3, r0
 800fbb0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800fbb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d106      	bne.n	800fbc6 <find_volume+0x272>
 800fbb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbba:	3334      	adds	r3, #52	; 0x34
 800fbbc:	3320      	adds	r3, #32
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f7fd ff00 	bl	800d9c4 <ld_dword>
 800fbc4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800fbc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbc8:	3334      	adds	r3, #52	; 0x34
 800fbca:	330e      	adds	r3, #14
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7fd fee1 	bl	800d994 <ld_word>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800fbd6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d101      	bne.n	800fbe0 <find_volume+0x28c>
 800fbdc:	230d      	movs	r3, #13
 800fbde:	e0fd      	b.n	800fddc <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800fbe0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fbe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fbe4:	4413      	add	r3, r2
 800fbe6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fbe8:	8912      	ldrh	r2, [r2, #8]
 800fbea:	0912      	lsrs	r2, r2, #4
 800fbec:	b292      	uxth	r2, r2
 800fbee:	4413      	add	r3, r2
 800fbf0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800fbf2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fbf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbf6:	429a      	cmp	r2, r3
 800fbf8:	d204      	bcs.n	800fc04 <find_volume+0x2b0>
 800fbfa:	230d      	movs	r3, #13
 800fbfc:	e0ee      	b.n	800fddc <find_volume+0x488>
 800fbfe:	bf00      	nop
 800fc00:	200020b8 	.word	0x200020b8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800fc04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fc06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc08:	1ad3      	subs	r3, r2, r3
 800fc0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc0c:	8952      	ldrh	r2, [r2, #10]
 800fc0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800fc12:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800fc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d101      	bne.n	800fc1e <find_volume+0x2ca>
 800fc1a:	230d      	movs	r3, #13
 800fc1c:	e0de      	b.n	800fddc <find_volume+0x488>
		fmt = FS_FAT32;
 800fc1e:	2303      	movs	r3, #3
 800fc20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800fc24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc26:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fc2a:	4293      	cmp	r3, r2
 800fc2c:	d802      	bhi.n	800fc34 <find_volume+0x2e0>
 800fc2e:	2302      	movs	r3, #2
 800fc30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800fc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc36:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fc3a:	4293      	cmp	r3, r2
 800fc3c:	d802      	bhi.n	800fc44 <find_volume+0x2f0>
 800fc3e:	2301      	movs	r3, #1
 800fc40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800fc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc46:	1c9a      	adds	r2, r3, #2
 800fc48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc4a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800fc4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fc50:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800fc52:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fc54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc56:	441a      	add	r2, r3
 800fc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc5a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800fc5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc60:	441a      	add	r2, r3
 800fc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc64:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800fc66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fc6a:	2b03      	cmp	r3, #3
 800fc6c:	d11e      	bne.n	800fcac <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800fc6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc70:	3334      	adds	r3, #52	; 0x34
 800fc72:	332a      	adds	r3, #42	; 0x2a
 800fc74:	4618      	mov	r0, r3
 800fc76:	f7fd fe8d 	bl	800d994 <ld_word>
 800fc7a:	4603      	mov	r3, r0
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d001      	beq.n	800fc84 <find_volume+0x330>
 800fc80:	230d      	movs	r3, #13
 800fc82:	e0ab      	b.n	800fddc <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800fc84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc86:	891b      	ldrh	r3, [r3, #8]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d001      	beq.n	800fc90 <find_volume+0x33c>
 800fc8c:	230d      	movs	r3, #13
 800fc8e:	e0a5      	b.n	800fddc <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800fc90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc92:	3334      	adds	r3, #52	; 0x34
 800fc94:	332c      	adds	r3, #44	; 0x2c
 800fc96:	4618      	mov	r0, r3
 800fc98:	f7fd fe94 	bl	800d9c4 <ld_dword>
 800fc9c:	4602      	mov	r2, r0
 800fc9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fca0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800fca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fca4:	699b      	ldr	r3, [r3, #24]
 800fca6:	009b      	lsls	r3, r3, #2
 800fca8:	647b      	str	r3, [r7, #68]	; 0x44
 800fcaa:	e01f      	b.n	800fcec <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800fcac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcae:	891b      	ldrh	r3, [r3, #8]
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d101      	bne.n	800fcb8 <find_volume+0x364>
 800fcb4:	230d      	movs	r3, #13
 800fcb6:	e091      	b.n	800fddc <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800fcb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fcbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fcbe:	441a      	add	r2, r3
 800fcc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcc2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fcc4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fcc8:	2b02      	cmp	r3, #2
 800fcca:	d103      	bne.n	800fcd4 <find_volume+0x380>
 800fccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcce:	699b      	ldr	r3, [r3, #24]
 800fcd0:	005b      	lsls	r3, r3, #1
 800fcd2:	e00a      	b.n	800fcea <find_volume+0x396>
 800fcd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcd6:	699a      	ldr	r2, [r3, #24]
 800fcd8:	4613      	mov	r3, r2
 800fcda:	005b      	lsls	r3, r3, #1
 800fcdc:	4413      	add	r3, r2
 800fcde:	085a      	lsrs	r2, r3, #1
 800fce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fce2:	699b      	ldr	r3, [r3, #24]
 800fce4:	f003 0301 	and.w	r3, r3, #1
 800fce8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800fcea:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800fcec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcee:	69da      	ldr	r2, [r3, #28]
 800fcf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcf2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800fcf6:	0a5b      	lsrs	r3, r3, #9
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d201      	bcs.n	800fd00 <find_volume+0x3ac>
 800fcfc:	230d      	movs	r3, #13
 800fcfe:	e06d      	b.n	800fddc <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800fd00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd02:	f04f 32ff 	mov.w	r2, #4294967295
 800fd06:	615a      	str	r2, [r3, #20]
 800fd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd0a:	695a      	ldr	r2, [r3, #20]
 800fd0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd0e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800fd10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd12:	2280      	movs	r2, #128	; 0x80
 800fd14:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800fd16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd1a:	2b03      	cmp	r3, #3
 800fd1c:	d149      	bne.n	800fdb2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800fd1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd20:	3334      	adds	r3, #52	; 0x34
 800fd22:	3330      	adds	r3, #48	; 0x30
 800fd24:	4618      	mov	r0, r3
 800fd26:	f7fd fe35 	bl	800d994 <ld_word>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	d140      	bne.n	800fdb2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800fd30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd32:	3301      	adds	r3, #1
 800fd34:	4619      	mov	r1, r3
 800fd36:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fd38:	f7fe f8dc 	bl	800def4 <move_window>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d137      	bne.n	800fdb2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800fd42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd44:	2200      	movs	r2, #0
 800fd46:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800fd48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd4a:	3334      	adds	r3, #52	; 0x34
 800fd4c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7fd fe1f 	bl	800d994 <ld_word>
 800fd56:	4603      	mov	r3, r0
 800fd58:	461a      	mov	r2, r3
 800fd5a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d127      	bne.n	800fdb2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800fd62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd64:	3334      	adds	r3, #52	; 0x34
 800fd66:	4618      	mov	r0, r3
 800fd68:	f7fd fe2c 	bl	800d9c4 <ld_dword>
 800fd6c:	4603      	mov	r3, r0
 800fd6e:	4a1d      	ldr	r2, [pc, #116]	; (800fde4 <find_volume+0x490>)
 800fd70:	4293      	cmp	r3, r2
 800fd72:	d11e      	bne.n	800fdb2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800fd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd76:	3334      	adds	r3, #52	; 0x34
 800fd78:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f7fd fe21 	bl	800d9c4 <ld_dword>
 800fd82:	4603      	mov	r3, r0
 800fd84:	4a18      	ldr	r2, [pc, #96]	; (800fde8 <find_volume+0x494>)
 800fd86:	4293      	cmp	r3, r2
 800fd88:	d113      	bne.n	800fdb2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800fd8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd8c:	3334      	adds	r3, #52	; 0x34
 800fd8e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800fd92:	4618      	mov	r0, r3
 800fd94:	f7fd fe16 	bl	800d9c4 <ld_dword>
 800fd98:	4602      	mov	r2, r0
 800fd9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd9c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800fd9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fda0:	3334      	adds	r3, #52	; 0x34
 800fda2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fda6:	4618      	mov	r0, r3
 800fda8:	f7fd fe0c 	bl	800d9c4 <ld_dword>
 800fdac:	4602      	mov	r2, r0
 800fdae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdb0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800fdb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdb4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800fdb8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800fdba:	4b0c      	ldr	r3, [pc, #48]	; (800fdec <find_volume+0x498>)
 800fdbc:	881b      	ldrh	r3, [r3, #0]
 800fdbe:	3301      	adds	r3, #1
 800fdc0:	b29a      	uxth	r2, r3
 800fdc2:	4b0a      	ldr	r3, [pc, #40]	; (800fdec <find_volume+0x498>)
 800fdc4:	801a      	strh	r2, [r3, #0]
 800fdc6:	4b09      	ldr	r3, [pc, #36]	; (800fdec <find_volume+0x498>)
 800fdc8:	881a      	ldrh	r2, [r3, #0]
 800fdca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdcc:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800fdce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdd0:	4a07      	ldr	r2, [pc, #28]	; (800fdf0 <find_volume+0x49c>)
 800fdd2:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800fdd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fdd6:	f7fe f825 	bl	800de24 <clear_lock>
#endif
	return FR_OK;
 800fdda:	2300      	movs	r3, #0
}
 800fddc:	4618      	mov	r0, r3
 800fdde:	3758      	adds	r7, #88	; 0x58
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}
 800fde4:	41615252 	.word	0x41615252
 800fde8:	61417272 	.word	0x61417272
 800fdec:	200020bc 	.word	0x200020bc
 800fdf0:	200020e0 	.word	0x200020e0

0800fdf4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b084      	sub	sp, #16
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	6078      	str	r0, [r7, #4]
 800fdfc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800fdfe:	2309      	movs	r3, #9
 800fe00:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d01c      	beq.n	800fe42 <validate+0x4e>
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d018      	beq.n	800fe42 <validate+0x4e>
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	781b      	ldrb	r3, [r3, #0]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d013      	beq.n	800fe42 <validate+0x4e>
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	889a      	ldrh	r2, [r3, #4]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	88db      	ldrh	r3, [r3, #6]
 800fe24:	429a      	cmp	r2, r3
 800fe26:	d10c      	bne.n	800fe42 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	785b      	ldrb	r3, [r3, #1]
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f7fd fd12 	bl	800d858 <disk_status>
 800fe34:	4603      	mov	r3, r0
 800fe36:	f003 0301 	and.w	r3, r3, #1
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d101      	bne.n	800fe42 <validate+0x4e>
			res = FR_OK;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fe42:	7bfb      	ldrb	r3, [r7, #15]
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d102      	bne.n	800fe4e <validate+0x5a>
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	e000      	b.n	800fe50 <validate+0x5c>
 800fe4e:	2300      	movs	r3, #0
 800fe50:	683a      	ldr	r2, [r7, #0]
 800fe52:	6013      	str	r3, [r2, #0]
	return res;
 800fe54:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
	...

0800fe60 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b088      	sub	sp, #32
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	4613      	mov	r3, r2
 800fe6c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fe6e:	68bb      	ldr	r3, [r7, #8]
 800fe70:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fe72:	f107 0310 	add.w	r3, r7, #16
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7ff fcd1 	bl	800f81e <get_ldnumber>
 800fe7c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fe7e:	69fb      	ldr	r3, [r7, #28]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	da01      	bge.n	800fe88 <f_mount+0x28>
 800fe84:	230b      	movs	r3, #11
 800fe86:	e02b      	b.n	800fee0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fe88:	4a17      	ldr	r2, [pc, #92]	; (800fee8 <f_mount+0x88>)
 800fe8a:	69fb      	ldr	r3, [r7, #28]
 800fe8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe90:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fe92:	69bb      	ldr	r3, [r7, #24]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d005      	beq.n	800fea4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800fe98:	69b8      	ldr	r0, [r7, #24]
 800fe9a:	f7fd ffc3 	bl	800de24 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fe9e:	69bb      	ldr	r3, [r7, #24]
 800fea0:	2200      	movs	r2, #0
 800fea2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d002      	beq.n	800feb0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800feaa:	68fb      	ldr	r3, [r7, #12]
 800feac:	2200      	movs	r2, #0
 800feae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800feb0:	68fa      	ldr	r2, [r7, #12]
 800feb2:	490d      	ldr	r1, [pc, #52]	; (800fee8 <f_mount+0x88>)
 800feb4:	69fb      	ldr	r3, [r7, #28]
 800feb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d002      	beq.n	800fec6 <f_mount+0x66>
 800fec0:	79fb      	ldrb	r3, [r7, #7]
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	d001      	beq.n	800feca <f_mount+0x6a>
 800fec6:	2300      	movs	r3, #0
 800fec8:	e00a      	b.n	800fee0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800feca:	f107 010c 	add.w	r1, r7, #12
 800fece:	f107 0308 	add.w	r3, r7, #8
 800fed2:	2200      	movs	r2, #0
 800fed4:	4618      	mov	r0, r3
 800fed6:	f7ff fd3d 	bl	800f954 <find_volume>
 800feda:	4603      	mov	r3, r0
 800fedc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fede:	7dfb      	ldrb	r3, [r7, #23]
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3720      	adds	r7, #32
 800fee4:	46bd      	mov	sp, r7
 800fee6:	bd80      	pop	{r7, pc}
 800fee8:	200020b8 	.word	0x200020b8

0800feec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800feec:	b580      	push	{r7, lr}
 800feee:	b09a      	sub	sp, #104	; 0x68
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	60f8      	str	r0, [r7, #12]
 800fef4:	60b9      	str	r1, [r7, #8]
 800fef6:	4613      	mov	r3, r2
 800fef8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d101      	bne.n	800ff04 <f_open+0x18>
 800ff00:	2309      	movs	r3, #9
 800ff02:	e1ad      	b.n	8010260 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ff04:	79fb      	ldrb	r3, [r7, #7]
 800ff06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ff0a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ff0c:	79fa      	ldrb	r2, [r7, #7]
 800ff0e:	f107 0114 	add.w	r1, r7, #20
 800ff12:	f107 0308 	add.w	r3, r7, #8
 800ff16:	4618      	mov	r0, r3
 800ff18:	f7ff fd1c 	bl	800f954 <find_volume>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800ff22:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	f040 8191 	bne.w	801024e <f_open+0x362>
		dj.obj.fs = fs;
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ff30:	68ba      	ldr	r2, [r7, #8]
 800ff32:	f107 0318 	add.w	r3, r7, #24
 800ff36:	4611      	mov	r1, r2
 800ff38:	4618      	mov	r0, r3
 800ff3a:	f7ff fbff 	bl	800f73c <follow_path>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ff44:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d11a      	bne.n	800ff82 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ff4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ff50:	b25b      	sxtb	r3, r3
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	da03      	bge.n	800ff5e <f_open+0x72>
				res = FR_INVALID_NAME;
 800ff56:	2306      	movs	r3, #6
 800ff58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ff5c:	e011      	b.n	800ff82 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ff5e:	79fb      	ldrb	r3, [r7, #7]
 800ff60:	f023 0301 	bic.w	r3, r3, #1
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	bf14      	ite	ne
 800ff68:	2301      	movne	r3, #1
 800ff6a:	2300      	moveq	r3, #0
 800ff6c:	b2db      	uxtb	r3, r3
 800ff6e:	461a      	mov	r2, r3
 800ff70:	f107 0318 	add.w	r3, r7, #24
 800ff74:	4611      	mov	r1, r2
 800ff76:	4618      	mov	r0, r3
 800ff78:	f7fd fe0c 	bl	800db94 <chk_lock>
 800ff7c:	4603      	mov	r3, r0
 800ff7e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ff82:	79fb      	ldrb	r3, [r7, #7]
 800ff84:	f003 031c 	and.w	r3, r3, #28
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d07f      	beq.n	801008c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800ff8c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d017      	beq.n	800ffc4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ff94:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ff98:	2b04      	cmp	r3, #4
 800ff9a:	d10e      	bne.n	800ffba <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ff9c:	f7fd fe56 	bl	800dc4c <enq_lock>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d006      	beq.n	800ffb4 <f_open+0xc8>
 800ffa6:	f107 0318 	add.w	r3, r7, #24
 800ffaa:	4618      	mov	r0, r3
 800ffac:	f7ff f838 	bl	800f020 <dir_register>
 800ffb0:	4603      	mov	r3, r0
 800ffb2:	e000      	b.n	800ffb6 <f_open+0xca>
 800ffb4:	2312      	movs	r3, #18
 800ffb6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ffba:	79fb      	ldrb	r3, [r7, #7]
 800ffbc:	f043 0308 	orr.w	r3, r3, #8
 800ffc0:	71fb      	strb	r3, [r7, #7]
 800ffc2:	e010      	b.n	800ffe6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ffc4:	7fbb      	ldrb	r3, [r7, #30]
 800ffc6:	f003 0311 	and.w	r3, r3, #17
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d003      	beq.n	800ffd6 <f_open+0xea>
					res = FR_DENIED;
 800ffce:	2307      	movs	r3, #7
 800ffd0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ffd4:	e007      	b.n	800ffe6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ffd6:	79fb      	ldrb	r3, [r7, #7]
 800ffd8:	f003 0304 	and.w	r3, r3, #4
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d002      	beq.n	800ffe6 <f_open+0xfa>
 800ffe0:	2308      	movs	r3, #8
 800ffe2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ffe6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d168      	bne.n	80100c0 <f_open+0x1d4>
 800ffee:	79fb      	ldrb	r3, [r7, #7]
 800fff0:	f003 0308 	and.w	r3, r3, #8
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	d063      	beq.n	80100c0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800fff8:	f7fa fb1e 	bl	800a638 <get_fattime>
 800fffc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010000:	330e      	adds	r3, #14
 8010002:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010004:	4618      	mov	r0, r3
 8010006:	f7fd fd1b 	bl	800da40 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801000a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801000c:	3316      	adds	r3, #22
 801000e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010010:	4618      	mov	r0, r3
 8010012:	f7fd fd15 	bl	800da40 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010018:	330b      	adds	r3, #11
 801001a:	2220      	movs	r2, #32
 801001c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801001e:	697b      	ldr	r3, [r7, #20]
 8010020:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010022:	4611      	mov	r1, r2
 8010024:	4618      	mov	r0, r3
 8010026:	f7fe fc6a 	bl	800e8fe <ld_clust>
 801002a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010030:	2200      	movs	r2, #0
 8010032:	4618      	mov	r0, r3
 8010034:	f7fe fc82 	bl	800e93c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801003a:	331c      	adds	r3, #28
 801003c:	2100      	movs	r1, #0
 801003e:	4618      	mov	r0, r3
 8010040:	f7fd fcfe 	bl	800da40 <st_dword>
					fs->wflag = 1;
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	2201      	movs	r2, #1
 8010048:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801004a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801004c:	2b00      	cmp	r3, #0
 801004e:	d037      	beq.n	80100c0 <f_open+0x1d4>
						dw = fs->winsect;
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010054:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8010056:	f107 0318 	add.w	r3, r7, #24
 801005a:	2200      	movs	r2, #0
 801005c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801005e:	4618      	mov	r0, r3
 8010060:	f7fe f995 	bl	800e38e <remove_chain>
 8010064:	4603      	mov	r3, r0
 8010066:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801006a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801006e:	2b00      	cmp	r3, #0
 8010070:	d126      	bne.n	80100c0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8010072:	697b      	ldr	r3, [r7, #20]
 8010074:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010076:	4618      	mov	r0, r3
 8010078:	f7fd ff3c 	bl	800def4 <move_window>
 801007c:	4603      	mov	r3, r0
 801007e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010086:	3a01      	subs	r2, #1
 8010088:	611a      	str	r2, [r3, #16]
 801008a:	e019      	b.n	80100c0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801008c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010090:	2b00      	cmp	r3, #0
 8010092:	d115      	bne.n	80100c0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010094:	7fbb      	ldrb	r3, [r7, #30]
 8010096:	f003 0310 	and.w	r3, r3, #16
 801009a:	2b00      	cmp	r3, #0
 801009c:	d003      	beq.n	80100a6 <f_open+0x1ba>
					res = FR_NO_FILE;
 801009e:	2304      	movs	r3, #4
 80100a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80100a4:	e00c      	b.n	80100c0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80100a6:	79fb      	ldrb	r3, [r7, #7]
 80100a8:	f003 0302 	and.w	r3, r3, #2
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d007      	beq.n	80100c0 <f_open+0x1d4>
 80100b0:	7fbb      	ldrb	r3, [r7, #30]
 80100b2:	f003 0301 	and.w	r3, r3, #1
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d002      	beq.n	80100c0 <f_open+0x1d4>
						res = FR_DENIED;
 80100ba:	2307      	movs	r3, #7
 80100bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80100c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d128      	bne.n	801011a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80100c8:	79fb      	ldrb	r3, [r7, #7]
 80100ca:	f003 0308 	and.w	r3, r3, #8
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d003      	beq.n	80100da <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80100d2:	79fb      	ldrb	r3, [r7, #7]
 80100d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100d8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80100da:	697b      	ldr	r3, [r7, #20]
 80100dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80100e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80100e8:	79fb      	ldrb	r3, [r7, #7]
 80100ea:	f023 0301 	bic.w	r3, r3, #1
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	bf14      	ite	ne
 80100f2:	2301      	movne	r3, #1
 80100f4:	2300      	moveq	r3, #0
 80100f6:	b2db      	uxtb	r3, r3
 80100f8:	461a      	mov	r2, r3
 80100fa:	f107 0318 	add.w	r3, r7, #24
 80100fe:	4611      	mov	r1, r2
 8010100:	4618      	mov	r0, r3
 8010102:	f7fd fdc5 	bl	800dc90 <inc_lock>
 8010106:	4602      	mov	r2, r0
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	691b      	ldr	r3, [r3, #16]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d102      	bne.n	801011a <f_open+0x22e>
 8010114:	2302      	movs	r3, #2
 8010116:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801011a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801011e:	2b00      	cmp	r3, #0
 8010120:	f040 8095 	bne.w	801024e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010124:	697b      	ldr	r3, [r7, #20]
 8010126:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010128:	4611      	mov	r1, r2
 801012a:	4618      	mov	r0, r3
 801012c:	f7fe fbe7 	bl	800e8fe <ld_clust>
 8010130:	4602      	mov	r2, r0
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010138:	331c      	adds	r3, #28
 801013a:	4618      	mov	r0, r3
 801013c:	f7fd fc42 	bl	800d9c4 <ld_dword>
 8010140:	4602      	mov	r2, r0
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	2200      	movs	r2, #0
 801014a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801014c:	697a      	ldr	r2, [r7, #20]
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	88da      	ldrh	r2, [r3, #6]
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	79fa      	ldrb	r2, [r7, #7]
 801015e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	2200      	movs	r2, #0
 8010164:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	2200      	movs	r2, #0
 801016a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	2200      	movs	r2, #0
 8010170:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	3330      	adds	r3, #48	; 0x30
 8010176:	f44f 7200 	mov.w	r2, #512	; 0x200
 801017a:	2100      	movs	r1, #0
 801017c:	4618      	mov	r0, r3
 801017e:	f7fd fcac 	bl	800dada <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010182:	79fb      	ldrb	r3, [r7, #7]
 8010184:	f003 0320 	and.w	r3, r3, #32
 8010188:	2b00      	cmp	r3, #0
 801018a:	d060      	beq.n	801024e <f_open+0x362>
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	68db      	ldr	r3, [r3, #12]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d05c      	beq.n	801024e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	68da      	ldr	r2, [r3, #12]
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801019c:	697b      	ldr	r3, [r7, #20]
 801019e:	895b      	ldrh	r3, [r3, #10]
 80101a0:	025b      	lsls	r3, r3, #9
 80101a2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	68db      	ldr	r3, [r3, #12]
 80101ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80101b0:	e016      	b.n	80101e0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80101b6:	4618      	mov	r0, r3
 80101b8:	f7fd ff57 	bl	800e06a <get_fat>
 80101bc:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80101be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	d802      	bhi.n	80101ca <f_open+0x2de>
 80101c4:	2302      	movs	r3, #2
 80101c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80101ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80101cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d0:	d102      	bne.n	80101d8 <f_open+0x2ec>
 80101d2:	2301      	movs	r3, #1
 80101d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80101d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80101da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101dc:	1ad3      	subs	r3, r2, r3
 80101de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80101e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d103      	bne.n	80101f0 <f_open+0x304>
 80101e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80101ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101ec:	429a      	cmp	r2, r3
 80101ee:	d8e0      	bhi.n	80101b2 <f_open+0x2c6>
				}
				fp->clust = clst;
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80101f4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80101f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d127      	bne.n	801024e <f_open+0x362>
 80101fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010204:	2b00      	cmp	r3, #0
 8010206:	d022      	beq.n	801024e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801020c:	4618      	mov	r0, r3
 801020e:	f7fd ff0d 	bl	800e02c <clust2sect>
 8010212:	64f8      	str	r0, [r7, #76]	; 0x4c
 8010214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010216:	2b00      	cmp	r3, #0
 8010218:	d103      	bne.n	8010222 <f_open+0x336>
						res = FR_INT_ERR;
 801021a:	2302      	movs	r3, #2
 801021c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010220:	e015      	b.n	801024e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010222:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010224:	0a5a      	lsrs	r2, r3, #9
 8010226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010228:	441a      	add	r2, r3
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801022e:	697b      	ldr	r3, [r7, #20]
 8010230:	7858      	ldrb	r0, [r3, #1]
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	6a1a      	ldr	r2, [r3, #32]
 801023c:	2301      	movs	r3, #1
 801023e:	f7fd fb4b 	bl	800d8d8 <disk_read>
 8010242:	4603      	mov	r3, r0
 8010244:	2b00      	cmp	r3, #0
 8010246:	d002      	beq.n	801024e <f_open+0x362>
 8010248:	2301      	movs	r3, #1
 801024a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801024e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010252:	2b00      	cmp	r3, #0
 8010254:	d002      	beq.n	801025c <f_open+0x370>
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2200      	movs	r2, #0
 801025a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801025c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8010260:	4618      	mov	r0, r3
 8010262:	3768      	adds	r7, #104	; 0x68
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}

08010268 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b08e      	sub	sp, #56	; 0x38
 801026c:	af00      	add	r7, sp, #0
 801026e:	60f8      	str	r0, [r7, #12]
 8010270:	60b9      	str	r1, [r7, #8]
 8010272:	607a      	str	r2, [r7, #4]
 8010274:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8010276:	68bb      	ldr	r3, [r7, #8]
 8010278:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	2200      	movs	r2, #0
 801027e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	f107 0214 	add.w	r2, r7, #20
 8010286:	4611      	mov	r1, r2
 8010288:	4618      	mov	r0, r3
 801028a:	f7ff fdb3 	bl	800fdf4 <validate>
 801028e:	4603      	mov	r3, r0
 8010290:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010294:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010298:	2b00      	cmp	r3, #0
 801029a:	d107      	bne.n	80102ac <f_read+0x44>
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	7d5b      	ldrb	r3, [r3, #21]
 80102a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80102a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d002      	beq.n	80102b2 <f_read+0x4a>
 80102ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80102b0:	e115      	b.n	80104de <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	7d1b      	ldrb	r3, [r3, #20]
 80102b6:	f003 0301 	and.w	r3, r3, #1
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d101      	bne.n	80102c2 <f_read+0x5a>
 80102be:	2307      	movs	r3, #7
 80102c0:	e10d      	b.n	80104de <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	68da      	ldr	r2, [r3, #12]
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	699b      	ldr	r3, [r3, #24]
 80102ca:	1ad3      	subs	r3, r2, r3
 80102cc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80102ce:	687a      	ldr	r2, [r7, #4]
 80102d0:	6a3b      	ldr	r3, [r7, #32]
 80102d2:	429a      	cmp	r2, r3
 80102d4:	f240 80fe 	bls.w	80104d4 <f_read+0x26c>
 80102d8:	6a3b      	ldr	r3, [r7, #32]
 80102da:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80102dc:	e0fa      	b.n	80104d4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	699b      	ldr	r3, [r3, #24]
 80102e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	f040 80c6 	bne.w	8010478 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	699b      	ldr	r3, [r3, #24]
 80102f0:	0a5b      	lsrs	r3, r3, #9
 80102f2:	697a      	ldr	r2, [r7, #20]
 80102f4:	8952      	ldrh	r2, [r2, #10]
 80102f6:	3a01      	subs	r2, #1
 80102f8:	4013      	ands	r3, r2
 80102fa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80102fc:	69fb      	ldr	r3, [r7, #28]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d12f      	bne.n	8010362 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	699b      	ldr	r3, [r3, #24]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d103      	bne.n	8010312 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	689b      	ldr	r3, [r3, #8]
 801030e:	633b      	str	r3, [r7, #48]	; 0x30
 8010310:	e013      	b.n	801033a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010316:	2b00      	cmp	r3, #0
 8010318:	d007      	beq.n	801032a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	699b      	ldr	r3, [r3, #24]
 801031e:	4619      	mov	r1, r3
 8010320:	68f8      	ldr	r0, [r7, #12]
 8010322:	f7fe f931 	bl	800e588 <clmt_clust>
 8010326:	6338      	str	r0, [r7, #48]	; 0x30
 8010328:	e007      	b.n	801033a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801032a:	68fa      	ldr	r2, [r7, #12]
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	69db      	ldr	r3, [r3, #28]
 8010330:	4619      	mov	r1, r3
 8010332:	4610      	mov	r0, r2
 8010334:	f7fd fe99 	bl	800e06a <get_fat>
 8010338:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801033a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801033c:	2b01      	cmp	r3, #1
 801033e:	d804      	bhi.n	801034a <f_read+0xe2>
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	2202      	movs	r2, #2
 8010344:	755a      	strb	r2, [r3, #21]
 8010346:	2302      	movs	r3, #2
 8010348:	e0c9      	b.n	80104de <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801034a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801034c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010350:	d104      	bne.n	801035c <f_read+0xf4>
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	2201      	movs	r2, #1
 8010356:	755a      	strb	r2, [r3, #21]
 8010358:	2301      	movs	r3, #1
 801035a:	e0c0      	b.n	80104de <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010360:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010362:	697a      	ldr	r2, [r7, #20]
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	69db      	ldr	r3, [r3, #28]
 8010368:	4619      	mov	r1, r3
 801036a:	4610      	mov	r0, r2
 801036c:	f7fd fe5e 	bl	800e02c <clust2sect>
 8010370:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010372:	69bb      	ldr	r3, [r7, #24]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d104      	bne.n	8010382 <f_read+0x11a>
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	2202      	movs	r2, #2
 801037c:	755a      	strb	r2, [r3, #21]
 801037e:	2302      	movs	r3, #2
 8010380:	e0ad      	b.n	80104de <f_read+0x276>
			sect += csect;
 8010382:	69ba      	ldr	r2, [r7, #24]
 8010384:	69fb      	ldr	r3, [r7, #28]
 8010386:	4413      	add	r3, r2
 8010388:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	0a5b      	lsrs	r3, r3, #9
 801038e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010392:	2b00      	cmp	r3, #0
 8010394:	d039      	beq.n	801040a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8010396:	69fa      	ldr	r2, [r7, #28]
 8010398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801039a:	4413      	add	r3, r2
 801039c:	697a      	ldr	r2, [r7, #20]
 801039e:	8952      	ldrh	r2, [r2, #10]
 80103a0:	4293      	cmp	r3, r2
 80103a2:	d905      	bls.n	80103b0 <f_read+0x148>
					cc = fs->csize - csect;
 80103a4:	697b      	ldr	r3, [r7, #20]
 80103a6:	895b      	ldrh	r3, [r3, #10]
 80103a8:	461a      	mov	r2, r3
 80103aa:	69fb      	ldr	r3, [r7, #28]
 80103ac:	1ad3      	subs	r3, r2, r3
 80103ae:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80103b0:	697b      	ldr	r3, [r7, #20]
 80103b2:	7858      	ldrb	r0, [r3, #1]
 80103b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103b6:	69ba      	ldr	r2, [r7, #24]
 80103b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80103ba:	f7fd fa8d 	bl	800d8d8 <disk_read>
 80103be:	4603      	mov	r3, r0
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d004      	beq.n	80103ce <f_read+0x166>
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	2201      	movs	r2, #1
 80103c8:	755a      	strb	r2, [r3, #21]
 80103ca:	2301      	movs	r3, #1
 80103cc:	e087      	b.n	80104de <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	7d1b      	ldrb	r3, [r3, #20]
 80103d2:	b25b      	sxtb	r3, r3
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	da14      	bge.n	8010402 <f_read+0x19a>
 80103d8:	68fb      	ldr	r3, [r7, #12]
 80103da:	6a1a      	ldr	r2, [r3, #32]
 80103dc:	69bb      	ldr	r3, [r7, #24]
 80103de:	1ad3      	subs	r3, r2, r3
 80103e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80103e2:	429a      	cmp	r2, r3
 80103e4:	d90d      	bls.n	8010402 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80103e6:	68fb      	ldr	r3, [r7, #12]
 80103e8:	6a1a      	ldr	r2, [r3, #32]
 80103ea:	69bb      	ldr	r3, [r7, #24]
 80103ec:	1ad3      	subs	r3, r2, r3
 80103ee:	025b      	lsls	r3, r3, #9
 80103f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103f2:	18d0      	adds	r0, r2, r3
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	3330      	adds	r3, #48	; 0x30
 80103f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80103fc:	4619      	mov	r1, r3
 80103fe:	f7fd fb4b 	bl	800da98 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010404:	025b      	lsls	r3, r3, #9
 8010406:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010408:	e050      	b.n	80104ac <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	6a1b      	ldr	r3, [r3, #32]
 801040e:	69ba      	ldr	r2, [r7, #24]
 8010410:	429a      	cmp	r2, r3
 8010412:	d02e      	beq.n	8010472 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	7d1b      	ldrb	r3, [r3, #20]
 8010418:	b25b      	sxtb	r3, r3
 801041a:	2b00      	cmp	r3, #0
 801041c:	da18      	bge.n	8010450 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801041e:	697b      	ldr	r3, [r7, #20]
 8010420:	7858      	ldrb	r0, [r3, #1]
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010428:	68fb      	ldr	r3, [r7, #12]
 801042a:	6a1a      	ldr	r2, [r3, #32]
 801042c:	2301      	movs	r3, #1
 801042e:	f7fd fa73 	bl	800d918 <disk_write>
 8010432:	4603      	mov	r3, r0
 8010434:	2b00      	cmp	r3, #0
 8010436:	d004      	beq.n	8010442 <f_read+0x1da>
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	2201      	movs	r2, #1
 801043c:	755a      	strb	r2, [r3, #21]
 801043e:	2301      	movs	r3, #1
 8010440:	e04d      	b.n	80104de <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	7d1b      	ldrb	r3, [r3, #20]
 8010446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801044a:	b2da      	uxtb	r2, r3
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010450:	697b      	ldr	r3, [r7, #20]
 8010452:	7858      	ldrb	r0, [r3, #1]
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801045a:	2301      	movs	r3, #1
 801045c:	69ba      	ldr	r2, [r7, #24]
 801045e:	f7fd fa3b 	bl	800d8d8 <disk_read>
 8010462:	4603      	mov	r3, r0
 8010464:	2b00      	cmp	r3, #0
 8010466:	d004      	beq.n	8010472 <f_read+0x20a>
 8010468:	68fb      	ldr	r3, [r7, #12]
 801046a:	2201      	movs	r2, #1
 801046c:	755a      	strb	r2, [r3, #21]
 801046e:	2301      	movs	r3, #1
 8010470:	e035      	b.n	80104de <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	69ba      	ldr	r2, [r7, #24]
 8010476:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	699b      	ldr	r3, [r3, #24]
 801047c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010480:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010484:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8010486:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	429a      	cmp	r2, r3
 801048c:	d901      	bls.n	8010492 <f_read+0x22a>
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	699b      	ldr	r3, [r3, #24]
 801049c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80104a0:	4413      	add	r3, r2
 80104a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80104a4:	4619      	mov	r1, r3
 80104a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80104a8:	f7fd faf6 	bl	800da98 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80104ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80104ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104b0:	4413      	add	r3, r2
 80104b2:	627b      	str	r3, [r7, #36]	; 0x24
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	699a      	ldr	r2, [r3, #24]
 80104b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ba:	441a      	add	r2, r3
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	619a      	str	r2, [r3, #24]
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	681a      	ldr	r2, [r3, #0]
 80104c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104c6:	441a      	add	r2, r3
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	601a      	str	r2, [r3, #0]
 80104cc:	687a      	ldr	r2, [r7, #4]
 80104ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104d0:	1ad3      	subs	r3, r2, r3
 80104d2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	f47f af01 	bne.w	80102de <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80104dc:	2300      	movs	r3, #0
}
 80104de:	4618      	mov	r0, r3
 80104e0:	3738      	adds	r7, #56	; 0x38
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bd80      	pop	{r7, pc}

080104e6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80104e6:	b580      	push	{r7, lr}
 80104e8:	b086      	sub	sp, #24
 80104ea:	af00      	add	r7, sp, #0
 80104ec:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	f107 0208 	add.w	r2, r7, #8
 80104f4:	4611      	mov	r1, r2
 80104f6:	4618      	mov	r0, r3
 80104f8:	f7ff fc7c 	bl	800fdf4 <validate>
 80104fc:	4603      	mov	r3, r0
 80104fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010500:	7dfb      	ldrb	r3, [r7, #23]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d168      	bne.n	80105d8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	7d1b      	ldrb	r3, [r3, #20]
 801050a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801050e:	2b00      	cmp	r3, #0
 8010510:	d062      	beq.n	80105d8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	7d1b      	ldrb	r3, [r3, #20]
 8010516:	b25b      	sxtb	r3, r3
 8010518:	2b00      	cmp	r3, #0
 801051a:	da15      	bge.n	8010548 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	7858      	ldrb	r0, [r3, #1]
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	6a1a      	ldr	r2, [r3, #32]
 801052a:	2301      	movs	r3, #1
 801052c:	f7fd f9f4 	bl	800d918 <disk_write>
 8010530:	4603      	mov	r3, r0
 8010532:	2b00      	cmp	r3, #0
 8010534:	d001      	beq.n	801053a <f_sync+0x54>
 8010536:	2301      	movs	r3, #1
 8010538:	e04f      	b.n	80105da <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	7d1b      	ldrb	r3, [r3, #20]
 801053e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010542:	b2da      	uxtb	r2, r3
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010548:	f7fa f876 	bl	800a638 <get_fattime>
 801054c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801054e:	68ba      	ldr	r2, [r7, #8]
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010554:	4619      	mov	r1, r3
 8010556:	4610      	mov	r0, r2
 8010558:	f7fd fccc 	bl	800def4 <move_window>
 801055c:	4603      	mov	r3, r0
 801055e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010560:	7dfb      	ldrb	r3, [r7, #23]
 8010562:	2b00      	cmp	r3, #0
 8010564:	d138      	bne.n	80105d8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801056a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	330b      	adds	r3, #11
 8010570:	781a      	ldrb	r2, [r3, #0]
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	330b      	adds	r3, #11
 8010576:	f042 0220 	orr.w	r2, r2, #32
 801057a:	b2d2      	uxtb	r2, r2
 801057c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	6818      	ldr	r0, [r3, #0]
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	689b      	ldr	r3, [r3, #8]
 8010586:	461a      	mov	r2, r3
 8010588:	68f9      	ldr	r1, [r7, #12]
 801058a:	f7fe f9d7 	bl	800e93c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	f103 021c 	add.w	r2, r3, #28
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	68db      	ldr	r3, [r3, #12]
 8010598:	4619      	mov	r1, r3
 801059a:	4610      	mov	r0, r2
 801059c:	f7fd fa50 	bl	800da40 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	3316      	adds	r3, #22
 80105a4:	6939      	ldr	r1, [r7, #16]
 80105a6:	4618      	mov	r0, r3
 80105a8:	f7fd fa4a 	bl	800da40 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	3312      	adds	r3, #18
 80105b0:	2100      	movs	r1, #0
 80105b2:	4618      	mov	r0, r3
 80105b4:	f7fd fa29 	bl	800da0a <st_word>
					fs->wflag = 1;
 80105b8:	68bb      	ldr	r3, [r7, #8]
 80105ba:	2201      	movs	r2, #1
 80105bc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80105be:	68bb      	ldr	r3, [r7, #8]
 80105c0:	4618      	mov	r0, r3
 80105c2:	f7fd fcc5 	bl	800df50 <sync_fs>
 80105c6:	4603      	mov	r3, r0
 80105c8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80105ca:	687b      	ldr	r3, [r7, #4]
 80105cc:	7d1b      	ldrb	r3, [r3, #20]
 80105ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105d2:	b2da      	uxtb	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80105d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80105da:	4618      	mov	r0, r3
 80105dc:	3718      	adds	r7, #24
 80105de:	46bd      	mov	sp, r7
 80105e0:	bd80      	pop	{r7, pc}

080105e2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80105e2:	b580      	push	{r7, lr}
 80105e4:	b084      	sub	sp, #16
 80105e6:	af00      	add	r7, sp, #0
 80105e8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80105ea:	6878      	ldr	r0, [r7, #4]
 80105ec:	f7ff ff7b 	bl	80104e6 <f_sync>
 80105f0:	4603      	mov	r3, r0
 80105f2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80105f4:	7bfb      	ldrb	r3, [r7, #15]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d118      	bne.n	801062c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	f107 0208 	add.w	r2, r7, #8
 8010600:	4611      	mov	r1, r2
 8010602:	4618      	mov	r0, r3
 8010604:	f7ff fbf6 	bl	800fdf4 <validate>
 8010608:	4603      	mov	r3, r0
 801060a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801060c:	7bfb      	ldrb	r3, [r7, #15]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d10c      	bne.n	801062c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	691b      	ldr	r3, [r3, #16]
 8010616:	4618      	mov	r0, r3
 8010618:	f7fd fbc8 	bl	800ddac <dec_lock>
 801061c:	4603      	mov	r3, r0
 801061e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010620:	7bfb      	ldrb	r3, [r7, #15]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d102      	bne.n	801062c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	2200      	movs	r2, #0
 801062a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801062c:	7bfb      	ldrb	r3, [r7, #15]
}
 801062e:	4618      	mov	r0, r3
 8010630:	3710      	adds	r7, #16
 8010632:	46bd      	mov	sp, r7
 8010634:	bd80      	pop	{r7, pc}

08010636 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010636:	b580      	push	{r7, lr}
 8010638:	b090      	sub	sp, #64	; 0x40
 801063a:	af00      	add	r7, sp, #0
 801063c:	6078      	str	r0, [r7, #4]
 801063e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f107 0208 	add.w	r2, r7, #8
 8010646:	4611      	mov	r1, r2
 8010648:	4618      	mov	r0, r3
 801064a:	f7ff fbd3 	bl	800fdf4 <validate>
 801064e:	4603      	mov	r3, r0
 8010650:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010654:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010658:	2b00      	cmp	r3, #0
 801065a:	d103      	bne.n	8010664 <f_lseek+0x2e>
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	7d5b      	ldrb	r3, [r3, #21]
 8010660:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010664:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010668:	2b00      	cmp	r3, #0
 801066a:	d002      	beq.n	8010672 <f_lseek+0x3c>
 801066c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010670:	e1e6      	b.n	8010a40 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010676:	2b00      	cmp	r3, #0
 8010678:	f000 80d1 	beq.w	801081e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801067c:	683b      	ldr	r3, [r7, #0]
 801067e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010682:	d15a      	bne.n	801073a <f_lseek+0x104>
			tbl = fp->cltbl;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010688:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801068a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801068c:	1d1a      	adds	r2, r3, #4
 801068e:	627a      	str	r2, [r7, #36]	; 0x24
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	617b      	str	r3, [r7, #20]
 8010694:	2302      	movs	r3, #2
 8010696:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	689b      	ldr	r3, [r3, #8]
 801069c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801069e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d03a      	beq.n	801071a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80106a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a6:	613b      	str	r3, [r7, #16]
 80106a8:	2300      	movs	r3, #0
 80106aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80106ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ae:	3302      	adds	r3, #2
 80106b0:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80106b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106b4:	60fb      	str	r3, [r7, #12]
 80106b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106b8:	3301      	adds	r3, #1
 80106ba:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80106c0:	4618      	mov	r0, r3
 80106c2:	f7fd fcd2 	bl	800e06a <get_fat>
 80106c6:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80106c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106ca:	2b01      	cmp	r3, #1
 80106cc:	d804      	bhi.n	80106d8 <f_lseek+0xa2>
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2202      	movs	r2, #2
 80106d2:	755a      	strb	r2, [r3, #21]
 80106d4:	2302      	movs	r3, #2
 80106d6:	e1b3      	b.n	8010a40 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80106d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106de:	d104      	bne.n	80106ea <f_lseek+0xb4>
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2201      	movs	r2, #1
 80106e4:	755a      	strb	r2, [r3, #21]
 80106e6:	2301      	movs	r3, #1
 80106e8:	e1aa      	b.n	8010a40 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	3301      	adds	r3, #1
 80106ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d0de      	beq.n	80106b2 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80106f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	429a      	cmp	r2, r3
 80106fa:	d809      	bhi.n	8010710 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80106fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106fe:	1d1a      	adds	r2, r3, #4
 8010700:	627a      	str	r2, [r7, #36]	; 0x24
 8010702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010704:	601a      	str	r2, [r3, #0]
 8010706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010708:	1d1a      	adds	r2, r3, #4
 801070a:	627a      	str	r2, [r7, #36]	; 0x24
 801070c:	693a      	ldr	r2, [r7, #16]
 801070e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010710:	68bb      	ldr	r3, [r7, #8]
 8010712:	699b      	ldr	r3, [r3, #24]
 8010714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010716:	429a      	cmp	r2, r3
 8010718:	d3c4      	bcc.n	80106a4 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801071e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010720:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010722:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	429a      	cmp	r2, r3
 8010728:	d803      	bhi.n	8010732 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801072a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801072c:	2200      	movs	r2, #0
 801072e:	601a      	str	r2, [r3, #0]
 8010730:	e184      	b.n	8010a3c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010732:	2311      	movs	r3, #17
 8010734:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8010738:	e180      	b.n	8010a3c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	68db      	ldr	r3, [r3, #12]
 801073e:	683a      	ldr	r2, [r7, #0]
 8010740:	429a      	cmp	r2, r3
 8010742:	d902      	bls.n	801074a <f_lseek+0x114>
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	68db      	ldr	r3, [r3, #12]
 8010748:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	683a      	ldr	r2, [r7, #0]
 801074e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8010750:	683b      	ldr	r3, [r7, #0]
 8010752:	2b00      	cmp	r3, #0
 8010754:	f000 8172 	beq.w	8010a3c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8010758:	683b      	ldr	r3, [r7, #0]
 801075a:	3b01      	subs	r3, #1
 801075c:	4619      	mov	r1, r3
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7fd ff12 	bl	800e588 <clmt_clust>
 8010764:	4602      	mov	r2, r0
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801076a:	68ba      	ldr	r2, [r7, #8]
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	69db      	ldr	r3, [r3, #28]
 8010770:	4619      	mov	r1, r3
 8010772:	4610      	mov	r0, r2
 8010774:	f7fd fc5a 	bl	800e02c <clust2sect>
 8010778:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801077a:	69bb      	ldr	r3, [r7, #24]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d104      	bne.n	801078a <f_lseek+0x154>
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2202      	movs	r2, #2
 8010784:	755a      	strb	r2, [r3, #21]
 8010786:	2302      	movs	r3, #2
 8010788:	e15a      	b.n	8010a40 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801078a:	683b      	ldr	r3, [r7, #0]
 801078c:	3b01      	subs	r3, #1
 801078e:	0a5b      	lsrs	r3, r3, #9
 8010790:	68ba      	ldr	r2, [r7, #8]
 8010792:	8952      	ldrh	r2, [r2, #10]
 8010794:	3a01      	subs	r2, #1
 8010796:	4013      	ands	r3, r2
 8010798:	69ba      	ldr	r2, [r7, #24]
 801079a:	4413      	add	r3, r2
 801079c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	699b      	ldr	r3, [r3, #24]
 80107a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	f000 8148 	beq.w	8010a3c <f_lseek+0x406>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	6a1b      	ldr	r3, [r3, #32]
 80107b0:	69ba      	ldr	r2, [r7, #24]
 80107b2:	429a      	cmp	r2, r3
 80107b4:	f000 8142 	beq.w	8010a3c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	7d1b      	ldrb	r3, [r3, #20]
 80107bc:	b25b      	sxtb	r3, r3
 80107be:	2b00      	cmp	r3, #0
 80107c0:	da18      	bge.n	80107f4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80107c2:	68bb      	ldr	r3, [r7, #8]
 80107c4:	7858      	ldrb	r0, [r3, #1]
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	6a1a      	ldr	r2, [r3, #32]
 80107d0:	2301      	movs	r3, #1
 80107d2:	f7fd f8a1 	bl	800d918 <disk_write>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d004      	beq.n	80107e6 <f_lseek+0x1b0>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	2201      	movs	r2, #1
 80107e0:	755a      	strb	r2, [r3, #21]
 80107e2:	2301      	movs	r3, #1
 80107e4:	e12c      	b.n	8010a40 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	7d1b      	ldrb	r3, [r3, #20]
 80107ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80107ee:	b2da      	uxtb	r2, r3
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80107f4:	68bb      	ldr	r3, [r7, #8]
 80107f6:	7858      	ldrb	r0, [r3, #1]
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80107fe:	2301      	movs	r3, #1
 8010800:	69ba      	ldr	r2, [r7, #24]
 8010802:	f7fd f869 	bl	800d8d8 <disk_read>
 8010806:	4603      	mov	r3, r0
 8010808:	2b00      	cmp	r3, #0
 801080a:	d004      	beq.n	8010816 <f_lseek+0x1e0>
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2201      	movs	r2, #1
 8010810:	755a      	strb	r2, [r3, #21]
 8010812:	2301      	movs	r3, #1
 8010814:	e114      	b.n	8010a40 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	69ba      	ldr	r2, [r7, #24]
 801081a:	621a      	str	r2, [r3, #32]
 801081c:	e10e      	b.n	8010a3c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	68db      	ldr	r3, [r3, #12]
 8010822:	683a      	ldr	r2, [r7, #0]
 8010824:	429a      	cmp	r2, r3
 8010826:	d908      	bls.n	801083a <f_lseek+0x204>
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	7d1b      	ldrb	r3, [r3, #20]
 801082c:	f003 0302 	and.w	r3, r3, #2
 8010830:	2b00      	cmp	r3, #0
 8010832:	d102      	bne.n	801083a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	68db      	ldr	r3, [r3, #12]
 8010838:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	699b      	ldr	r3, [r3, #24]
 801083e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8010840:	2300      	movs	r3, #0
 8010842:	637b      	str	r3, [r7, #52]	; 0x34
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010848:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	2b00      	cmp	r3, #0
 801084e:	f000 80a7 	beq.w	80109a0 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	895b      	ldrh	r3, [r3, #10]
 8010856:	025b      	lsls	r3, r3, #9
 8010858:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801085a:	6a3b      	ldr	r3, [r7, #32]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d01b      	beq.n	8010898 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	1e5a      	subs	r2, r3, #1
 8010864:	69fb      	ldr	r3, [r7, #28]
 8010866:	fbb2 f2f3 	udiv	r2, r2, r3
 801086a:	6a3b      	ldr	r3, [r7, #32]
 801086c:	1e59      	subs	r1, r3, #1
 801086e:	69fb      	ldr	r3, [r7, #28]
 8010870:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010874:	429a      	cmp	r2, r3
 8010876:	d30f      	bcc.n	8010898 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8010878:	6a3b      	ldr	r3, [r7, #32]
 801087a:	1e5a      	subs	r2, r3, #1
 801087c:	69fb      	ldr	r3, [r7, #28]
 801087e:	425b      	negs	r3, r3
 8010880:	401a      	ands	r2, r3
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	699b      	ldr	r3, [r3, #24]
 801088a:	683a      	ldr	r2, [r7, #0]
 801088c:	1ad3      	subs	r3, r2, r3
 801088e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	69db      	ldr	r3, [r3, #28]
 8010894:	63bb      	str	r3, [r7, #56]	; 0x38
 8010896:	e022      	b.n	80108de <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	689b      	ldr	r3, [r3, #8]
 801089c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801089e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d119      	bne.n	80108d8 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2100      	movs	r1, #0
 80108a8:	4618      	mov	r0, r3
 80108aa:	f7fd fdd5 	bl	800e458 <create_chain>
 80108ae:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80108b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108b2:	2b01      	cmp	r3, #1
 80108b4:	d104      	bne.n	80108c0 <f_lseek+0x28a>
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	2202      	movs	r2, #2
 80108ba:	755a      	strb	r2, [r3, #21]
 80108bc:	2302      	movs	r3, #2
 80108be:	e0bf      	b.n	8010a40 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80108c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108c6:	d104      	bne.n	80108d2 <f_lseek+0x29c>
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2201      	movs	r2, #1
 80108cc:	755a      	strb	r2, [r3, #21]
 80108ce:	2301      	movs	r3, #1
 80108d0:	e0b6      	b.n	8010a40 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108d6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108dc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80108de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d05d      	beq.n	80109a0 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80108e4:	e03a      	b.n	801095c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80108e6:	683a      	ldr	r2, [r7, #0]
 80108e8:	69fb      	ldr	r3, [r7, #28]
 80108ea:	1ad3      	subs	r3, r2, r3
 80108ec:	603b      	str	r3, [r7, #0]
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	699a      	ldr	r2, [r3, #24]
 80108f2:	69fb      	ldr	r3, [r7, #28]
 80108f4:	441a      	add	r2, r3
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	7d1b      	ldrb	r3, [r3, #20]
 80108fe:	f003 0302 	and.w	r3, r3, #2
 8010902:	2b00      	cmp	r3, #0
 8010904:	d00b      	beq.n	801091e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801090a:	4618      	mov	r0, r3
 801090c:	f7fd fda4 	bl	800e458 <create_chain>
 8010910:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8010912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010914:	2b00      	cmp	r3, #0
 8010916:	d108      	bne.n	801092a <f_lseek+0x2f4>
							ofs = 0; break;
 8010918:	2300      	movs	r3, #0
 801091a:	603b      	str	r3, [r7, #0]
 801091c:	e022      	b.n	8010964 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010922:	4618      	mov	r0, r3
 8010924:	f7fd fba1 	bl	800e06a <get_fat>
 8010928:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801092a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801092c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010930:	d104      	bne.n	801093c <f_lseek+0x306>
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	2201      	movs	r2, #1
 8010936:	755a      	strb	r2, [r3, #21]
 8010938:	2301      	movs	r3, #1
 801093a:	e081      	b.n	8010a40 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801093c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801093e:	2b01      	cmp	r3, #1
 8010940:	d904      	bls.n	801094c <f_lseek+0x316>
 8010942:	68bb      	ldr	r3, [r7, #8]
 8010944:	699b      	ldr	r3, [r3, #24]
 8010946:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010948:	429a      	cmp	r2, r3
 801094a:	d304      	bcc.n	8010956 <f_lseek+0x320>
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	2202      	movs	r2, #2
 8010950:	755a      	strb	r2, [r3, #21]
 8010952:	2302      	movs	r3, #2
 8010954:	e074      	b.n	8010a40 <f_lseek+0x40a>
					fp->clust = clst;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801095a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801095c:	683a      	ldr	r2, [r7, #0]
 801095e:	69fb      	ldr	r3, [r7, #28]
 8010960:	429a      	cmp	r2, r3
 8010962:	d8c0      	bhi.n	80108e6 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	699a      	ldr	r2, [r3, #24]
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	441a      	add	r2, r3
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010976:	2b00      	cmp	r3, #0
 8010978:	d012      	beq.n	80109a0 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801097a:	68bb      	ldr	r3, [r7, #8]
 801097c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801097e:	4618      	mov	r0, r3
 8010980:	f7fd fb54 	bl	800e02c <clust2sect>
 8010984:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8010986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010988:	2b00      	cmp	r3, #0
 801098a:	d104      	bne.n	8010996 <f_lseek+0x360>
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	2202      	movs	r2, #2
 8010990:	755a      	strb	r2, [r3, #21]
 8010992:	2302      	movs	r3, #2
 8010994:	e054      	b.n	8010a40 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	0a5b      	lsrs	r3, r3, #9
 801099a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801099c:	4413      	add	r3, r2
 801099e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	699a      	ldr	r2, [r3, #24]
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	68db      	ldr	r3, [r3, #12]
 80109a8:	429a      	cmp	r2, r3
 80109aa:	d90a      	bls.n	80109c2 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	699a      	ldr	r2, [r3, #24]
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	7d1b      	ldrb	r3, [r3, #20]
 80109b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80109bc:	b2da      	uxtb	r2, r3
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	699b      	ldr	r3, [r3, #24]
 80109c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d036      	beq.n	8010a3c <f_lseek+0x406>
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6a1b      	ldr	r3, [r3, #32]
 80109d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80109d4:	429a      	cmp	r2, r3
 80109d6:	d031      	beq.n	8010a3c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	7d1b      	ldrb	r3, [r3, #20]
 80109dc:	b25b      	sxtb	r3, r3
 80109de:	2b00      	cmp	r3, #0
 80109e0:	da18      	bge.n	8010a14 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80109e2:	68bb      	ldr	r3, [r7, #8]
 80109e4:	7858      	ldrb	r0, [r3, #1]
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	6a1a      	ldr	r2, [r3, #32]
 80109f0:	2301      	movs	r3, #1
 80109f2:	f7fc ff91 	bl	800d918 <disk_write>
 80109f6:	4603      	mov	r3, r0
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d004      	beq.n	8010a06 <f_lseek+0x3d0>
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2201      	movs	r2, #1
 8010a00:	755a      	strb	r2, [r3, #21]
 8010a02:	2301      	movs	r3, #1
 8010a04:	e01c      	b.n	8010a40 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	7d1b      	ldrb	r3, [r3, #20]
 8010a0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a0e:	b2da      	uxtb	r2, r3
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010a14:	68bb      	ldr	r3, [r7, #8]
 8010a16:	7858      	ldrb	r0, [r3, #1]
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a1e:	2301      	movs	r3, #1
 8010a20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a22:	f7fc ff59 	bl	800d8d8 <disk_read>
 8010a26:	4603      	mov	r3, r0
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d004      	beq.n	8010a36 <f_lseek+0x400>
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	2201      	movs	r2, #1
 8010a30:	755a      	strb	r2, [r3, #21]
 8010a32:	2301      	movs	r3, #1
 8010a34:	e004      	b.n	8010a40 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010a3a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8010a3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3740      	adds	r7, #64	; 0x40
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}

08010a48 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b086      	sub	sp, #24
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d101      	bne.n	8010a5c <f_opendir+0x14>
 8010a58:	2309      	movs	r3, #9
 8010a5a:	e064      	b.n	8010b26 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8010a60:	f107 010c 	add.w	r1, r7, #12
 8010a64:	463b      	mov	r3, r7
 8010a66:	2200      	movs	r2, #0
 8010a68:	4618      	mov	r0, r3
 8010a6a:	f7fe ff73 	bl	800f954 <find_volume>
 8010a6e:	4603      	mov	r3, r0
 8010a70:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010a72:	7dfb      	ldrb	r3, [r7, #23]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d14f      	bne.n	8010b18 <f_opendir+0xd0>
		obj->fs = fs;
 8010a78:	68fa      	ldr	r2, [r7, #12]
 8010a7a:	693b      	ldr	r3, [r7, #16]
 8010a7c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	4619      	mov	r1, r3
 8010a82:	6878      	ldr	r0, [r7, #4]
 8010a84:	f7fe fe5a 	bl	800f73c <follow_path>
 8010a88:	4603      	mov	r3, r0
 8010a8a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010a8c:	7dfb      	ldrb	r3, [r7, #23]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d13d      	bne.n	8010b0e <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a98:	b25b      	sxtb	r3, r3
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	db12      	blt.n	8010ac4 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	799b      	ldrb	r3, [r3, #6]
 8010aa2:	f003 0310 	and.w	r3, r3, #16
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d00a      	beq.n	8010ac0 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	6a1b      	ldr	r3, [r3, #32]
 8010ab0:	4619      	mov	r1, r3
 8010ab2:	4610      	mov	r0, r2
 8010ab4:	f7fd ff23 	bl	800e8fe <ld_clust>
 8010ab8:	4602      	mov	r2, r0
 8010aba:	693b      	ldr	r3, [r7, #16]
 8010abc:	609a      	str	r2, [r3, #8]
 8010abe:	e001      	b.n	8010ac4 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010ac0:	2305      	movs	r3, #5
 8010ac2:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8010ac4:	7dfb      	ldrb	r3, [r7, #23]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d121      	bne.n	8010b0e <f_opendir+0xc6>
				obj->id = fs->id;
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	88da      	ldrh	r2, [r3, #6]
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8010ad2:	2100      	movs	r1, #0
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f7fd fd8b 	bl	800e5f0 <dir_sdi>
 8010ada:	4603      	mov	r3, r0
 8010adc:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010ade:	7dfb      	ldrb	r3, [r7, #23]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d114      	bne.n	8010b0e <f_opendir+0xc6>
					if (obj->sclust) {
 8010ae4:	693b      	ldr	r3, [r7, #16]
 8010ae6:	689b      	ldr	r3, [r3, #8]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d00d      	beq.n	8010b08 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010aec:	2100      	movs	r1, #0
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f7fd f8ce 	bl	800dc90 <inc_lock>
 8010af4:	4602      	mov	r2, r0
 8010af6:	693b      	ldr	r3, [r7, #16]
 8010af8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8010afa:	693b      	ldr	r3, [r7, #16]
 8010afc:	691b      	ldr	r3, [r3, #16]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d105      	bne.n	8010b0e <f_opendir+0xc6>
 8010b02:	2312      	movs	r3, #18
 8010b04:	75fb      	strb	r3, [r7, #23]
 8010b06:	e002      	b.n	8010b0e <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010b08:	693b      	ldr	r3, [r7, #16]
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010b0e:	7dfb      	ldrb	r3, [r7, #23]
 8010b10:	2b04      	cmp	r3, #4
 8010b12:	d101      	bne.n	8010b18 <f_opendir+0xd0>
 8010b14:	2305      	movs	r3, #5
 8010b16:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010b18:	7dfb      	ldrb	r3, [r7, #23]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d002      	beq.n	8010b24 <f_opendir+0xdc>
 8010b1e:	693b      	ldr	r3, [r7, #16]
 8010b20:	2200      	movs	r2, #0
 8010b22:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010b24:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	3718      	adds	r7, #24
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}

08010b2e <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010b2e:	b580      	push	{r7, lr}
 8010b30:	b084      	sub	sp, #16
 8010b32:	af00      	add	r7, sp, #0
 8010b34:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	f107 0208 	add.w	r2, r7, #8
 8010b3c:	4611      	mov	r1, r2
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7ff f958 	bl	800fdf4 <validate>
 8010b44:	4603      	mov	r3, r0
 8010b46:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b48:	7bfb      	ldrb	r3, [r7, #15]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d110      	bne.n	8010b70 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	691b      	ldr	r3, [r3, #16]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d006      	beq.n	8010b64 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	691b      	ldr	r3, [r3, #16]
 8010b5a:	4618      	mov	r0, r3
 8010b5c:	f7fd f926 	bl	800ddac <dec_lock>
 8010b60:	4603      	mov	r3, r0
 8010b62:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8010b64:	7bfb      	ldrb	r3, [r7, #15]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d102      	bne.n	8010b70 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8010b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b72:	4618      	mov	r0, r3
 8010b74:	3710      	adds	r7, #16
 8010b76:	46bd      	mov	sp, r7
 8010b78:	bd80      	pop	{r7, pc}

08010b7a <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010b7a:	b580      	push	{r7, lr}
 8010b7c:	b084      	sub	sp, #16
 8010b7e:	af00      	add	r7, sp, #0
 8010b80:	6078      	str	r0, [r7, #4]
 8010b82:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	f107 0208 	add.w	r2, r7, #8
 8010b8a:	4611      	mov	r1, r2
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	f7ff f931 	bl	800fdf4 <validate>
 8010b92:	4603      	mov	r3, r0
 8010b94:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b96:	7bfb      	ldrb	r3, [r7, #15]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d126      	bne.n	8010bea <f_readdir+0x70>
		if (!fno) {
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d106      	bne.n	8010bb0 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8010ba2:	2100      	movs	r1, #0
 8010ba4:	6878      	ldr	r0, [r7, #4]
 8010ba6:	f7fd fd23 	bl	800e5f0 <dir_sdi>
 8010baa:	4603      	mov	r3, r0
 8010bac:	73fb      	strb	r3, [r7, #15]
 8010bae:	e01c      	b.n	8010bea <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8010bb0:	2100      	movs	r1, #0
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f7fe f8cd 	bl	800ed52 <dir_read>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010bbc:	7bfb      	ldrb	r3, [r7, #15]
 8010bbe:	2b04      	cmp	r3, #4
 8010bc0:	d101      	bne.n	8010bc6 <f_readdir+0x4c>
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8010bc6:	7bfb      	ldrb	r3, [r7, #15]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d10e      	bne.n	8010bea <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010bcc:	6839      	ldr	r1, [r7, #0]
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f7fe fb1e 	bl	800f210 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010bd4:	2100      	movs	r1, #0
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	f7fd fd85 	bl	800e6e6 <dir_next>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8010be0:	7bfb      	ldrb	r3, [r7, #15]
 8010be2:	2b04      	cmp	r3, #4
 8010be4:	d101      	bne.n	8010bea <f_readdir+0x70>
 8010be6:	2300      	movs	r3, #0
 8010be8:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bec:	4618      	mov	r0, r3
 8010bee:	3710      	adds	r7, #16
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	bd80      	pop	{r7, pc}

08010bf4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010bf4:	b480      	push	{r7}
 8010bf6:	b087      	sub	sp, #28
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	60f8      	str	r0, [r7, #12]
 8010bfc:	60b9      	str	r1, [r7, #8]
 8010bfe:	4613      	mov	r3, r2
 8010c00:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010c02:	2301      	movs	r3, #1
 8010c04:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010c06:	2300      	movs	r3, #0
 8010c08:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010c0a:	4b1f      	ldr	r3, [pc, #124]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c0c:	7a5b      	ldrb	r3, [r3, #9]
 8010c0e:	b2db      	uxtb	r3, r3
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d131      	bne.n	8010c78 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010c14:	4b1c      	ldr	r3, [pc, #112]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c16:	7a5b      	ldrb	r3, [r3, #9]
 8010c18:	b2db      	uxtb	r3, r3
 8010c1a:	461a      	mov	r2, r3
 8010c1c:	4b1a      	ldr	r3, [pc, #104]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c1e:	2100      	movs	r1, #0
 8010c20:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010c22:	4b19      	ldr	r3, [pc, #100]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c24:	7a5b      	ldrb	r3, [r3, #9]
 8010c26:	b2db      	uxtb	r3, r3
 8010c28:	4a17      	ldr	r2, [pc, #92]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c2a:	009b      	lsls	r3, r3, #2
 8010c2c:	4413      	add	r3, r2
 8010c2e:	68fa      	ldr	r2, [r7, #12]
 8010c30:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010c32:	4b15      	ldr	r3, [pc, #84]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c34:	7a5b      	ldrb	r3, [r3, #9]
 8010c36:	b2db      	uxtb	r3, r3
 8010c38:	461a      	mov	r2, r3
 8010c3a:	4b13      	ldr	r3, [pc, #76]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c3c:	4413      	add	r3, r2
 8010c3e:	79fa      	ldrb	r2, [r7, #7]
 8010c40:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010c42:	4b11      	ldr	r3, [pc, #68]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c44:	7a5b      	ldrb	r3, [r3, #9]
 8010c46:	b2db      	uxtb	r3, r3
 8010c48:	1c5a      	adds	r2, r3, #1
 8010c4a:	b2d1      	uxtb	r1, r2
 8010c4c:	4a0e      	ldr	r2, [pc, #56]	; (8010c88 <FATFS_LinkDriverEx+0x94>)
 8010c4e:	7251      	strb	r1, [r2, #9]
 8010c50:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010c52:	7dbb      	ldrb	r3, [r7, #22]
 8010c54:	3330      	adds	r3, #48	; 0x30
 8010c56:	b2da      	uxtb	r2, r3
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	3301      	adds	r3, #1
 8010c60:	223a      	movs	r2, #58	; 0x3a
 8010c62:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	3302      	adds	r3, #2
 8010c68:	222f      	movs	r2, #47	; 0x2f
 8010c6a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010c6c:	68bb      	ldr	r3, [r7, #8]
 8010c6e:	3303      	adds	r3, #3
 8010c70:	2200      	movs	r2, #0
 8010c72:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010c74:	2300      	movs	r3, #0
 8010c76:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	371c      	adds	r7, #28
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c84:	4770      	bx	lr
 8010c86:	bf00      	nop
 8010c88:	200022e0 	.word	0x200022e0

08010c8c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b082      	sub	sp, #8
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010c96:	2200      	movs	r2, #0
 8010c98:	6839      	ldr	r1, [r7, #0]
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	f7ff ffaa 	bl	8010bf4 <FATFS_LinkDriverEx>
 8010ca0:	4603      	mov	r3, r0
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3708      	adds	r7, #8
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}
	...

08010cac <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8010cac:	b480      	push	{r7}
 8010cae:	b085      	sub	sp, #20
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	6039      	str	r1, [r7, #0]
 8010cb6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8010cb8:	88fb      	ldrh	r3, [r7, #6]
 8010cba:	2b7f      	cmp	r3, #127	; 0x7f
 8010cbc:	d802      	bhi.n	8010cc4 <ff_convert+0x18>
		c = chr;
 8010cbe:	88fb      	ldrh	r3, [r7, #6]
 8010cc0:	81fb      	strh	r3, [r7, #14]
 8010cc2:	e025      	b.n	8010d10 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8010cc4:	683b      	ldr	r3, [r7, #0]
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d00b      	beq.n	8010ce2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8010cca:	88fb      	ldrh	r3, [r7, #6]
 8010ccc:	2bff      	cmp	r3, #255	; 0xff
 8010cce:	d805      	bhi.n	8010cdc <ff_convert+0x30>
 8010cd0:	88fb      	ldrh	r3, [r7, #6]
 8010cd2:	3b80      	subs	r3, #128	; 0x80
 8010cd4:	4a12      	ldr	r2, [pc, #72]	; (8010d20 <ff_convert+0x74>)
 8010cd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cda:	e000      	b.n	8010cde <ff_convert+0x32>
 8010cdc:	2300      	movs	r3, #0
 8010cde:	81fb      	strh	r3, [r7, #14]
 8010ce0:	e016      	b.n	8010d10 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	81fb      	strh	r3, [r7, #14]
 8010ce6:	e009      	b.n	8010cfc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8010ce8:	89fb      	ldrh	r3, [r7, #14]
 8010cea:	4a0d      	ldr	r2, [pc, #52]	; (8010d20 <ff_convert+0x74>)
 8010cec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cf0:	88fa      	ldrh	r2, [r7, #6]
 8010cf2:	429a      	cmp	r2, r3
 8010cf4:	d006      	beq.n	8010d04 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8010cf6:	89fb      	ldrh	r3, [r7, #14]
 8010cf8:	3301      	adds	r3, #1
 8010cfa:	81fb      	strh	r3, [r7, #14]
 8010cfc:	89fb      	ldrh	r3, [r7, #14]
 8010cfe:	2b7f      	cmp	r3, #127	; 0x7f
 8010d00:	d9f2      	bls.n	8010ce8 <ff_convert+0x3c>
 8010d02:	e000      	b.n	8010d06 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8010d04:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8010d06:	89fb      	ldrh	r3, [r7, #14]
 8010d08:	3380      	adds	r3, #128	; 0x80
 8010d0a:	b29b      	uxth	r3, r3
 8010d0c:	b2db      	uxtb	r3, r3
 8010d0e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8010d10:	89fb      	ldrh	r3, [r7, #14]
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3714      	adds	r7, #20
 8010d16:	46bd      	mov	sp, r7
 8010d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d1c:	4770      	bx	lr
 8010d1e:	bf00      	nop
 8010d20:	08012f1c 	.word	0x08012f1c

08010d24 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8010d24:	b480      	push	{r7}
 8010d26:	b087      	sub	sp, #28
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8010d2e:	88fb      	ldrh	r3, [r7, #6]
 8010d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010d34:	d201      	bcs.n	8010d3a <ff_wtoupper+0x16>
 8010d36:	4b3e      	ldr	r3, [pc, #248]	; (8010e30 <ff_wtoupper+0x10c>)
 8010d38:	e000      	b.n	8010d3c <ff_wtoupper+0x18>
 8010d3a:	4b3e      	ldr	r3, [pc, #248]	; (8010e34 <ff_wtoupper+0x110>)
 8010d3c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	1c9a      	adds	r2, r3, #2
 8010d42:	617a      	str	r2, [r7, #20]
 8010d44:	881b      	ldrh	r3, [r3, #0]
 8010d46:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8010d48:	8a7b      	ldrh	r3, [r7, #18]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d068      	beq.n	8010e20 <ff_wtoupper+0xfc>
 8010d4e:	88fa      	ldrh	r2, [r7, #6]
 8010d50:	8a7b      	ldrh	r3, [r7, #18]
 8010d52:	429a      	cmp	r2, r3
 8010d54:	d364      	bcc.n	8010e20 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8010d56:	697b      	ldr	r3, [r7, #20]
 8010d58:	1c9a      	adds	r2, r3, #2
 8010d5a:	617a      	str	r2, [r7, #20]
 8010d5c:	881b      	ldrh	r3, [r3, #0]
 8010d5e:	823b      	strh	r3, [r7, #16]
 8010d60:	8a3b      	ldrh	r3, [r7, #16]
 8010d62:	0a1b      	lsrs	r3, r3, #8
 8010d64:	81fb      	strh	r3, [r7, #14]
 8010d66:	8a3b      	ldrh	r3, [r7, #16]
 8010d68:	b2db      	uxtb	r3, r3
 8010d6a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8010d6c:	88fa      	ldrh	r2, [r7, #6]
 8010d6e:	8a79      	ldrh	r1, [r7, #18]
 8010d70:	8a3b      	ldrh	r3, [r7, #16]
 8010d72:	440b      	add	r3, r1
 8010d74:	429a      	cmp	r2, r3
 8010d76:	da49      	bge.n	8010e0c <ff_wtoupper+0xe8>
			switch (cmd) {
 8010d78:	89fb      	ldrh	r3, [r7, #14]
 8010d7a:	2b08      	cmp	r3, #8
 8010d7c:	d84f      	bhi.n	8010e1e <ff_wtoupper+0xfa>
 8010d7e:	a201      	add	r2, pc, #4	; (adr r2, 8010d84 <ff_wtoupper+0x60>)
 8010d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d84:	08010da9 	.word	0x08010da9
 8010d88:	08010dbb 	.word	0x08010dbb
 8010d8c:	08010dd1 	.word	0x08010dd1
 8010d90:	08010dd9 	.word	0x08010dd9
 8010d94:	08010de1 	.word	0x08010de1
 8010d98:	08010de9 	.word	0x08010de9
 8010d9c:	08010df1 	.word	0x08010df1
 8010da0:	08010df9 	.word	0x08010df9
 8010da4:	08010e01 	.word	0x08010e01
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8010da8:	88fa      	ldrh	r2, [r7, #6]
 8010daa:	8a7b      	ldrh	r3, [r7, #18]
 8010dac:	1ad3      	subs	r3, r2, r3
 8010dae:	005b      	lsls	r3, r3, #1
 8010db0:	697a      	ldr	r2, [r7, #20]
 8010db2:	4413      	add	r3, r2
 8010db4:	881b      	ldrh	r3, [r3, #0]
 8010db6:	80fb      	strh	r3, [r7, #6]
 8010db8:	e027      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8010dba:	88fa      	ldrh	r2, [r7, #6]
 8010dbc:	8a7b      	ldrh	r3, [r7, #18]
 8010dbe:	1ad3      	subs	r3, r2, r3
 8010dc0:	b29b      	uxth	r3, r3
 8010dc2:	f003 0301 	and.w	r3, r3, #1
 8010dc6:	b29b      	uxth	r3, r3
 8010dc8:	88fa      	ldrh	r2, [r7, #6]
 8010dca:	1ad3      	subs	r3, r2, r3
 8010dcc:	80fb      	strh	r3, [r7, #6]
 8010dce:	e01c      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8010dd0:	88fb      	ldrh	r3, [r7, #6]
 8010dd2:	3b10      	subs	r3, #16
 8010dd4:	80fb      	strh	r3, [r7, #6]
 8010dd6:	e018      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8010dd8:	88fb      	ldrh	r3, [r7, #6]
 8010dda:	3b20      	subs	r3, #32
 8010ddc:	80fb      	strh	r3, [r7, #6]
 8010dde:	e014      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8010de0:	88fb      	ldrh	r3, [r7, #6]
 8010de2:	3b30      	subs	r3, #48	; 0x30
 8010de4:	80fb      	strh	r3, [r7, #6]
 8010de6:	e010      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8010de8:	88fb      	ldrh	r3, [r7, #6]
 8010dea:	3b1a      	subs	r3, #26
 8010dec:	80fb      	strh	r3, [r7, #6]
 8010dee:	e00c      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8010df0:	88fb      	ldrh	r3, [r7, #6]
 8010df2:	3308      	adds	r3, #8
 8010df4:	80fb      	strh	r3, [r7, #6]
 8010df6:	e008      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8010df8:	88fb      	ldrh	r3, [r7, #6]
 8010dfa:	3b50      	subs	r3, #80	; 0x50
 8010dfc:	80fb      	strh	r3, [r7, #6]
 8010dfe:	e004      	b.n	8010e0a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8010e00:	88fb      	ldrh	r3, [r7, #6]
 8010e02:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8010e06:	80fb      	strh	r3, [r7, #6]
 8010e08:	bf00      	nop
			}
			break;
 8010e0a:	e008      	b.n	8010e1e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8010e0c:	89fb      	ldrh	r3, [r7, #14]
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d195      	bne.n	8010d3e <ff_wtoupper+0x1a>
 8010e12:	8a3b      	ldrh	r3, [r7, #16]
 8010e14:	005b      	lsls	r3, r3, #1
 8010e16:	697a      	ldr	r2, [r7, #20]
 8010e18:	4413      	add	r3, r2
 8010e1a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8010e1c:	e78f      	b.n	8010d3e <ff_wtoupper+0x1a>
			break;
 8010e1e:	bf00      	nop
	}

	return chr;
 8010e20:	88fb      	ldrh	r3, [r7, #6]
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	371c      	adds	r7, #28
 8010e26:	46bd      	mov	sp, r7
 8010e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e2c:	4770      	bx	lr
 8010e2e:	bf00      	nop
 8010e30:	0801301c 	.word	0x0801301c
 8010e34:	08013210 	.word	0x08013210

08010e38 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8010e3c:	2201      	movs	r2, #1
 8010e3e:	490e      	ldr	r1, [pc, #56]	; (8010e78 <MX_USB_HOST_Init+0x40>)
 8010e40:	480e      	ldr	r0, [pc, #56]	; (8010e7c <MX_USB_HOST_Init+0x44>)
 8010e42:	f7fb f8b5 	bl	800bfb0 <USBH_Init>
 8010e46:	4603      	mov	r3, r0
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d001      	beq.n	8010e50 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8010e4c:	f7f0 fff2 	bl	8001e34 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS) != USBH_OK)
 8010e50:	490b      	ldr	r1, [pc, #44]	; (8010e80 <MX_USB_HOST_Init+0x48>)
 8010e52:	480a      	ldr	r0, [pc, #40]	; (8010e7c <MX_USB_HOST_Init+0x44>)
 8010e54:	f7fb f93a 	bl	800c0cc <USBH_RegisterClass>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	d001      	beq.n	8010e62 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8010e5e:	f7f0 ffe9 	bl	8001e34 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8010e62:	4806      	ldr	r0, [pc, #24]	; (8010e7c <MX_USB_HOST_Init+0x44>)
 8010e64:	f7fb f9be 	bl	800c1e4 <USBH_Start>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d001      	beq.n	8010e72 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8010e6e:	f7f0 ffe1 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8010e72:	bf00      	nop
 8010e74:	bd80      	pop	{r7, pc}
 8010e76:	bf00      	nop
 8010e78:	08010e99 	.word	0x08010e99
 8010e7c:	200022ec 	.word	0x200022ec
 8010e80:	2000008c 	.word	0x2000008c

08010e84 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8010e88:	4802      	ldr	r0, [pc, #8]	; (8010e94 <MX_USB_HOST_Process+0x10>)
 8010e8a:	f7fb f9bb 	bl	800c204 <USBH_Process>
}
 8010e8e:	bf00      	nop
 8010e90:	bd80      	pop	{r7, pc}
 8010e92:	bf00      	nop
 8010e94:	200022ec 	.word	0x200022ec

08010e98 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8010e98:	b480      	push	{r7}
 8010e9a:	b083      	sub	sp, #12
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
 8010ea0:	460b      	mov	r3, r1
 8010ea2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8010ea4:	78fb      	ldrb	r3, [r7, #3]
 8010ea6:	3b01      	subs	r3, #1
 8010ea8:	2b04      	cmp	r3, #4
 8010eaa:	d819      	bhi.n	8010ee0 <USBH_UserProcess+0x48>
 8010eac:	a201      	add	r2, pc, #4	; (adr r2, 8010eb4 <USBH_UserProcess+0x1c>)
 8010eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eb2:	bf00      	nop
 8010eb4:	08010ee1 	.word	0x08010ee1
 8010eb8:	08010ed1 	.word	0x08010ed1
 8010ebc:	08010ee1 	.word	0x08010ee1
 8010ec0:	08010ed9 	.word	0x08010ed9
 8010ec4:	08010ec9 	.word	0x08010ec9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8010ec8:	4b09      	ldr	r3, [pc, #36]	; (8010ef0 <USBH_UserProcess+0x58>)
 8010eca:	2203      	movs	r2, #3
 8010ecc:	701a      	strb	r2, [r3, #0]
  break;
 8010ece:	e008      	b.n	8010ee2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8010ed0:	4b07      	ldr	r3, [pc, #28]	; (8010ef0 <USBH_UserProcess+0x58>)
 8010ed2:	2202      	movs	r2, #2
 8010ed4:	701a      	strb	r2, [r3, #0]
  break;
 8010ed6:	e004      	b.n	8010ee2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8010ed8:	4b05      	ldr	r3, [pc, #20]	; (8010ef0 <USBH_UserProcess+0x58>)
 8010eda:	2201      	movs	r2, #1
 8010edc:	701a      	strb	r2, [r3, #0]
  break;
 8010ede:	e000      	b.n	8010ee2 <USBH_UserProcess+0x4a>

  default:
  break;
 8010ee0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8010ee2:	bf00      	nop
 8010ee4:	370c      	adds	r7, #12
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eec:	4770      	bx	lr
 8010eee:	bf00      	nop
 8010ef0:	200026c4 	.word	0x200026c4

08010ef4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b08a      	sub	sp, #40	; 0x28
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010efc:	f107 0314 	add.w	r3, r7, #20
 8010f00:	2200      	movs	r2, #0
 8010f02:	601a      	str	r2, [r3, #0]
 8010f04:	605a      	str	r2, [r3, #4]
 8010f06:	609a      	str	r2, [r3, #8]
 8010f08:	60da      	str	r2, [r3, #12]
 8010f0a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010f14:	d147      	bne.n	8010fa6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010f16:	2300      	movs	r3, #0
 8010f18:	613b      	str	r3, [r7, #16]
 8010f1a:	4b25      	ldr	r3, [pc, #148]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f1e:	4a24      	ldr	r2, [pc, #144]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f20:	f043 0301 	orr.w	r3, r3, #1
 8010f24:	6313      	str	r3, [r2, #48]	; 0x30
 8010f26:	4b22      	ldr	r3, [pc, #136]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f2a:	f003 0301 	and.w	r3, r3, #1
 8010f2e:	613b      	str	r3, [r7, #16]
 8010f30:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010f32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010f38:	2300      	movs	r3, #0
 8010f3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f3c:	2300      	movs	r3, #0
 8010f3e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010f40:	f107 0314 	add.w	r3, r7, #20
 8010f44:	4619      	mov	r1, r3
 8010f46:	481b      	ldr	r0, [pc, #108]	; (8010fb4 <HAL_HCD_MspInit+0xc0>)
 8010f48:	f7f2 fc50 	bl	80037ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010f4c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010f52:	2302      	movs	r3, #2
 8010f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010f56:	2300      	movs	r3, #0
 8010f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f5a:	2303      	movs	r3, #3
 8010f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010f5e:	230a      	movs	r3, #10
 8010f60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010f62:	f107 0314 	add.w	r3, r7, #20
 8010f66:	4619      	mov	r1, r3
 8010f68:	4812      	ldr	r0, [pc, #72]	; (8010fb4 <HAL_HCD_MspInit+0xc0>)
 8010f6a:	f7f2 fc3f 	bl	80037ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010f6e:	4b10      	ldr	r3, [pc, #64]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f72:	4a0f      	ldr	r2, [pc, #60]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f78:	6353      	str	r3, [r2, #52]	; 0x34
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	60fb      	str	r3, [r7, #12]
 8010f7e:	4b0c      	ldr	r3, [pc, #48]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f82:	4a0b      	ldr	r2, [pc, #44]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010f88:	6453      	str	r3, [r2, #68]	; 0x44
 8010f8a:	4b09      	ldr	r3, [pc, #36]	; (8010fb0 <HAL_HCD_MspInit+0xbc>)
 8010f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010f92:	60fb      	str	r3, [r7, #12]
 8010f94:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010f96:	2200      	movs	r2, #0
 8010f98:	2100      	movs	r1, #0
 8010f9a:	2043      	movs	r0, #67	; 0x43
 8010f9c:	f7f1 ff8f 	bl	8002ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010fa0:	2043      	movs	r0, #67	; 0x43
 8010fa2:	f7f1 ffa8 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010fa6:	bf00      	nop
 8010fa8:	3728      	adds	r7, #40	; 0x28
 8010faa:	46bd      	mov	sp, r7
 8010fac:	bd80      	pop	{r7, pc}
 8010fae:	bf00      	nop
 8010fb0:	40023800 	.word	0x40023800
 8010fb4:	40020000 	.word	0x40020000

08010fb8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	f7fb fcfb 	bl	800c9c2 <USBH_LL_IncTimer>
}
 8010fcc:	bf00      	nop
 8010fce:	3708      	adds	r7, #8
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}

08010fd4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b082      	sub	sp, #8
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f7fb fd33 	bl	800ca4e <USBH_LL_Connect>
}
 8010fe8:	bf00      	nop
 8010fea:	3708      	adds	r7, #8
 8010fec:	46bd      	mov	sp, r7
 8010fee:	bd80      	pop	{r7, pc}

08010ff0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b082      	sub	sp, #8
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010ffe:	4618      	mov	r0, r3
 8011000:	f7fb fd3c 	bl	800ca7c <USBH_LL_Disconnect>
}
 8011004:	bf00      	nop
 8011006:	3708      	adds	r7, #8
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}

0801100c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801100c:	b480      	push	{r7}
 801100e:	b083      	sub	sp, #12
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
 8011014:	460b      	mov	r3, r1
 8011016:	70fb      	strb	r3, [r7, #3]
 8011018:	4613      	mov	r3, r2
 801101a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 801101c:	bf00      	nop
 801101e:	370c      	adds	r7, #12
 8011020:	46bd      	mov	sp, r7
 8011022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011026:	4770      	bx	lr

08011028 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8011028:	b580      	push	{r7, lr}
 801102a:	b082      	sub	sp, #8
 801102c:	af00      	add	r7, sp, #0
 801102e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8011036:	4618      	mov	r0, r3
 8011038:	f7fb fced 	bl	800ca16 <USBH_LL_PortEnabled>
}
 801103c:	bf00      	nop
 801103e:	3708      	adds	r7, #8
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}

08011044 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8011044:	b580      	push	{r7, lr}
 8011046:	b082      	sub	sp, #8
 8011048:	af00      	add	r7, sp, #0
 801104a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8011052:	4618      	mov	r0, r3
 8011054:	f7fb fced 	bl	800ca32 <USBH_LL_PortDisabled>
}
 8011058:	bf00      	nop
 801105a:	3708      	adds	r7, #8
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}

08011060 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b082      	sub	sp, #8
 8011064:	af00      	add	r7, sp, #0
 8011066:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 801106e:	2b01      	cmp	r3, #1
 8011070:	d12a      	bne.n	80110c8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8011072:	4a18      	ldr	r2, [pc, #96]	; (80110d4 <USBH_LL_Init+0x74>)
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	4a15      	ldr	r2, [pc, #84]	; (80110d4 <USBH_LL_Init+0x74>)
 801107e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011082:	4b14      	ldr	r3, [pc, #80]	; (80110d4 <USBH_LL_Init+0x74>)
 8011084:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011088:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801108a:	4b12      	ldr	r3, [pc, #72]	; (80110d4 <USBH_LL_Init+0x74>)
 801108c:	2208      	movs	r2, #8
 801108e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8011090:	4b10      	ldr	r3, [pc, #64]	; (80110d4 <USBH_LL_Init+0x74>)
 8011092:	2201      	movs	r2, #1
 8011094:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011096:	4b0f      	ldr	r3, [pc, #60]	; (80110d4 <USBH_LL_Init+0x74>)
 8011098:	2200      	movs	r2, #0
 801109a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 801109c:	4b0d      	ldr	r3, [pc, #52]	; (80110d4 <USBH_LL_Init+0x74>)
 801109e:	2202      	movs	r2, #2
 80110a0:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80110a2:	4b0c      	ldr	r3, [pc, #48]	; (80110d4 <USBH_LL_Init+0x74>)
 80110a4:	2200      	movs	r2, #0
 80110a6:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80110a8:	480a      	ldr	r0, [pc, #40]	; (80110d4 <USBH_LL_Init+0x74>)
 80110aa:	f7f2 fe39 	bl	8003d20 <HAL_HCD_Init>
 80110ae:	4603      	mov	r3, r0
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d001      	beq.n	80110b8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80110b4:	f7f0 febe 	bl	8001e34 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80110b8:	4806      	ldr	r0, [pc, #24]	; (80110d4 <USBH_LL_Init+0x74>)
 80110ba:	f7f3 fa1c 	bl	80044f6 <HAL_HCD_GetCurrentFrame>
 80110be:	4603      	mov	r3, r0
 80110c0:	4619      	mov	r1, r3
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f7fb fc6e 	bl	800c9a4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80110c8:	2300      	movs	r3, #0
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3708      	adds	r7, #8
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
 80110d2:	bf00      	nop
 80110d4:	200026c8 	.word	0x200026c8

080110d8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b084      	sub	sp, #16
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110e0:	2300      	movs	r3, #0
 80110e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80110e4:	2300      	movs	r3, #0
 80110e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80110ee:	4618      	mov	r0, r3
 80110f0:	f7f3 f98b 	bl	800440a <HAL_HCD_Start>
 80110f4:	4603      	mov	r3, r0
 80110f6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80110f8:	7bfb      	ldrb	r3, [r7, #15]
 80110fa:	4618      	mov	r0, r3
 80110fc:	f000 f98c 	bl	8011418 <USBH_Get_USB_Status>
 8011100:	4603      	mov	r3, r0
 8011102:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011104:	7bbb      	ldrb	r3, [r7, #14]
}
 8011106:	4618      	mov	r0, r3
 8011108:	3710      	adds	r7, #16
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}

0801110e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801110e:	b580      	push	{r7, lr}
 8011110:	b084      	sub	sp, #16
 8011112:	af00      	add	r7, sp, #0
 8011114:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011116:	2300      	movs	r3, #0
 8011118:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801111a:	2300      	movs	r3, #0
 801111c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011124:	4618      	mov	r0, r3
 8011126:	f7f3 f993 	bl	8004450 <HAL_HCD_Stop>
 801112a:	4603      	mov	r3, r0
 801112c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801112e:	7bfb      	ldrb	r3, [r7, #15]
 8011130:	4618      	mov	r0, r3
 8011132:	f000 f971 	bl	8011418 <USBH_Get_USB_Status>
 8011136:	4603      	mov	r3, r0
 8011138:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801113a:	7bbb      	ldrb	r3, [r7, #14]
}
 801113c:	4618      	mov	r0, r3
 801113e:	3710      	adds	r7, #16
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b084      	sub	sp, #16
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801114c:	2301      	movs	r3, #1
 801114e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011156:	4618      	mov	r0, r3
 8011158:	f7f3 f9db 	bl	8004512 <HAL_HCD_GetCurrentSpeed>
 801115c:	4603      	mov	r3, r0
 801115e:	2b02      	cmp	r3, #2
 8011160:	d00c      	beq.n	801117c <USBH_LL_GetSpeed+0x38>
 8011162:	2b02      	cmp	r3, #2
 8011164:	d80d      	bhi.n	8011182 <USBH_LL_GetSpeed+0x3e>
 8011166:	2b00      	cmp	r3, #0
 8011168:	d002      	beq.n	8011170 <USBH_LL_GetSpeed+0x2c>
 801116a:	2b01      	cmp	r3, #1
 801116c:	d003      	beq.n	8011176 <USBH_LL_GetSpeed+0x32>
 801116e:	e008      	b.n	8011182 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8011170:	2300      	movs	r3, #0
 8011172:	73fb      	strb	r3, [r7, #15]
    break;
 8011174:	e008      	b.n	8011188 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8011176:	2301      	movs	r3, #1
 8011178:	73fb      	strb	r3, [r7, #15]
    break;
 801117a:	e005      	b.n	8011188 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 801117c:	2302      	movs	r3, #2
 801117e:	73fb      	strb	r3, [r7, #15]
    break;
 8011180:	e002      	b.n	8011188 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8011182:	2301      	movs	r3, #1
 8011184:	73fb      	strb	r3, [r7, #15]
    break;
 8011186:	bf00      	nop
  }
  return  speed;
 8011188:	7bfb      	ldrb	r3, [r7, #15]
}
 801118a:	4618      	mov	r0, r3
 801118c:	3710      	adds	r7, #16
 801118e:	46bd      	mov	sp, r7
 8011190:	bd80      	pop	{r7, pc}

08011192 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8011192:	b580      	push	{r7, lr}
 8011194:	b084      	sub	sp, #16
 8011196:	af00      	add	r7, sp, #0
 8011198:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801119a:	2300      	movs	r3, #0
 801119c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801119e:	2300      	movs	r3, #0
 80111a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80111a8:	4618      	mov	r0, r3
 80111aa:	f7f3 f96e 	bl	800448a <HAL_HCD_ResetPort>
 80111ae:	4603      	mov	r3, r0
 80111b0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80111b2:	7bfb      	ldrb	r3, [r7, #15]
 80111b4:	4618      	mov	r0, r3
 80111b6:	f000 f92f 	bl	8011418 <USBH_Get_USB_Status>
 80111ba:	4603      	mov	r3, r0
 80111bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80111be:	7bbb      	ldrb	r3, [r7, #14]
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	3710      	adds	r7, #16
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bd80      	pop	{r7, pc}

080111c8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b082      	sub	sp, #8
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
 80111d0:	460b      	mov	r3, r1
 80111d2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80111da:	78fa      	ldrb	r2, [r7, #3]
 80111dc:	4611      	mov	r1, r2
 80111de:	4618      	mov	r0, r3
 80111e0:	f7f3 f975 	bl	80044ce <HAL_HCD_HC_GetXferCount>
 80111e4:	4603      	mov	r3, r0
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	3708      	adds	r7, #8
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}

080111ee <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80111ee:	b590      	push	{r4, r7, lr}
 80111f0:	b089      	sub	sp, #36	; 0x24
 80111f2:	af04      	add	r7, sp, #16
 80111f4:	6078      	str	r0, [r7, #4]
 80111f6:	4608      	mov	r0, r1
 80111f8:	4611      	mov	r1, r2
 80111fa:	461a      	mov	r2, r3
 80111fc:	4603      	mov	r3, r0
 80111fe:	70fb      	strb	r3, [r7, #3]
 8011200:	460b      	mov	r3, r1
 8011202:	70bb      	strb	r3, [r7, #2]
 8011204:	4613      	mov	r3, r2
 8011206:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011208:	2300      	movs	r3, #0
 801120a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801120c:	2300      	movs	r3, #0
 801120e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8011216:	787c      	ldrb	r4, [r7, #1]
 8011218:	78ba      	ldrb	r2, [r7, #2]
 801121a:	78f9      	ldrb	r1, [r7, #3]
 801121c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801121e:	9302      	str	r3, [sp, #8]
 8011220:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011224:	9301      	str	r3, [sp, #4]
 8011226:	f897 3020 	ldrb.w	r3, [r7, #32]
 801122a:	9300      	str	r3, [sp, #0]
 801122c:	4623      	mov	r3, r4
 801122e:	f7f2 fdd9 	bl	8003de4 <HAL_HCD_HC_Init>
 8011232:	4603      	mov	r3, r0
 8011234:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8011236:	7bfb      	ldrb	r3, [r7, #15]
 8011238:	4618      	mov	r0, r3
 801123a:	f000 f8ed 	bl	8011418 <USBH_Get_USB_Status>
 801123e:	4603      	mov	r3, r0
 8011240:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011242:	7bbb      	ldrb	r3, [r7, #14]
}
 8011244:	4618      	mov	r0, r3
 8011246:	3714      	adds	r7, #20
 8011248:	46bd      	mov	sp, r7
 801124a:	bd90      	pop	{r4, r7, pc}

0801124c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b084      	sub	sp, #16
 8011250:	af00      	add	r7, sp, #0
 8011252:	6078      	str	r0, [r7, #4]
 8011254:	460b      	mov	r3, r1
 8011256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011258:	2300      	movs	r3, #0
 801125a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801125c:	2300      	movs	r3, #0
 801125e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011266:	78fa      	ldrb	r2, [r7, #3]
 8011268:	4611      	mov	r1, r2
 801126a:	4618      	mov	r0, r3
 801126c:	f7f2 fe49 	bl	8003f02 <HAL_HCD_HC_Halt>
 8011270:	4603      	mov	r3, r0
 8011272:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8011274:	7bfb      	ldrb	r3, [r7, #15]
 8011276:	4618      	mov	r0, r3
 8011278:	f000 f8ce 	bl	8011418 <USBH_Get_USB_Status>
 801127c:	4603      	mov	r3, r0
 801127e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011280:	7bbb      	ldrb	r3, [r7, #14]
}
 8011282:	4618      	mov	r0, r3
 8011284:	3710      	adds	r7, #16
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}

0801128a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801128a:	b590      	push	{r4, r7, lr}
 801128c:	b089      	sub	sp, #36	; 0x24
 801128e:	af04      	add	r7, sp, #16
 8011290:	6078      	str	r0, [r7, #4]
 8011292:	4608      	mov	r0, r1
 8011294:	4611      	mov	r1, r2
 8011296:	461a      	mov	r2, r3
 8011298:	4603      	mov	r3, r0
 801129a:	70fb      	strb	r3, [r7, #3]
 801129c:	460b      	mov	r3, r1
 801129e:	70bb      	strb	r3, [r7, #2]
 80112a0:	4613      	mov	r3, r2
 80112a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80112a4:	2300      	movs	r3, #0
 80112a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80112a8:	2300      	movs	r3, #0
 80112aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80112b2:	787c      	ldrb	r4, [r7, #1]
 80112b4:	78ba      	ldrb	r2, [r7, #2]
 80112b6:	78f9      	ldrb	r1, [r7, #3]
 80112b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80112bc:	9303      	str	r3, [sp, #12]
 80112be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80112c0:	9302      	str	r3, [sp, #8]
 80112c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112c4:	9301      	str	r3, [sp, #4]
 80112c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80112ca:	9300      	str	r3, [sp, #0]
 80112cc:	4623      	mov	r3, r4
 80112ce:	f7f2 fe3b 	bl	8003f48 <HAL_HCD_HC_SubmitRequest>
 80112d2:	4603      	mov	r3, r0
 80112d4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80112d6:	7bfb      	ldrb	r3, [r7, #15]
 80112d8:	4618      	mov	r0, r3
 80112da:	f000 f89d 	bl	8011418 <USBH_Get_USB_Status>
 80112de:	4603      	mov	r3, r0
 80112e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80112e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80112e4:	4618      	mov	r0, r3
 80112e6:	3714      	adds	r7, #20
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd90      	pop	{r4, r7, pc}

080112ec <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80112ec:	b580      	push	{r7, lr}
 80112ee:	b082      	sub	sp, #8
 80112f0:	af00      	add	r7, sp, #0
 80112f2:	6078      	str	r0, [r7, #4]
 80112f4:	460b      	mov	r3, r1
 80112f6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80112fe:	78fa      	ldrb	r2, [r7, #3]
 8011300:	4611      	mov	r1, r2
 8011302:	4618      	mov	r0, r3
 8011304:	f7f3 f8cf 	bl	80044a6 <HAL_HCD_HC_GetURBState>
 8011308:	4603      	mov	r3, r0
}
 801130a:	4618      	mov	r0, r3
 801130c:	3708      	adds	r7, #8
 801130e:	46bd      	mov	sp, r7
 8011310:	bd80      	pop	{r7, pc}

08011312 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8011312:	b580      	push	{r7, lr}
 8011314:	b082      	sub	sp, #8
 8011316:	af00      	add	r7, sp, #0
 8011318:	6078      	str	r0, [r7, #4]
 801131a:	460b      	mov	r3, r1
 801131c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8011324:	2b01      	cmp	r3, #1
 8011326:	d103      	bne.n	8011330 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8011328:	78fb      	ldrb	r3, [r7, #3]
 801132a:	4618      	mov	r0, r3
 801132c:	f000 f8a0 	bl	8011470 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8011330:	20c8      	movs	r0, #200	; 0xc8
 8011332:	f7f1 fcc5 	bl	8002cc0 <HAL_Delay>
  return USBH_OK;
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	3708      	adds	r7, #8
 801133c:	46bd      	mov	sp, r7
 801133e:	bd80      	pop	{r7, pc}

08011340 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8011340:	b480      	push	{r7}
 8011342:	b085      	sub	sp, #20
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
 8011348:	460b      	mov	r3, r1
 801134a:	70fb      	strb	r3, [r7, #3]
 801134c:	4613      	mov	r3, r2
 801134e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8011356:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8011358:	78fb      	ldrb	r3, [r7, #3]
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	212c      	movs	r1, #44	; 0x2c
 801135e:	fb01 f303 	mul.w	r3, r1, r3
 8011362:	4413      	add	r3, r2
 8011364:	333b      	adds	r3, #59	; 0x3b
 8011366:	781b      	ldrb	r3, [r3, #0]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d009      	beq.n	8011380 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801136c:	78fb      	ldrb	r3, [r7, #3]
 801136e:	68fa      	ldr	r2, [r7, #12]
 8011370:	212c      	movs	r1, #44	; 0x2c
 8011372:	fb01 f303 	mul.w	r3, r1, r3
 8011376:	4413      	add	r3, r2
 8011378:	3354      	adds	r3, #84	; 0x54
 801137a:	78ba      	ldrb	r2, [r7, #2]
 801137c:	701a      	strb	r2, [r3, #0]
 801137e:	e008      	b.n	8011392 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8011380:	78fb      	ldrb	r3, [r7, #3]
 8011382:	68fa      	ldr	r2, [r7, #12]
 8011384:	212c      	movs	r1, #44	; 0x2c
 8011386:	fb01 f303 	mul.w	r3, r1, r3
 801138a:	4413      	add	r3, r2
 801138c:	3355      	adds	r3, #85	; 0x55
 801138e:	78ba      	ldrb	r2, [r7, #2]
 8011390:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8011392:	2300      	movs	r3, #0
}
 8011394:	4618      	mov	r0, r3
 8011396:	3714      	adds	r7, #20
 8011398:	46bd      	mov	sp, r7
 801139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139e:	4770      	bx	lr

080113a0 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80113a0:	b480      	push	{r7}
 80113a2:	b085      	sub	sp, #20
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
 80113a8:	460b      	mov	r3, r1
 80113aa:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 80113ac:	2300      	movs	r3, #0
 80113ae:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80113b6:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 80113b8:	78fb      	ldrb	r3, [r7, #3]
 80113ba:	68ba      	ldr	r2, [r7, #8]
 80113bc:	212c      	movs	r1, #44	; 0x2c
 80113be:	fb01 f303 	mul.w	r3, r1, r3
 80113c2:	4413      	add	r3, r2
 80113c4:	333b      	adds	r3, #59	; 0x3b
 80113c6:	781b      	ldrb	r3, [r3, #0]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d009      	beq.n	80113e0 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 80113cc:	78fb      	ldrb	r3, [r7, #3]
 80113ce:	68ba      	ldr	r2, [r7, #8]
 80113d0:	212c      	movs	r1, #44	; 0x2c
 80113d2:	fb01 f303 	mul.w	r3, r1, r3
 80113d6:	4413      	add	r3, r2
 80113d8:	3354      	adds	r3, #84	; 0x54
 80113da:	781b      	ldrb	r3, [r3, #0]
 80113dc:	73fb      	strb	r3, [r7, #15]
 80113de:	e008      	b.n	80113f2 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 80113e0:	78fb      	ldrb	r3, [r7, #3]
 80113e2:	68ba      	ldr	r2, [r7, #8]
 80113e4:	212c      	movs	r1, #44	; 0x2c
 80113e6:	fb01 f303 	mul.w	r3, r1, r3
 80113ea:	4413      	add	r3, r2
 80113ec:	3355      	adds	r3, #85	; 0x55
 80113ee:	781b      	ldrb	r3, [r3, #0]
 80113f0:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 80113f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80113f4:	4618      	mov	r0, r3
 80113f6:	3714      	adds	r7, #20
 80113f8:	46bd      	mov	sp, r7
 80113fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113fe:	4770      	bx	lr

08011400 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8011400:	b580      	push	{r7, lr}
 8011402:	b082      	sub	sp, #8
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8011408:	6878      	ldr	r0, [r7, #4]
 801140a:	f7f1 fc59 	bl	8002cc0 <HAL_Delay>
}
 801140e:	bf00      	nop
 8011410:	3708      	adds	r7, #8
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}
	...

08011418 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011418:	b480      	push	{r7}
 801141a:	b085      	sub	sp, #20
 801141c:	af00      	add	r7, sp, #0
 801141e:	4603      	mov	r3, r0
 8011420:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8011422:	2300      	movs	r3, #0
 8011424:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011426:	79fb      	ldrb	r3, [r7, #7]
 8011428:	2b03      	cmp	r3, #3
 801142a:	d817      	bhi.n	801145c <USBH_Get_USB_Status+0x44>
 801142c:	a201      	add	r2, pc, #4	; (adr r2, 8011434 <USBH_Get_USB_Status+0x1c>)
 801142e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011432:	bf00      	nop
 8011434:	08011445 	.word	0x08011445
 8011438:	0801144b 	.word	0x0801144b
 801143c:	08011451 	.word	0x08011451
 8011440:	08011457 	.word	0x08011457
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8011444:	2300      	movs	r3, #0
 8011446:	73fb      	strb	r3, [r7, #15]
    break;
 8011448:	e00b      	b.n	8011462 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801144a:	2302      	movs	r3, #2
 801144c:	73fb      	strb	r3, [r7, #15]
    break;
 801144e:	e008      	b.n	8011462 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8011450:	2301      	movs	r3, #1
 8011452:	73fb      	strb	r3, [r7, #15]
    break;
 8011454:	e005      	b.n	8011462 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8011456:	2302      	movs	r3, #2
 8011458:	73fb      	strb	r3, [r7, #15]
    break;
 801145a:	e002      	b.n	8011462 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801145c:	2302      	movs	r3, #2
 801145e:	73fb      	strb	r3, [r7, #15]
    break;
 8011460:	bf00      	nop
  }
  return usb_status;
 8011462:	7bfb      	ldrb	r3, [r7, #15]
}
 8011464:	4618      	mov	r0, r3
 8011466:	3714      	adds	r7, #20
 8011468:	46bd      	mov	sp, r7
 801146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146e:	4770      	bx	lr

08011470 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8011470:	b580      	push	{r7, lr}
 8011472:	b084      	sub	sp, #16
 8011474:	af00      	add	r7, sp, #0
 8011476:	4603      	mov	r3, r0
 8011478:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 801147a:	79fb      	ldrb	r3, [r7, #7]
 801147c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801147e:	79fb      	ldrb	r3, [r7, #7]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d102      	bne.n	801148a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8011484:	2301      	movs	r3, #1
 8011486:	73fb      	strb	r3, [r7, #15]
 8011488:	e001      	b.n	801148e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 801148a:	2300      	movs	r3, #0
 801148c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 801148e:	7bfb      	ldrb	r3, [r7, #15]
 8011490:	461a      	mov	r2, r3
 8011492:	2101      	movs	r1, #1
 8011494:	4803      	ldr	r0, [pc, #12]	; (80114a4 <MX_DriverVbusFS+0x34>)
 8011496:	f7f2 fc11 	bl	8003cbc <HAL_GPIO_WritePin>
}
 801149a:	bf00      	nop
 801149c:	3710      	adds	r7, #16
 801149e:	46bd      	mov	sp, r7
 80114a0:	bd80      	pop	{r7, pc}
 80114a2:	bf00      	nop
 80114a4:	40020800 	.word	0x40020800

080114a8 <malloc>:
 80114a8:	4b02      	ldr	r3, [pc, #8]	; (80114b4 <malloc+0xc>)
 80114aa:	4601      	mov	r1, r0
 80114ac:	6818      	ldr	r0, [r3, #0]
 80114ae:	f000 b82b 	b.w	8011508 <_malloc_r>
 80114b2:	bf00      	nop
 80114b4:	200000f8 	.word	0x200000f8

080114b8 <free>:
 80114b8:	4b02      	ldr	r3, [pc, #8]	; (80114c4 <free+0xc>)
 80114ba:	4601      	mov	r1, r0
 80114bc:	6818      	ldr	r0, [r3, #0]
 80114be:	f000 b92b 	b.w	8011718 <_free_r>
 80114c2:	bf00      	nop
 80114c4:	200000f8 	.word	0x200000f8

080114c8 <sbrk_aligned>:
 80114c8:	b570      	push	{r4, r5, r6, lr}
 80114ca:	4e0e      	ldr	r6, [pc, #56]	; (8011504 <sbrk_aligned+0x3c>)
 80114cc:	460c      	mov	r4, r1
 80114ce:	6831      	ldr	r1, [r6, #0]
 80114d0:	4605      	mov	r5, r0
 80114d2:	b911      	cbnz	r1, 80114da <sbrk_aligned+0x12>
 80114d4:	f000 f8d6 	bl	8011684 <_sbrk_r>
 80114d8:	6030      	str	r0, [r6, #0]
 80114da:	4621      	mov	r1, r4
 80114dc:	4628      	mov	r0, r5
 80114de:	f000 f8d1 	bl	8011684 <_sbrk_r>
 80114e2:	1c43      	adds	r3, r0, #1
 80114e4:	d00a      	beq.n	80114fc <sbrk_aligned+0x34>
 80114e6:	1cc4      	adds	r4, r0, #3
 80114e8:	f024 0403 	bic.w	r4, r4, #3
 80114ec:	42a0      	cmp	r0, r4
 80114ee:	d007      	beq.n	8011500 <sbrk_aligned+0x38>
 80114f0:	1a21      	subs	r1, r4, r0
 80114f2:	4628      	mov	r0, r5
 80114f4:	f000 f8c6 	bl	8011684 <_sbrk_r>
 80114f8:	3001      	adds	r0, #1
 80114fa:	d101      	bne.n	8011500 <sbrk_aligned+0x38>
 80114fc:	f04f 34ff 	mov.w	r4, #4294967295
 8011500:	4620      	mov	r0, r4
 8011502:	bd70      	pop	{r4, r5, r6, pc}
 8011504:	200029d0 	.word	0x200029d0

08011508 <_malloc_r>:
 8011508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801150c:	1ccd      	adds	r5, r1, #3
 801150e:	f025 0503 	bic.w	r5, r5, #3
 8011512:	3508      	adds	r5, #8
 8011514:	2d0c      	cmp	r5, #12
 8011516:	bf38      	it	cc
 8011518:	250c      	movcc	r5, #12
 801151a:	2d00      	cmp	r5, #0
 801151c:	4607      	mov	r7, r0
 801151e:	db01      	blt.n	8011524 <_malloc_r+0x1c>
 8011520:	42a9      	cmp	r1, r5
 8011522:	d905      	bls.n	8011530 <_malloc_r+0x28>
 8011524:	230c      	movs	r3, #12
 8011526:	603b      	str	r3, [r7, #0]
 8011528:	2600      	movs	r6, #0
 801152a:	4630      	mov	r0, r6
 801152c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011530:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8011604 <_malloc_r+0xfc>
 8011534:	f000 f868 	bl	8011608 <__malloc_lock>
 8011538:	f8d8 3000 	ldr.w	r3, [r8]
 801153c:	461c      	mov	r4, r3
 801153e:	bb5c      	cbnz	r4, 8011598 <_malloc_r+0x90>
 8011540:	4629      	mov	r1, r5
 8011542:	4638      	mov	r0, r7
 8011544:	f7ff ffc0 	bl	80114c8 <sbrk_aligned>
 8011548:	1c43      	adds	r3, r0, #1
 801154a:	4604      	mov	r4, r0
 801154c:	d155      	bne.n	80115fa <_malloc_r+0xf2>
 801154e:	f8d8 4000 	ldr.w	r4, [r8]
 8011552:	4626      	mov	r6, r4
 8011554:	2e00      	cmp	r6, #0
 8011556:	d145      	bne.n	80115e4 <_malloc_r+0xdc>
 8011558:	2c00      	cmp	r4, #0
 801155a:	d048      	beq.n	80115ee <_malloc_r+0xe6>
 801155c:	6823      	ldr	r3, [r4, #0]
 801155e:	4631      	mov	r1, r6
 8011560:	4638      	mov	r0, r7
 8011562:	eb04 0903 	add.w	r9, r4, r3
 8011566:	f000 f88d 	bl	8011684 <_sbrk_r>
 801156a:	4581      	cmp	r9, r0
 801156c:	d13f      	bne.n	80115ee <_malloc_r+0xe6>
 801156e:	6821      	ldr	r1, [r4, #0]
 8011570:	1a6d      	subs	r5, r5, r1
 8011572:	4629      	mov	r1, r5
 8011574:	4638      	mov	r0, r7
 8011576:	f7ff ffa7 	bl	80114c8 <sbrk_aligned>
 801157a:	3001      	adds	r0, #1
 801157c:	d037      	beq.n	80115ee <_malloc_r+0xe6>
 801157e:	6823      	ldr	r3, [r4, #0]
 8011580:	442b      	add	r3, r5
 8011582:	6023      	str	r3, [r4, #0]
 8011584:	f8d8 3000 	ldr.w	r3, [r8]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d038      	beq.n	80115fe <_malloc_r+0xf6>
 801158c:	685a      	ldr	r2, [r3, #4]
 801158e:	42a2      	cmp	r2, r4
 8011590:	d12b      	bne.n	80115ea <_malloc_r+0xe2>
 8011592:	2200      	movs	r2, #0
 8011594:	605a      	str	r2, [r3, #4]
 8011596:	e00f      	b.n	80115b8 <_malloc_r+0xb0>
 8011598:	6822      	ldr	r2, [r4, #0]
 801159a:	1b52      	subs	r2, r2, r5
 801159c:	d41f      	bmi.n	80115de <_malloc_r+0xd6>
 801159e:	2a0b      	cmp	r2, #11
 80115a0:	d917      	bls.n	80115d2 <_malloc_r+0xca>
 80115a2:	1961      	adds	r1, r4, r5
 80115a4:	42a3      	cmp	r3, r4
 80115a6:	6025      	str	r5, [r4, #0]
 80115a8:	bf18      	it	ne
 80115aa:	6059      	strne	r1, [r3, #4]
 80115ac:	6863      	ldr	r3, [r4, #4]
 80115ae:	bf08      	it	eq
 80115b0:	f8c8 1000 	streq.w	r1, [r8]
 80115b4:	5162      	str	r2, [r4, r5]
 80115b6:	604b      	str	r3, [r1, #4]
 80115b8:	4638      	mov	r0, r7
 80115ba:	f104 060b 	add.w	r6, r4, #11
 80115be:	f000 f829 	bl	8011614 <__malloc_unlock>
 80115c2:	f026 0607 	bic.w	r6, r6, #7
 80115c6:	1d23      	adds	r3, r4, #4
 80115c8:	1af2      	subs	r2, r6, r3
 80115ca:	d0ae      	beq.n	801152a <_malloc_r+0x22>
 80115cc:	1b9b      	subs	r3, r3, r6
 80115ce:	50a3      	str	r3, [r4, r2]
 80115d0:	e7ab      	b.n	801152a <_malloc_r+0x22>
 80115d2:	42a3      	cmp	r3, r4
 80115d4:	6862      	ldr	r2, [r4, #4]
 80115d6:	d1dd      	bne.n	8011594 <_malloc_r+0x8c>
 80115d8:	f8c8 2000 	str.w	r2, [r8]
 80115dc:	e7ec      	b.n	80115b8 <_malloc_r+0xb0>
 80115de:	4623      	mov	r3, r4
 80115e0:	6864      	ldr	r4, [r4, #4]
 80115e2:	e7ac      	b.n	801153e <_malloc_r+0x36>
 80115e4:	4634      	mov	r4, r6
 80115e6:	6876      	ldr	r6, [r6, #4]
 80115e8:	e7b4      	b.n	8011554 <_malloc_r+0x4c>
 80115ea:	4613      	mov	r3, r2
 80115ec:	e7cc      	b.n	8011588 <_malloc_r+0x80>
 80115ee:	230c      	movs	r3, #12
 80115f0:	603b      	str	r3, [r7, #0]
 80115f2:	4638      	mov	r0, r7
 80115f4:	f000 f80e 	bl	8011614 <__malloc_unlock>
 80115f8:	e797      	b.n	801152a <_malloc_r+0x22>
 80115fa:	6025      	str	r5, [r4, #0]
 80115fc:	e7dc      	b.n	80115b8 <_malloc_r+0xb0>
 80115fe:	605b      	str	r3, [r3, #4]
 8011600:	deff      	udf	#255	; 0xff
 8011602:	bf00      	nop
 8011604:	200029cc 	.word	0x200029cc

08011608 <__malloc_lock>:
 8011608:	4801      	ldr	r0, [pc, #4]	; (8011610 <__malloc_lock+0x8>)
 801160a:	f000 b875 	b.w	80116f8 <__retarget_lock_acquire_recursive>
 801160e:	bf00      	nop
 8011610:	20002b10 	.word	0x20002b10

08011614 <__malloc_unlock>:
 8011614:	4801      	ldr	r0, [pc, #4]	; (801161c <__malloc_unlock+0x8>)
 8011616:	f000 b870 	b.w	80116fa <__retarget_lock_release_recursive>
 801161a:	bf00      	nop
 801161c:	20002b10 	.word	0x20002b10

08011620 <memset>:
 8011620:	4402      	add	r2, r0
 8011622:	4603      	mov	r3, r0
 8011624:	4293      	cmp	r3, r2
 8011626:	d100      	bne.n	801162a <memset+0xa>
 8011628:	4770      	bx	lr
 801162a:	f803 1b01 	strb.w	r1, [r3], #1
 801162e:	e7f9      	b.n	8011624 <memset+0x4>

08011630 <strncpy>:
 8011630:	b510      	push	{r4, lr}
 8011632:	3901      	subs	r1, #1
 8011634:	4603      	mov	r3, r0
 8011636:	b132      	cbz	r2, 8011646 <strncpy+0x16>
 8011638:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801163c:	f803 4b01 	strb.w	r4, [r3], #1
 8011640:	3a01      	subs	r2, #1
 8011642:	2c00      	cmp	r4, #0
 8011644:	d1f7      	bne.n	8011636 <strncpy+0x6>
 8011646:	441a      	add	r2, r3
 8011648:	2100      	movs	r1, #0
 801164a:	4293      	cmp	r3, r2
 801164c:	d100      	bne.n	8011650 <strncpy+0x20>
 801164e:	bd10      	pop	{r4, pc}
 8011650:	f803 1b01 	strb.w	r1, [r3], #1
 8011654:	e7f9      	b.n	801164a <strncpy+0x1a>

08011656 <strstr>:
 8011656:	780a      	ldrb	r2, [r1, #0]
 8011658:	b570      	push	{r4, r5, r6, lr}
 801165a:	b96a      	cbnz	r2, 8011678 <strstr+0x22>
 801165c:	bd70      	pop	{r4, r5, r6, pc}
 801165e:	429a      	cmp	r2, r3
 8011660:	d109      	bne.n	8011676 <strstr+0x20>
 8011662:	460c      	mov	r4, r1
 8011664:	4605      	mov	r5, r0
 8011666:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801166a:	2b00      	cmp	r3, #0
 801166c:	d0f6      	beq.n	801165c <strstr+0x6>
 801166e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011672:	429e      	cmp	r6, r3
 8011674:	d0f7      	beq.n	8011666 <strstr+0x10>
 8011676:	3001      	adds	r0, #1
 8011678:	7803      	ldrb	r3, [r0, #0]
 801167a:	2b00      	cmp	r3, #0
 801167c:	d1ef      	bne.n	801165e <strstr+0x8>
 801167e:	4618      	mov	r0, r3
 8011680:	e7ec      	b.n	801165c <strstr+0x6>
	...

08011684 <_sbrk_r>:
 8011684:	b538      	push	{r3, r4, r5, lr}
 8011686:	4d06      	ldr	r5, [pc, #24]	; (80116a0 <_sbrk_r+0x1c>)
 8011688:	2300      	movs	r3, #0
 801168a:	4604      	mov	r4, r0
 801168c:	4608      	mov	r0, r1
 801168e:	602b      	str	r3, [r5, #0]
 8011690:	f7f0 ff76 	bl	8002580 <_sbrk>
 8011694:	1c43      	adds	r3, r0, #1
 8011696:	d102      	bne.n	801169e <_sbrk_r+0x1a>
 8011698:	682b      	ldr	r3, [r5, #0]
 801169a:	b103      	cbz	r3, 801169e <_sbrk_r+0x1a>
 801169c:	6023      	str	r3, [r4, #0]
 801169e:	bd38      	pop	{r3, r4, r5, pc}
 80116a0:	20002b0c 	.word	0x20002b0c

080116a4 <__errno>:
 80116a4:	4b01      	ldr	r3, [pc, #4]	; (80116ac <__errno+0x8>)
 80116a6:	6818      	ldr	r0, [r3, #0]
 80116a8:	4770      	bx	lr
 80116aa:	bf00      	nop
 80116ac:	200000f8 	.word	0x200000f8

080116b0 <__libc_init_array>:
 80116b0:	b570      	push	{r4, r5, r6, lr}
 80116b2:	4d0d      	ldr	r5, [pc, #52]	; (80116e8 <__libc_init_array+0x38>)
 80116b4:	4c0d      	ldr	r4, [pc, #52]	; (80116ec <__libc_init_array+0x3c>)
 80116b6:	1b64      	subs	r4, r4, r5
 80116b8:	10a4      	asrs	r4, r4, #2
 80116ba:	2600      	movs	r6, #0
 80116bc:	42a6      	cmp	r6, r4
 80116be:	d109      	bne.n	80116d4 <__libc_init_array+0x24>
 80116c0:	4d0b      	ldr	r5, [pc, #44]	; (80116f0 <__libc_init_array+0x40>)
 80116c2:	4c0c      	ldr	r4, [pc, #48]	; (80116f4 <__libc_init_array+0x44>)
 80116c4:	f000 f874 	bl	80117b0 <_init>
 80116c8:	1b64      	subs	r4, r4, r5
 80116ca:	10a4      	asrs	r4, r4, #2
 80116cc:	2600      	movs	r6, #0
 80116ce:	42a6      	cmp	r6, r4
 80116d0:	d105      	bne.n	80116de <__libc_init_array+0x2e>
 80116d2:	bd70      	pop	{r4, r5, r6, pc}
 80116d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80116d8:	4798      	blx	r3
 80116da:	3601      	adds	r6, #1
 80116dc:	e7ee      	b.n	80116bc <__libc_init_array+0xc>
 80116de:	f855 3b04 	ldr.w	r3, [r5], #4
 80116e2:	4798      	blx	r3
 80116e4:	3601      	adds	r6, #1
 80116e6:	e7f2      	b.n	80116ce <__libc_init_array+0x1e>
 80116e8:	080132d4 	.word	0x080132d4
 80116ec:	080132d4 	.word	0x080132d4
 80116f0:	080132d4 	.word	0x080132d4
 80116f4:	080132d8 	.word	0x080132d8

080116f8 <__retarget_lock_acquire_recursive>:
 80116f8:	4770      	bx	lr

080116fa <__retarget_lock_release_recursive>:
 80116fa:	4770      	bx	lr

080116fc <memcpy>:
 80116fc:	440a      	add	r2, r1
 80116fe:	4291      	cmp	r1, r2
 8011700:	f100 33ff 	add.w	r3, r0, #4294967295
 8011704:	d100      	bne.n	8011708 <memcpy+0xc>
 8011706:	4770      	bx	lr
 8011708:	b510      	push	{r4, lr}
 801170a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801170e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011712:	4291      	cmp	r1, r2
 8011714:	d1f9      	bne.n	801170a <memcpy+0xe>
 8011716:	bd10      	pop	{r4, pc}

08011718 <_free_r>:
 8011718:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801171a:	2900      	cmp	r1, #0
 801171c:	d044      	beq.n	80117a8 <_free_r+0x90>
 801171e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011722:	9001      	str	r0, [sp, #4]
 8011724:	2b00      	cmp	r3, #0
 8011726:	f1a1 0404 	sub.w	r4, r1, #4
 801172a:	bfb8      	it	lt
 801172c:	18e4      	addlt	r4, r4, r3
 801172e:	f7ff ff6b 	bl	8011608 <__malloc_lock>
 8011732:	4a1e      	ldr	r2, [pc, #120]	; (80117ac <_free_r+0x94>)
 8011734:	9801      	ldr	r0, [sp, #4]
 8011736:	6813      	ldr	r3, [r2, #0]
 8011738:	b933      	cbnz	r3, 8011748 <_free_r+0x30>
 801173a:	6063      	str	r3, [r4, #4]
 801173c:	6014      	str	r4, [r2, #0]
 801173e:	b003      	add	sp, #12
 8011740:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011744:	f7ff bf66 	b.w	8011614 <__malloc_unlock>
 8011748:	42a3      	cmp	r3, r4
 801174a:	d908      	bls.n	801175e <_free_r+0x46>
 801174c:	6825      	ldr	r5, [r4, #0]
 801174e:	1961      	adds	r1, r4, r5
 8011750:	428b      	cmp	r3, r1
 8011752:	bf01      	itttt	eq
 8011754:	6819      	ldreq	r1, [r3, #0]
 8011756:	685b      	ldreq	r3, [r3, #4]
 8011758:	1949      	addeq	r1, r1, r5
 801175a:	6021      	streq	r1, [r4, #0]
 801175c:	e7ed      	b.n	801173a <_free_r+0x22>
 801175e:	461a      	mov	r2, r3
 8011760:	685b      	ldr	r3, [r3, #4]
 8011762:	b10b      	cbz	r3, 8011768 <_free_r+0x50>
 8011764:	42a3      	cmp	r3, r4
 8011766:	d9fa      	bls.n	801175e <_free_r+0x46>
 8011768:	6811      	ldr	r1, [r2, #0]
 801176a:	1855      	adds	r5, r2, r1
 801176c:	42a5      	cmp	r5, r4
 801176e:	d10b      	bne.n	8011788 <_free_r+0x70>
 8011770:	6824      	ldr	r4, [r4, #0]
 8011772:	4421      	add	r1, r4
 8011774:	1854      	adds	r4, r2, r1
 8011776:	42a3      	cmp	r3, r4
 8011778:	6011      	str	r1, [r2, #0]
 801177a:	d1e0      	bne.n	801173e <_free_r+0x26>
 801177c:	681c      	ldr	r4, [r3, #0]
 801177e:	685b      	ldr	r3, [r3, #4]
 8011780:	6053      	str	r3, [r2, #4]
 8011782:	440c      	add	r4, r1
 8011784:	6014      	str	r4, [r2, #0]
 8011786:	e7da      	b.n	801173e <_free_r+0x26>
 8011788:	d902      	bls.n	8011790 <_free_r+0x78>
 801178a:	230c      	movs	r3, #12
 801178c:	6003      	str	r3, [r0, #0]
 801178e:	e7d6      	b.n	801173e <_free_r+0x26>
 8011790:	6825      	ldr	r5, [r4, #0]
 8011792:	1961      	adds	r1, r4, r5
 8011794:	428b      	cmp	r3, r1
 8011796:	bf04      	itt	eq
 8011798:	6819      	ldreq	r1, [r3, #0]
 801179a:	685b      	ldreq	r3, [r3, #4]
 801179c:	6063      	str	r3, [r4, #4]
 801179e:	bf04      	itt	eq
 80117a0:	1949      	addeq	r1, r1, r5
 80117a2:	6021      	streq	r1, [r4, #0]
 80117a4:	6054      	str	r4, [r2, #4]
 80117a6:	e7ca      	b.n	801173e <_free_r+0x26>
 80117a8:	b003      	add	sp, #12
 80117aa:	bd30      	pop	{r4, r5, pc}
 80117ac:	200029cc 	.word	0x200029cc

080117b0 <_init>:
 80117b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117b2:	bf00      	nop
 80117b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80117b6:	bc08      	pop	{r3}
 80117b8:	469e      	mov	lr, r3
 80117ba:	4770      	bx	lr

080117bc <_fini>:
 80117bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117be:	bf00      	nop
 80117c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80117c2:	bc08      	pop	{r3}
 80117c4:	469e      	mov	lr, r3
 80117c6:	4770      	bx	lr
