Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 21 13:57:37 2021
| Host         : DESKTOP-7DFRB05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file key_test_0_timing_summary_routed.rpt -pb key_test_0_timing_summary_routed.pb -rpx key_test_0_timing_summary_routed.rpx -warn_on_violation
| Design       : key_test_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.888        0.000                      0                   28        0.160        0.000                      0                   28        9.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.888        0.000                      0                   28        0.160        0.000                      0                   28        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.888ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.963ns (23.586%)  route 3.120ns (76.414%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.254     9.410    key_filter_inst/state_n2__18
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.534 r  key_filter_inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.534    key_filter_inst/p_0_in[2]
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[2]/C
                         clock pessimism              0.429    25.426    
                         clock uncertainty           -0.035    25.391    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.031    25.422    key_filter_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.422    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             15.888ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.963ns (23.598%)  route 3.118ns (76.402%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.252     9.408    key_filter_inst/state_n2__18
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.124     9.532 r  key_filter_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.532    key_filter_inst/p_0_in[0]
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[0]/C
                         clock pessimism              0.429    25.426    
                         clock uncertainty           -0.035    25.391    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.029    25.420    key_filter_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.420    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.991ns (24.107%)  route 3.120ns (75.893%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.254     9.410    key_filter_inst/state_n2__18
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.562 r  key_filter_inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.562    key_filter_inst/p_0_in[3]
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[3]/C
                         clock pessimism              0.429    25.426    
                         clock uncertainty           -0.035    25.391    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.075    25.466    key_filter_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.906ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.991ns (24.118%)  route 3.118ns (75.882%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.252     9.408    key_filter_inst/state_n2__18
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.560 r  key_filter_inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.560    key_filter_inst/p_0_in[1]
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y50         FDCE                                         r  key_filter_inst/cnt_reg[1]/C
                         clock pessimism              0.429    25.426    
                         clock uncertainty           -0.035    25.391    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.075    25.466    key_filter_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.466    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 15.906    

Slack (MET) :             16.089ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.963ns (24.662%)  route 2.942ns (75.338%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.076     9.232    key_filter_inst/state_n2__18
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.124     9.356 r  key_filter_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.356    key_filter_inst/p_0_in[6]
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[6]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.029    25.445    key_filter_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.445    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                 16.089    

Slack (MET) :             16.107ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.991ns (25.198%)  route 2.942ns (74.802%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.076     9.232    key_filter_inst/state_n2__18
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.152     9.384 r  key_filter_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.384    key_filter_inst/p_0_in[9]
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.567    24.997    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[9]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.075    25.491    key_filter_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.172ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/FSM_sequential_state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.963ns (25.031%)  route 2.884ns (74.969%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.018     9.174    key_filter_inst/state_n2__18
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.298 r  key_filter_inst/FSM_sequential_state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     9.298    key_filter_inst/FSM_sequential_state_c[0]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.081    25.471    key_filter_inst/FSM_sequential_state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 16.172    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/FSM_sequential_state_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.963ns (25.103%)  route 2.873ns (74.897%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          1.007     9.163    key_filter_inst/state_n2__18
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  key_filter_inst/FSM_sequential_state_c[1]_i_1/O
                         net (fo=1, routed)           0.000     9.287    key_filter_inst/FSM_sequential_state_c[1]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[1]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)        0.077    25.467    key_filter_inst/FSM_sequential_state_c_reg[1]
  -------------------------------------------------------------------
                         required time                         25.467    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.963ns (25.674%)  route 2.788ns (74.326%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          0.922     9.078    key_filter_inst/state_n2__18
    SLICE_X41Y53         LUT3 (Prop_lut3_I0_O)        0.124     9.202 r  key_filter_inst/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.202    key_filter_inst/p_0_in[14]
    SLICE_X41Y53         FDCE                                         r  key_filter_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    key_filter_inst/CLK
    SLICE_X41Y53         FDCE                                         r  key_filter_inst/cnt_reg[14]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.029    25.419    key_filter_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         25.419    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 key_filter_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.989ns (26.186%)  route 2.788ns (73.814%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.744     5.451    key_filter_inst/CLK
    SLICE_X41Y51         FDCE                                         r  key_filter_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.419     5.870 f  key_filter_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           1.059     6.930    key_filter_inst/cnt[8]
    SLICE_X41Y51         LUT3 (Prop_lut3_I0_O)        0.296     7.226 r  key_filter_inst/FSM_sequential_state_c[1]_i_5/O
                         net (fo=1, routed)           0.806     8.032    key_filter_inst/FSM_sequential_state_c[1]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  key_filter_inst/FSM_sequential_state_c[1]_i_3/O
                         net (fo=22, routed)          0.922     9.078    key_filter_inst/state_n2__18
    SLICE_X41Y53         LUT3 (Prop_lut3_I0_O)        0.150     9.228 r  key_filter_inst/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.228    key_filter_inst/p_0_in[17]
    SLICE_X41Y53         FDCE                                         r  key_filter_inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    key_filter_inst/CLK
    SLICE_X41Y53         FDCE                                         r  key_filter_inst/cnt_reg[17]/C
                         clock pessimism              0.429    25.425    
                         clock uncertainty           -0.035    25.390    
    SLICE_X41Y53         FDCE (Setup_fdce_C_D)        0.075    25.465    key_filter_inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.465    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 16.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 key_filter_inst/key_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/key_out_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X43Y55         FDRE                                         r  key_filter_inst/key_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  key_filter_inst/key_out_reg/Q
                         net (fo=1, routed)           0.110     1.791    key_filter_inst/key_out
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[0]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X43Y54         FDPE (Hold_fdpe_C_D)         0.075     1.631    key_filter_inst/key_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key_filter_inst/key_out_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/key_r_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.668 r  key_filter_inst/key_out_reg_reg[0]/Q
                         net (fo=2, routed)           0.069     1.737    key_filter_inst/key_out_reg_reg_n_0_[0]
    SLICE_X43Y54         LUT2 (Prop_lut2_I0_O)        0.099     1.836 r  key_filter_inst/key_r_flag_i_1/O
                         net (fo=1, routed)           0.000     1.836    key_filter_inst/key_out_pedge
    SLICE_X43Y54         FDCE                                         r  key_filter_inst/key_r_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X43Y54         FDCE                                         r  key_filter_inst/key_r_flag_reg/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.091     1.631    key_filter_inst/key_r_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 key_filter_inst/FSM_sequential_state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/key_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 f  key_filter_inst/FSM_sequential_state_c_reg[1]/Q
                         net (fo=3, routed)           0.104     1.809    key_filter_inst/state_c[1]
    SLICE_X43Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  key_filter_inst/key_out_i_1/O
                         net (fo=1, routed)           0.000     1.854    key_filter_inst/key_out_i_1_n_0
    SLICE_X43Y55         FDRE                                         r  key_filter_inst/key_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X43Y55         FDRE                                         r  key_filter_inst/key_out_reg/C
                         clock pessimism             -0.505     1.553    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.091     1.644    key_filter_inst/key_out_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 key_filter_inst/key_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/FSM_sequential_state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/key_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.148     1.688 r  key_filter_inst/key_reg_reg[0]/Q
                         net (fo=3, routed)           0.086     1.774    key_filter_inst/key_reg_reg_n_0_[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I3_O)        0.098     1.872 r  key_filter_inst/FSM_sequential_state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    key_filter_inst/FSM_sequential_state_c[0]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.121     1.661    key_filter_inst/FSM_sequential_state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 key_filter_inst/key_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/FSM_sequential_state_c_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/key_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.148     1.688 f  key_filter_inst/key_reg_reg[0]/Q
                         net (fo=3, routed)           0.088     1.776    key_filter_inst/key_reg_reg_n_0_[0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.098     1.874 r  key_filter_inst/FSM_sequential_state_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    key_filter_inst/FSM_sequential_state_c[1]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[1]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.120     1.660    key_filter_inst/FSM_sequential_state_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 key_filter_inst/key_r_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X43Y54         FDCE                                         r  key_filter_inst/key_r_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  key_filter_inst/key_r_flag_reg/Q
                         net (fo=1, routed)           0.136     1.817    key_filter_inst/key_r_flag
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.862 r  key_filter_inst/led_i_1/O
                         net (fo=1, routed)           0.000     1.862    key_filter_inst_n_1
    SLICE_X43Y53         FDCE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X43Y53         FDCE                                         r  led_reg/C
                         clock pessimism             -0.502     1.556    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.091     1.647    led_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 key_filter_inst/key_out_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/key_out_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.668 r  key_filter_inst/key_out_reg_reg[0]/Q
                         net (fo=2, routed)           0.134     1.802    key_filter_inst/key_out_reg_reg_n_0_[0]
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X43Y54         FDPE                                         r  key_filter_inst/key_out_reg_reg[1]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X43Y54         FDPE (Hold_fdpe_C_D)         0.012     1.552    key_filter_inst/key_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 key_filter_inst/key_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/key_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.038%)  route 0.148ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/key_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.148     1.688 r  key_filter_inst/key_reg_reg[0]/Q
                         net (fo=3, routed)           0.148     1.836    key_filter_inst/key_reg_reg_n_0_[0]
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/key_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/key_reg_reg[1]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.000     1.540    key_filter_inst/key_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 key_filter_inst/FSM_sequential_state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.208ns (40.564%)  route 0.305ns (59.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  key_filter_inst/FSM_sequential_state_c_reg[0]/Q
                         net (fo=22, routed)          0.305     2.009    key_filter_inst/state_c[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.044     2.053 r  key_filter_inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.053    key_filter_inst/p_0_in[19]
    SLICE_X41Y54         FDCE                                         r  key_filter_inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X41Y54         FDCE                                         r  key_filter_inst/cnt_reg[19]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.107     1.663    key_filter_inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 key_filter_inst/FSM_sequential_state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_filter_inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.680%)  route 0.305ns (59.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    key_filter_inst/CLK
    SLICE_X42Y55         FDCE                                         r  key_filter_inst/FSM_sequential_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  key_filter_inst/FSM_sequential_state_c_reg[0]/Q
                         net (fo=22, routed)          0.305     2.009    key_filter_inst/state_c[0]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.045     2.054 r  key_filter_inst/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.054    key_filter_inst/p_0_in[18]
    SLICE_X41Y54         FDCE                                         r  key_filter_inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    key_filter_inst/CLK
    SLICE_X41Y54         FDCE                                         r  key_filter_inst/cnt_reg[18]/C
                         clock pessimism             -0.502     1.556    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.091     1.647    key_filter_inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.407    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y53   led_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y50   key_filter_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   key_filter_inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   key_filter_inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   key_filter_inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   key_filter_inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   key_filter_inst/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y50   key_filter_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y50   key_filter_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   key_filter_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   key_filter_inst/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y53   led_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y55   key_filter_inst/FSM_sequential_state_c_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y50   key_filter_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y50   key_filter_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   key_filter_inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   key_filter_inst/cnt_reg[10]/C



