Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40004400,0x40004400,Status register (USART_SR)  ,SR,SR,1,0,Yes,
0x40004400,0x40004404,Data register (USART_DR)  ,DR,DR,1,1,Yes,
0x40004400,0x40004408,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40004400,0x4000440c,Control register 1 (USART_CR1) ,CR,CR,1,1,Yes,
0x40004400,0x40004410,ContentsControl register 2 (USART_CR2) ,CR,CR,1,1,Yes,
0x40004400,0x40004414,27.6.6Control register 3 (USART_CR3) ,CR,CR,1,1,Yes,
0x40010800,0x40010800,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010800,0x40010810,9.2.4Port bit set/reset register (GPIOx_BSRR) (x=A..G)  ,DR,DR,0,1,Yes,
0x40012400,0x40012400,Contents11.12.1 ADC status register (ADC_SR)  ,SR,SR,1,1,Yes,
0x40012400,0x40012404,11.12.2 ADC control register 1 (ADC_CR1)  ,CR,CR,1,1,Yes,
0x40012400,0x40012408,11.12.3 ADC control register 2 (ADC_CR2)  ,CR,C&SR,1,1,NO,
0x40012400,0x4001240c,11.12.4 ADC sample time register 1 (ADC_SMPR1)  ,CR,CR,1,1,Yes,
0x40012400,0x40012410,11.12.5 ADC sample time register 2 (ADC_SMPR2)  ,CR,CR,1,1,Yes,
0x40012400,0x40012414,ADC injected channel data offset register x (ADC_JOFRx),CR,CR,1,1,Yes,
0x40012400,0x40012418,ADC injected channel data offset register x (ADC_JOFRx),CR,CR,1,1,Yes,
0x40012400,0x4001241c,ADC injected channel data offset register x (ADC_JOFRx),CR,CR,1,1,Yes,
0x40012400,0x40012420,ADC injected channel data offset register x (ADC_JOFRx),CR,CR,1,1,Yes,
0x40012400,0x40012424,ADC watchdog high threshold register (ADC_HTR),CR,CR,1,1,Yes,
0x40012400,0x40012428,11.12.8 ADC watchdog low threshold register (ADC_LTR)   ,CR,CR,1,1,Yes,
0x40012400,0x4001242c,11.12.9 ADC regular sequence register 1 (ADC_SQR1)  ,CR,CR,1,1,Yes,
0x40012400,0x40012430,11.12.10 ADC regular sequence register 2 (ADC_SQR2)  ,CR,CR,1,1,Yes,
0x40012400,0x40012434,11.12.11 ADC regular sequence register 3 (ADC_SQR3)  ,CR,CR,1,1,Yes,
0x40012400,0x40012438,11.12.12 ADC injected sequence register (ADC_JSQR)  ,CR,CR,1,1,Yes,
0x40012400,0x4001244c,11.12.14 ADC regular data register (ADC_DR)  ,DR,DR,1,0,Yes,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x4002100c,7.3.4APB2 peripheral reset register (RCC_APB2RSTR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021010,APB1 peripheral reset register (RCC_APB1RSTR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,CR,1,1,Yes,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
