/*
 * baseaddr.h
 * Contains base addresses/register addresses for peripherals.
 *  Created on: Oct 14, 2022
 *      Author: Veli Ertun√ß
 */

#ifndef BASEADDR_H_
#define BASEADDR_H_
#include "types.h"

/*
 * NVIC ISERx register Addresses
 */
#define NVIC_ISER0          			( (_vu32*)0xE000E100 )
#define NVIC_ISER1          			( (_vu32*)0xE000E104 )
#define NVIC_ISER2          			( (_vu32*)0xE000E108 )
#define NVIC_ISER3          			( (_vu32*)0xE000E10c )

/*
 * NVIC ICERx register Addresses
 */
#define NVIC_ICER0 						((_vu32*)0XE000E180)
#define NVIC_ICER1						((_vu32*)0XE000E184)
#define NVIC_ICER2  					((_vu32*)0XE000E188)
#define NVIC_ICER3						((_vu32*)0XE000E18C)

/*
 * Processor Priority Register Address Calculation
 */
#define NVIC_PR_BASE 					((_vu32*)0xE000E400)

/*
 * Base addresses of Flash,SRAMs and ROM
 */
#define FLASH_BASE						0x08000000U   		/* Start address of Flash memory */
#define SRAM1_BASE						0x20000000U  		/* Start address of SRAM1 memory */
#define SRAM2_BASE						0x2001C000U 		/* Start address of SRAM2 memory */
#define ROM_BASE						0x1FFF0000U 		/* Start address of ROM memory */

/*
 * Base addresses of AHB, APB buses and Peripheral
 */
#define PERIPH_BASE 					0x40000000U
#define APB1PERIPH_BASE					PERIPH_BASE
#define APB2PERIPH_BASE					0x40010000U
#define AHB1PERIPH_BASE					0x40020000U
#define AHB2PERIPH_BASE					0x50000000U

#define GPIOA_BASE                   	(AHB1PERIPH_BASE + 0x0000)
#define GPIOB_BASE                  	(AHB1PERIPH_BASE + 0x0400)
#define GPIOC_BASE 						(AHB1PERIPH_BASE + 0x0800)
#define GPIOD_BASE 						(AHB1PERIPH_BASE + 0x0C00)
#define GPIOE_BASE 						(AHB1PERIPH_BASE + 0x1000)
#define GPIOF_BASE 						(AHB1PERIPH_BASE + 0x1400)
#define GPIOG_BASE 						(AHB1PERIPH_BASE + 0x1800)
#define GPIOH_BASE 						(AHB1PERIPH_BASE + 0x1C00)
#define GPIOI_BASE 						(AHB1PERIPH_BASE + 0x2000)
#define RCC_BASE                    	(AHB1PERIPH_BASE + 0x3800)



#endif /* BASEADDR_H_ */
