-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digitrec_knn_vote is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    knn_set_0_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_3_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_3_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_3_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_4_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_4_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_4_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_5_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_5_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_5_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_6_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_6_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_6_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_7_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_7_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_7_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_8_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_8_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_8_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_9_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_9_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_9_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of digitrec_knn_vote is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal tmp_6_1_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_1_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_1_fu_320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_1_reg_740 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_2_2_fu_350_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_2_2_reg_746 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_364_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_reg_752 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_2_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_2_reg_757 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_75 : BOOLEAN;
    signal tmp_6_3_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_3_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_3_fu_399_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_3_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_4_2_fu_429_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_4_2_reg_773 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_4_fu_435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_4_reg_778 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_449_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp5_reg_784 : STD_LOGIC_VECTOR (6 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_fu_518_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_5_reg_789 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_94 : BOOLEAN;
    signal tmp_6_6_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_6_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal min_2_min_6_fu_568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_6_reg_799 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_7_2_fu_598_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_7_2_reg_805 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_612_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp8_reg_811 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_136 : BOOLEAN;
    signal tmp_8_0_2_cast_fu_266_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_0_1_cast_fu_262_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_270_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_cast_fu_258_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_cast_fu_276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_1_2_cast_fu_294_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_1_1_cast_fu_290_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_fu_298_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_1_cast_fu_286_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_cast_fu_304_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_1_2_fu_308_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_0_2_fu_280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_2_2_cast_fu_336_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_2_1_cast_fu_332_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp2_fu_340_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_2_cast_fu_328_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_cast_fu_346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_3_2_cast_fu_360_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_3_1_cast_fu_356_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_3_cast_fu_380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_cast_fu_384_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_3_2_fu_387_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_2_fu_374_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_4_2_cast_fu_415_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_4_1_cast_fu_411_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp4_fu_419_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_4_cast_fu_407_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_cast_fu_425_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_5_2_cast_fu_445_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_5_1_cast_fu_441_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_2_fu_458_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_s_fu_455_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal agg_result_V_0_agg_result_V_02_3_fu_469_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_5_cast_fu_486_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_cast_fu_490_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_5_2_fu_493_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_4_fu_481_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_5_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_4_fu_505_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_1_fu_477_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_6_2_cast_fu_542_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_6_1_cast_fu_538_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp6_fu_546_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_6_cast_fu_534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_cast_fu_552_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_6_2_fu_556_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_5_fu_526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_7_2_cast_fu_584_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_7_1_cast_fu_580_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp7_fu_588_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_7_cast_fu_576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_cast_fu_594_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_8_2_cast_fu_608_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_8_1_cast_fu_604_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_7_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_fu_622_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_V_0_agg_result_V_02_7_fu_635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_8_cast_fu_652_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_cast_fu_656_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_8_2_fu_659_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_7_fu_646_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_8_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_2_cast_fu_687_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_9_1_cast_fu_683_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp9_fu_691_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_9_cast_fu_679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp9_cast_fu_697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_9_2_fu_701_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_2_min_8_fu_671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_9_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_agg_result_V_02_8_fu_713_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_6_fu_642_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_V_0_agg_result_V_02_9_fu_727_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv4_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                    ap_return_preg <= agg_result_V_0_agg_result_V_02_9_fu_727_p3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                agg_result_V_0_agg_result_V_02_5_reg_789 <= agg_result_V_0_agg_result_V_02_5_fu_518_p3;
                min_2_min_6_reg_799 <= min_2_min_6_fu_568_p3;
                sum_7_2_reg_805 <= sum_7_2_fu_598_p2;
                tmp8_reg_811 <= tmp8_fu_612_p2;
                tmp_6_6_reg_794 <= tmp_6_6_fu_562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                min_2_min_1_reg_740 <= min_2_min_1_fu_320_p3;
                sum_2_2_reg_746 <= sum_2_2_fu_350_p2;
                tmp3_reg_752 <= tmp3_fu_364_p2;
                tmp_6_1_reg_735 <= tmp_6_1_fu_314_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                min_2_min_3_reg_768 <= min_2_min_3_fu_399_p3;
                sum_4_2_reg_773 <= sum_4_2_fu_429_p2;
                tmp5_reg_784 <= tmp5_fu_449_p2;
                tmp_6_2_reg_757 <= tmp_6_2_fu_370_p2;
                tmp_6_3_reg_762 <= tmp_6_3_fu_393_p2;
                tmp_6_4_reg_778 <= tmp_6_4_fu_435_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    agg_result_V_0_agg_result_V_02_1_fu_477_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_3_fu_469_p3),3));
    agg_result_V_0_agg_result_V_02_2_fu_458_p3 <= 
        ap_const_lv2_3 when (tmp_6_3_reg_762(0) = '1') else 
        ap_const_lv2_2;
    agg_result_V_0_agg_result_V_02_3_fu_469_p3 <= 
        agg_result_V_0_agg_result_V_02_2_fu_458_p3 when (tmp_s_fu_465_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_s_fu_455_p1;
    agg_result_V_0_agg_result_V_02_4_fu_505_p3 <= 
        ap_const_lv3_5 when (tmp_6_5_fu_499_p2(0) = '1') else 
        ap_const_lv3_4;
    agg_result_V_0_agg_result_V_02_5_fu_518_p3 <= 
        agg_result_V_0_agg_result_V_02_4_fu_505_p3 when (tmp_1_fu_513_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_1_fu_477_p1;
    agg_result_V_0_agg_result_V_02_6_fu_642_p1 <= std_logic_vector(resize(unsigned(agg_result_V_0_agg_result_V_02_7_fu_635_p3),4));
    agg_result_V_0_agg_result_V_02_7_fu_635_p3 <= 
        agg_result_V_0_agg_result_V_02_fu_622_p3 when (tmp_2_fu_630_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_5_reg_789;
    agg_result_V_0_agg_result_V_02_8_fu_713_p3 <= 
        ap_const_lv4_9 when (tmp_6_9_fu_707_p2(0) = '1') else 
        ap_const_lv4_8;
    agg_result_V_0_agg_result_V_02_9_fu_727_p3 <= 
        agg_result_V_0_agg_result_V_02_8_fu_713_p3 when (tmp_3_fu_721_p2(0) = '1') else 
        agg_result_V_0_agg_result_V_02_6_fu_642_p1;
    agg_result_V_0_agg_result_V_02_fu_622_p3 <= 
        ap_const_lv3_7 when (tmp_6_7_fu_618_p2(0) = '1') else 
        ap_const_lv3_6;
    agg_result_V_0_agg_result_V_s_fu_455_p1 <= std_logic_vector(resize(unsigned(tmp_6_1_reg_735),2));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, agg_result_V_0_agg_result_V_02_9_fu_727_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            ap_return <= agg_result_V_0_agg_result_V_02_9_fu_727_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_136_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_136 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_75_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_75 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_94_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_94 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_75)
    begin
        if (ap_sig_75) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_94)
    begin
        if (ap_sig_94) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_136)
    begin
        if (ap_sig_136) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    min_2_min_1_fu_320_p3 <= 
        sum_1_2_fu_308_p2 when (tmp_6_1_fu_314_p2(0) = '1') else 
        sum_0_2_fu_280_p2;
    min_2_min_2_fu_374_p3 <= 
        sum_2_2_reg_746 when (tmp_6_2_fu_370_p2(0) = '1') else 
        min_2_min_1_reg_740;
    min_2_min_3_fu_399_p3 <= 
        sum_3_2_fu_387_p2 when (tmp_6_3_fu_393_p2(0) = '1') else 
        min_2_min_2_fu_374_p3;
    min_2_min_4_fu_481_p3 <= 
        sum_4_2_reg_773 when (tmp_6_4_reg_778(0) = '1') else 
        min_2_min_3_reg_768;
    min_2_min_5_fu_526_p3 <= 
        sum_5_2_fu_493_p2 when (tmp_6_5_fu_499_p2(0) = '1') else 
        min_2_min_4_fu_481_p3;
    min_2_min_6_fu_568_p3 <= 
        sum_6_2_fu_556_p2 when (tmp_6_6_fu_562_p2(0) = '1') else 
        min_2_min_5_fu_526_p3;
    min_2_min_7_fu_646_p3 <= 
        sum_7_2_reg_805 when (tmp_6_7_fu_618_p2(0) = '1') else 
        min_2_min_6_reg_799;
    min_2_min_8_fu_671_p3 <= 
        sum_8_2_fu_659_p2 when (tmp_6_8_fu_665_p2(0) = '1') else 
        min_2_min_7_fu_646_p3;
    sum_0_2_fu_280_p2 <= std_logic_vector(unsigned(tmp_8_cast_fu_258_p1) + unsigned(tmp_cast_fu_276_p1));
    sum_1_2_fu_308_p2 <= std_logic_vector(unsigned(tmp_8_1_cast_fu_286_p1) + unsigned(tmp1_cast_fu_304_p1));
    sum_2_2_fu_350_p2 <= std_logic_vector(unsigned(tmp_8_2_cast_fu_328_p1) + unsigned(tmp2_cast_fu_346_p1));
    sum_3_2_fu_387_p2 <= std_logic_vector(unsigned(tmp_8_3_cast_fu_380_p1) + unsigned(tmp3_cast_fu_384_p1));
    sum_4_2_fu_429_p2 <= std_logic_vector(unsigned(tmp_8_4_cast_fu_407_p1) + unsigned(tmp4_cast_fu_425_p1));
    sum_5_2_fu_493_p2 <= std_logic_vector(unsigned(tmp_8_5_cast_fu_486_p1) + unsigned(tmp5_cast_fu_490_p1));
    sum_6_2_fu_556_p2 <= std_logic_vector(unsigned(tmp_8_6_cast_fu_534_p1) + unsigned(tmp6_cast_fu_552_p1));
    sum_7_2_fu_598_p2 <= std_logic_vector(unsigned(tmp_8_7_cast_fu_576_p1) + unsigned(tmp7_cast_fu_594_p1));
    sum_8_2_fu_659_p2 <= std_logic_vector(unsigned(tmp_8_8_cast_fu_652_p1) + unsigned(tmp8_cast_fu_656_p1));
    sum_9_2_fu_701_p2 <= std_logic_vector(unsigned(tmp_8_9_cast_fu_679_p1) + unsigned(tmp9_cast_fu_697_p1));
    tmp1_cast_fu_304_p1 <= std_logic_vector(resize(unsigned(tmp1_fu_298_p2),8));
    tmp1_fu_298_p2 <= std_logic_vector(unsigned(tmp_8_1_2_cast_fu_294_p1) + unsigned(tmp_8_1_1_cast_fu_290_p1));
    tmp2_cast_fu_346_p1 <= std_logic_vector(resize(unsigned(tmp2_fu_340_p2),8));
    tmp2_fu_340_p2 <= std_logic_vector(unsigned(tmp_8_2_2_cast_fu_336_p1) + unsigned(tmp_8_2_1_cast_fu_332_p1));
    tmp3_cast_fu_384_p1 <= std_logic_vector(resize(unsigned(tmp3_reg_752),8));
    tmp3_fu_364_p2 <= std_logic_vector(unsigned(tmp_8_3_2_cast_fu_360_p1) + unsigned(tmp_8_3_1_cast_fu_356_p1));
    tmp4_cast_fu_425_p1 <= std_logic_vector(resize(unsigned(tmp4_fu_419_p2),8));
    tmp4_fu_419_p2 <= std_logic_vector(unsigned(tmp_8_4_2_cast_fu_415_p1) + unsigned(tmp_8_4_1_cast_fu_411_p1));
    tmp5_cast_fu_490_p1 <= std_logic_vector(resize(unsigned(tmp5_reg_784),8));
    tmp5_fu_449_p2 <= std_logic_vector(unsigned(tmp_8_5_2_cast_fu_445_p1) + unsigned(tmp_8_5_1_cast_fu_441_p1));
    tmp6_cast_fu_552_p1 <= std_logic_vector(resize(unsigned(tmp6_fu_546_p2),8));
    tmp6_fu_546_p2 <= std_logic_vector(unsigned(tmp_8_6_2_cast_fu_542_p1) + unsigned(tmp_8_6_1_cast_fu_538_p1));
    tmp7_cast_fu_594_p1 <= std_logic_vector(resize(unsigned(tmp7_fu_588_p2),8));
    tmp7_fu_588_p2 <= std_logic_vector(unsigned(tmp_8_7_2_cast_fu_584_p1) + unsigned(tmp_8_7_1_cast_fu_580_p1));
    tmp8_cast_fu_656_p1 <= std_logic_vector(resize(unsigned(tmp8_reg_811),8));
    tmp8_fu_612_p2 <= std_logic_vector(unsigned(tmp_8_8_2_cast_fu_608_p1) + unsigned(tmp_8_8_1_cast_fu_604_p1));
    tmp9_cast_fu_697_p1 <= std_logic_vector(resize(unsigned(tmp9_fu_691_p2),8));
    tmp9_fu_691_p2 <= std_logic_vector(unsigned(tmp_8_9_2_cast_fu_687_p1) + unsigned(tmp_8_9_1_cast_fu_683_p1));
    tmp_1_fu_513_p2 <= (tmp_6_5_fu_499_p2 or tmp_6_4_reg_778);
    tmp_2_fu_630_p2 <= (tmp_6_7_fu_618_p2 or tmp_6_6_reg_794);
    tmp_3_fu_721_p2 <= (tmp_6_9_fu_707_p2 or tmp_6_8_fu_665_p2);
    tmp_6_1_fu_314_p2 <= "1" when (unsigned(sum_1_2_fu_308_p2) < unsigned(sum_0_2_fu_280_p2)) else "0";
    tmp_6_2_fu_370_p2 <= "1" when (unsigned(sum_2_2_reg_746) < unsigned(min_2_min_1_reg_740)) else "0";
    tmp_6_3_fu_393_p2 <= "1" when (unsigned(sum_3_2_fu_387_p2) < unsigned(min_2_min_2_fu_374_p3)) else "0";
    tmp_6_4_fu_435_p2 <= "1" when (unsigned(sum_4_2_fu_429_p2) < unsigned(min_2_min_3_fu_399_p3)) else "0";
    tmp_6_5_fu_499_p2 <= "1" when (unsigned(sum_5_2_fu_493_p2) < unsigned(min_2_min_4_fu_481_p3)) else "0";
    tmp_6_6_fu_562_p2 <= "1" when (unsigned(sum_6_2_fu_556_p2) < unsigned(min_2_min_5_fu_526_p3)) else "0";
    tmp_6_7_fu_618_p2 <= "1" when (unsigned(sum_7_2_reg_805) < unsigned(min_2_min_6_reg_799)) else "0";
    tmp_6_8_fu_665_p2 <= "1" when (unsigned(sum_8_2_fu_659_p2) < unsigned(min_2_min_7_fu_646_p3)) else "0";
    tmp_6_9_fu_707_p2 <= "1" when (unsigned(sum_9_2_fu_701_p2) < unsigned(min_2_min_8_fu_671_p3)) else "0";
    tmp_8_0_1_cast_fu_262_p1 <= std_logic_vector(resize(unsigned(knn_set_0_1_V_read),7));
    tmp_8_0_2_cast_fu_266_p1 <= std_logic_vector(resize(unsigned(knn_set_0_2_V_read),7));
    tmp_8_1_1_cast_fu_290_p1 <= std_logic_vector(resize(unsigned(knn_set_1_1_V_read),7));
    tmp_8_1_2_cast_fu_294_p1 <= std_logic_vector(resize(unsigned(knn_set_1_2_V_read),7));
    tmp_8_1_cast_fu_286_p1 <= std_logic_vector(resize(unsigned(knn_set_1_0_V_read),8));
    tmp_8_2_1_cast_fu_332_p1 <= std_logic_vector(resize(unsigned(knn_set_2_1_V_read),7));
    tmp_8_2_2_cast_fu_336_p1 <= std_logic_vector(resize(unsigned(knn_set_2_2_V_read),7));
    tmp_8_2_cast_fu_328_p1 <= std_logic_vector(resize(unsigned(knn_set_2_0_V_read),8));
    tmp_8_3_1_cast_fu_356_p1 <= std_logic_vector(resize(unsigned(knn_set_3_1_V_read),7));
    tmp_8_3_2_cast_fu_360_p1 <= std_logic_vector(resize(unsigned(knn_set_3_2_V_read),7));
    tmp_8_3_cast_fu_380_p1 <= std_logic_vector(resize(unsigned(knn_set_3_0_V_read),8));
    tmp_8_4_1_cast_fu_411_p1 <= std_logic_vector(resize(unsigned(knn_set_4_1_V_read),7));
    tmp_8_4_2_cast_fu_415_p1 <= std_logic_vector(resize(unsigned(knn_set_4_2_V_read),7));
    tmp_8_4_cast_fu_407_p1 <= std_logic_vector(resize(unsigned(knn_set_4_0_V_read),8));
    tmp_8_5_1_cast_fu_441_p1 <= std_logic_vector(resize(unsigned(knn_set_5_1_V_read),7));
    tmp_8_5_2_cast_fu_445_p1 <= std_logic_vector(resize(unsigned(knn_set_5_2_V_read),7));
    tmp_8_5_cast_fu_486_p1 <= std_logic_vector(resize(unsigned(knn_set_5_0_V_read),8));
    tmp_8_6_1_cast_fu_538_p1 <= std_logic_vector(resize(unsigned(knn_set_6_1_V_read),7));
    tmp_8_6_2_cast_fu_542_p1 <= std_logic_vector(resize(unsigned(knn_set_6_2_V_read),7));
    tmp_8_6_cast_fu_534_p1 <= std_logic_vector(resize(unsigned(knn_set_6_0_V_read),8));
    tmp_8_7_1_cast_fu_580_p1 <= std_logic_vector(resize(unsigned(knn_set_7_1_V_read),7));
    tmp_8_7_2_cast_fu_584_p1 <= std_logic_vector(resize(unsigned(knn_set_7_2_V_read),7));
    tmp_8_7_cast_fu_576_p1 <= std_logic_vector(resize(unsigned(knn_set_7_0_V_read),8));
    tmp_8_8_1_cast_fu_604_p1 <= std_logic_vector(resize(unsigned(knn_set_8_1_V_read),7));
    tmp_8_8_2_cast_fu_608_p1 <= std_logic_vector(resize(unsigned(knn_set_8_2_V_read),7));
    tmp_8_8_cast_fu_652_p1 <= std_logic_vector(resize(unsigned(knn_set_8_0_V_read),8));
    tmp_8_9_1_cast_fu_683_p1 <= std_logic_vector(resize(unsigned(knn_set_9_1_V_read),7));
    tmp_8_9_2_cast_fu_687_p1 <= std_logic_vector(resize(unsigned(knn_set_9_2_V_read),7));
    tmp_8_9_cast_fu_679_p1 <= std_logic_vector(resize(unsigned(knn_set_9_0_V_read),8));
    tmp_8_cast_fu_258_p1 <= std_logic_vector(resize(unsigned(knn_set_0_0_V_read),8));
    tmp_cast_fu_276_p1 <= std_logic_vector(resize(unsigned(tmp_fu_270_p2),8));
    tmp_fu_270_p2 <= std_logic_vector(unsigned(tmp_8_0_2_cast_fu_266_p1) + unsigned(tmp_8_0_1_cast_fu_262_p1));
    tmp_s_fu_465_p2 <= (tmp_6_3_reg_762 or tmp_6_2_reg_757);
end behav;
