{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/cnn_sw.cpp",
      "..\/..\/kernel.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cin_load13.vhd",
      "impl\/vhdl\/cin_load13_cin_buibs.vhd",
      "impl\/vhdl\/cin_load_ddr_read.vhd",
      "impl\/vhdl\/cin_load_fifo_write.vhd",
      "impl\/vhdl\/conv.vhd",
      "impl\/vhdl\/conv_core.vhd",
      "impl\/vhdl\/cout_write.vhd",
      "impl\/vhdl\/cout_write_cout_bWhU.vhd",
      "impl\/vhdl\/cout_write_ddr_write.vhd",
      "impl\/vhdl\/cout_write_fifo_read.vhd",
      "impl\/vhdl\/engine.vhd",
      "impl\/vhdl\/fifo_w58_d2_A.vhd",
      "impl\/vhdl\/fifo_w58_d6_A.vhd",
      "impl\/vhdl\/fifo_w192_d16_A.vhd",
      "impl\/vhdl\/fifo_w256_d16_A.vhd",
      "impl\/vhdl\/fifo_w256_d64_A.vhd",
      "impl\/vhdl\/fifo_w256_d128_A.vhd",
      "impl\/vhdl\/kernel.vhd",
      "impl\/vhdl\/kernel_cin_local_0.vhd",
      "impl\/vhdl\/kernel_cout_local_0.vhd",
      "impl\/vhdl\/kernel_weight_locvdy.vhd",
      "impl\/vhdl\/maxpool_w2.vhd",
      "impl\/vhdl\/pool.vhd",
      "impl\/vhdl\/relu.vhd",
      "impl\/vhdl\/relu_beta_buf_0.vhd",
      "impl\/vhdl\/start_for_conv_U0.vhd",
      "impl\/vhdl\/start_for_cout_wrYie.vhd",
      "impl\/vhdl\/start_for_pool_U0.vhd",
      "impl\/vhdl\/start_for_relu_U0.vhd",
      "impl\/vhdl\/top_kernel_ama_adpcA.vhd",
      "impl\/vhdl\/top_kernel_config.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_dcmp_6Mgi.vhd",
      "impl\/vhdl\/top_kernel_dmul_6Lf8.vhd",
      "impl\/vhdl\/top_kernel_fadd_3rcU.vhd",
      "impl\/vhdl\/top_kernel_fcmp_3KfY.vhd",
      "impl\/vhdl\/top_kernel_fmul_3sc4.vhd",
      "impl\/vhdl\/top_kernel_fpext_JfO.vhd",
      "impl\/vhdl\/top_kernel_fptrunIfE.vhd",
      "impl\/vhdl\/top_kernel_gcontrol_m_axi.vhd",
      "impl\/vhdl\/top_kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/top_kernel_gmem2_m_axi.vhd",
      "impl\/vhdl\/top_kernel_mul_13Ee0.vhd",
      "impl\/vhdl\/top_kernel_mul_13OgC.vhd",
      "impl\/vhdl\/top_kernel_mul_16cud.vhd",
      "impl\/vhdl\/top_kernel_mul_16dEe.vhd",
      "impl\/vhdl\/top_kernel_mul_29Ffa.vhd",
      "impl\/vhdl\/top_kernel_mul_31Shg.vhd",
      "impl\/vhdl\/top_kernel_mul_32bkb.vhd",
      "impl\/vhdl\/top_kernel_mul_32eOg.vhd",
      "impl\/vhdl\/top_kernel_mul_32g8j.vhd",
      "impl\/vhdl\/top_kernel_mul_32Ngs.vhd",
      "impl\/vhdl\/top_kernel_mul_32PgM.vhd",
      "impl\/vhdl\/top_kernel_mul_32UhA.vhd",
      "impl\/vhdl\/top_kernel_mul_34DeQ.vhd",
      "impl\/vhdl\/top_kernel_mul_45Gfk.vhd",
      "impl\/vhdl\/top_kernel_mul_muhbi.vhd",
      "impl\/vhdl\/top_kernel_mul_muHfu.vhd",
      "impl\/vhdl\/top_kernel_mul_muocq.vhd",
      "impl\/vhdl\/top_kernel_mul_muqcK.vhd",
      "impl\/vhdl\/top_kernel_mul_muudo.vhd",
      "impl\/vhdl\/top_kernel_mul_muVhK.vhd",
      "impl\/vhdl\/top_kernel_mux_83tde.vhd",
      "impl\/vhdl\/top_kernel_udiv_3kbM.vhd",
      "impl\/vhdl\/top_kernel_udiv_3Thq.vhd",
      "impl\/vhdl\/top_kernel_urem_2Rg6.vhd",
      "impl\/vhdl\/top_kernel_urem_3QgW.vhd",
      "impl\/vhdl\/top_kernel_urem_5fYi.vhd",
      "impl\/vhdl\/weight_load.vhd",
      "impl\/vhdl\/weight_load_beta_mb6.vhd",
      "impl\/vhdl\/weight_load_bias_wri.vhd",
      "impl\/vhdl\/weight_load_conv_wei.vhd",
      "impl\/vhdl\/weight_load_weighlbW.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cin_load13.v",
      "impl\/verilog\/cin_load13_cin_buibs.v",
      "impl\/verilog\/cin_load_ddr_read.v",
      "impl\/verilog\/cin_load_fifo_write.v",
      "impl\/verilog\/conv.v",
      "impl\/verilog\/conv_core.v",
      "impl\/verilog\/cout_write.v",
      "impl\/verilog\/cout_write_cout_bWhU.v",
      "impl\/verilog\/cout_write_ddr_write.v",
      "impl\/verilog\/cout_write_fifo_read.v",
      "impl\/verilog\/engine.v",
      "impl\/verilog\/fifo_w58_d2_A.v",
      "impl\/verilog\/fifo_w58_d6_A.v",
      "impl\/verilog\/fifo_w192_d16_A.v",
      "impl\/verilog\/fifo_w256_d16_A.v",
      "impl\/verilog\/fifo_w256_d64_A.v",
      "impl\/verilog\/fifo_w256_d128_A.v",
      "impl\/verilog\/kernel.v",
      "impl\/verilog\/kernel_cin_local_0.v",
      "impl\/verilog\/kernel_cout_local_0.v",
      "impl\/verilog\/kernel_weight_locvdy.v",
      "impl\/verilog\/maxpool_w2.v",
      "impl\/verilog\/pool.v",
      "impl\/verilog\/relu.v",
      "impl\/verilog\/relu_beta_buf_0.v",
      "impl\/verilog\/start_for_conv_U0.v",
      "impl\/verilog\/start_for_cout_wrYie.v",
      "impl\/verilog\/start_for_pool_U0.v",
      "impl\/verilog\/start_for_relu_U0.v",
      "impl\/verilog\/top_kernel_ama_adpcA.v",
      "impl\/verilog\/top_kernel_config.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_dcmp_6Mgi.v",
      "impl\/verilog\/top_kernel_dmul_6Lf8.v",
      "impl\/verilog\/top_kernel_fadd_3rcU.v",
      "impl\/verilog\/top_kernel_fcmp_3KfY.v",
      "impl\/verilog\/top_kernel_fmul_3sc4.v",
      "impl\/verilog\/top_kernel_fpext_JfO.v",
      "impl\/verilog\/top_kernel_fptrunIfE.v",
      "impl\/verilog\/top_kernel_gcontrol_m_axi.v",
      "impl\/verilog\/top_kernel_gmem1_m_axi.v",
      "impl\/verilog\/top_kernel_gmem2_m_axi.v",
      "impl\/verilog\/top_kernel_mul_13Ee0.v",
      "impl\/verilog\/top_kernel_mul_13OgC.v",
      "impl\/verilog\/top_kernel_mul_16cud.v",
      "impl\/verilog\/top_kernel_mul_16dEe.v",
      "impl\/verilog\/top_kernel_mul_29Ffa.v",
      "impl\/verilog\/top_kernel_mul_31Shg.v",
      "impl\/verilog\/top_kernel_mul_32bkb.v",
      "impl\/verilog\/top_kernel_mul_32eOg.v",
      "impl\/verilog\/top_kernel_mul_32g8j.v",
      "impl\/verilog\/top_kernel_mul_32Ngs.v",
      "impl\/verilog\/top_kernel_mul_32PgM.v",
      "impl\/verilog\/top_kernel_mul_32UhA.v",
      "impl\/verilog\/top_kernel_mul_34DeQ.v",
      "impl\/verilog\/top_kernel_mul_45Gfk.v",
      "impl\/verilog\/top_kernel_mul_muhbi.v",
      "impl\/verilog\/top_kernel_mul_muHfu.v",
      "impl\/verilog\/top_kernel_mul_muocq.v",
      "impl\/verilog\/top_kernel_mul_muqcK.v",
      "impl\/verilog\/top_kernel_mul_muudo.v",
      "impl\/verilog\/top_kernel_mul_muVhK.v",
      "impl\/verilog\/top_kernel_mux_83tde.v",
      "impl\/verilog\/top_kernel_udiv_3kbM.v",
      "impl\/verilog\/top_kernel_udiv_3Thq.v",
      "impl\/verilog\/top_kernel_urem_2Rg6.v",
      "impl\/verilog\/top_kernel_urem_3QgW.v",
      "impl\/verilog\/top_kernel_urem_5fYi.v",
      "impl\/verilog\/weight_load.v",
      "impl\/verilog\/weight_load_beta_mb6.v",
      "impl\/verilog\/weight_load_bias_wri.v",
      "impl\/verilog\/weight_load_conv_wei.v",
      "impl\/verilog\/weight_load_weighlbW.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_kernel_ap_dcmp_1_no_dsp_64_ip.tcl",
      "impl\/misc\/top_kernel_ap_dmul_14_max_dsp_64_ip.tcl",
      "impl\/misc\/top_kernel_ap_fadd_9_full_dsp_32_ip.tcl",
      "impl\/misc\/top_kernel_ap_fcmp_1_no_dsp_32_ip.tcl",
      "impl\/misc\/top_kernel_ap_fmul_5_max_dsp_32_ip.tcl",
      "impl\/misc\/top_kernel_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/top_kernel_ap_fptrunc_1_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "E:\/UCLA\/FlexCNN_Syn\/FlexCNN\/HLS_Codes\/pose_prj\/solution1\/.autopilot\/db\/top_kernel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": true,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "top_kernel_ap_dcmp_1_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name top_kernel_ap_dcmp_1_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_dmul_14_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_kernel_ap_dmul_14_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_fadd_9_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_kernel_ap_fadd_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_fcmp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name top_kernel_ap_fcmp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_fmul_5_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_kernel_ap_fmul_5_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_kernel_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_kernel_ap_fptrunc_1_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_kernel_ap_fptrunc_1_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_gmem1 m_axi_gmem3 m_axi_gmem2 m_axi_gcontrol",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gcontrol": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gcontrol",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GCONTROL",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_gmem1": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem1",
      "data_width": "512",
      "param_prefix": "C_M_AXI_GMEM1",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "512",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "512",
        "WID": "1",
        "WSTRB": "64",
        "WUSER": "1"
      }
    },
    "m_axi_gmem2": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem2",
      "data_width": "512",
      "param_prefix": "C_M_AXI_GMEM2",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "512",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "512",
        "WID": "1",
        "WSTRB": "64",
        "WUSER": "1"
      }
    },
    "m_axi_gmem3": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem3",
      "data_width": "512",
      "param_prefix": "C_M_AXI_GMEM3",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "512",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "512",
        "WID": "1",
        "WSTRB": "64",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "global_cin_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_cin_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_cin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of global_cin_V"
            }]
        },
        {
          "offset": "0x14",
          "name": "global_cin_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_cin_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_cin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of global_cin_V"
            }]
        },
        {
          "offset": "0x1c",
          "name": "global_prev_cin_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_prev_cin_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_prev_cin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of global_prev_cin_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "global_prev_cin_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_prev_cin_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_prev_cin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of global_prev_cin_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "global_cout_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_cout_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_cout_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of global_cout_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "global_cout_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_cout_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_cout_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of global_cout_V"
            }]
        },
        {
          "offset": "0x34",
          "name": "global_weight_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_weight_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_weight_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of global_weight_V"
            }]
        },
        {
          "offset": "0x38",
          "name": "global_weight_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_weight_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_weight_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of global_weight_V"
            }]
        },
        {
          "offset": "0x40",
          "name": "global_bias_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_bias_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_bias_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of global_bias_V"
            }]
        },
        {
          "offset": "0x44",
          "name": "global_bias_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of global_bias_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "global_bias_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of global_bias_V"
            }]
        },
        {
          "offset": "0x4c",
          "name": "layer_config_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of layer_config_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_config_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of layer_config_V"
            }]
        },
        {
          "offset": "0x50",
          "name": "layer_config_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of layer_config_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer_config_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of layer_config_V"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gcontrol_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gcontrol_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gcontrol_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gcontrol_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gcontrol_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gcontrol_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gcontrol_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gcontrol_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gcontrol_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gcontrol_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gcontrol_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gcontrol_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gcontrol_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gcontrol_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gcontrol_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gcontrol_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gcontrol_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gcontrol_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gcontrol_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gcontrol_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "global_cin_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem1",
      "dataWidth": "64"
    },
    "global_prev_cin_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "28",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem3",
      "dataWidth": "64"
    },
    "global_cout_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem1",
      "dataWidth": "64"
    },
    "global_weight_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "52",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem2",
      "dataWidth": "64"
    },
    "global_bias_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem2",
      "dataWidth": "64"
    },
    "layer_config_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "76",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gcontrol",
      "dataWidth": "64"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "gmem1": {
      "interfaceRef": "m_axi_gmem1",
      "dir": "inout"
    },
    "gmem3": {
      "interfaceRef": "m_axi_gmem3",
      "dir": "inout"
    },
    "gmem2": {
      "interfaceRef": "m_axi_gmem2",
      "dir": "inout"
    },
    "gcontrol": {
      "interfaceRef": "m_axi_gcontrol",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "Instances": [{
          "ModuleName": "engine",
          "InstanceName": "grp_engine_fu_228",
          "Instances": [
            {
              "ModuleName": "pool",
              "InstanceName": "pool_U0",
              "Instances": [{
                  "ModuleName": "maxpool_w2",
                  "InstanceName": "grp_maxpool_w2_fu_286"
                }]
            },
            {
              "ModuleName": "cout_write",
              "InstanceName": "cout_write_U0",
              "Instances": [
                {
                  "ModuleName": "cout_write_ddr_write",
                  "InstanceName": "grp_cout_write_ddr_write_fu_371"
                },
                {
                  "ModuleName": "cout_write_fifo_read",
                  "InstanceName": "grp_cout_write_fifo_read_fu_394"
                }
              ]
            },
            {
              "ModuleName": "relu",
              "InstanceName": "relu_U0"
            },
            {
              "ModuleName": "cin_load13",
              "InstanceName": "cin_load13_U0",
              "Instances": [
                {
                  "ModuleName": "cin_load_ddr_read",
                  "InstanceName": "grp_cin_load_ddr_read_fu_657"
                },
                {
                  "ModuleName": "cin_load_fifo_write",
                  "InstanceName": "grp_cin_load_fifo_write_fu_682"
                }
              ]
            },
            {
              "ModuleName": "conv",
              "InstanceName": "conv_U0",
              "Instances": [{
                  "ModuleName": "kernel",
                  "InstanceName": "grp_kernel_fu_248",
                  "Instances": [{
                      "ModuleName": "conv_core",
                      "InstanceName": "grp_conv_core_fu_869"
                    }]
                }]
            },
            {
              "ModuleName": "weight_load",
              "InstanceName": "weight_load_U0",
              "Instances": [
                {
                  "ModuleName": "weight_load_conv_wei",
                  "InstanceName": "grp_weight_load_conv_wei_fu_522"
                },
                {
                  "ModuleName": "weight_load_bias_wri",
                  "InstanceName": "grp_weight_load_bias_wri_fu_531"
                },
                {
                  "ModuleName": "weight_load_bias_wri",
                  "InstanceName": "grp_weight_load_bias_wri_fu_542"
                }
              ]
            }
          ]
        }]
    },
    "Metrics": {
      "cin_load_ddr_read": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "3.484"
        },
        "Loops": [
          {
            "Name": "memcpy.gep.global_cin.V",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "L_memcpy.cin_burst_buf.V.addr1.global_cin.V",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "72"
          },
          {
            "Name": "memcpy.gep.global_cin.V",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "33",
          "FF": "13622",
          "LUT": "7770"
        }
      },
      "cin_load_fifo_write": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.129"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "1731",
          "LUT": "879"
        }
      },
      "cin_load13": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.129"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "42",
          "FF": "20062",
          "LUT": "12293",
          "URAM": "16"
        }
      },
      "weight_load_conv_wei": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.514"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "29"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "2115",
          "LUT": "1055"
        }
      },
      "weight_load_bias_wri": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.266"
        },
        "Loops": [{
            "Name": "bias_write_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "741",
          "LUT": "246",
          "DSP48E": "0"
        }
      },
      "weight_load": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.514"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "memcpy.beta_conv_burst_buf.V.addr.global_bias.V",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "4097",
                "Latency": "0 ~ 4097",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.beta_conv_burst_buf.V.addr.global_bias.V",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "4097",
                "Latency": "0 ~ 4097",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.gamma_conv_burst_buf.V.addr.global_bias.V",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "4097",
                "Latency": "0 ~ 4097",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.weight_burst_buf2.V.addr.global_weight.V",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "memcpy.weight_burst_buf2.V.addr.global_weight.V",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "21",
          "FF": "13336",
          "LUT": "4811",
          "URAM": "24"
        }
      },
      "conv_core": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.940"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepthMin": "6",
                        "PipelineDepthMax": "1638381",
                        "PipelineDepth": "6 ~ 1638381",
                        "Loops": [{
                            "Name": "conv_kernel_loop",
                            "TripCount": "",
                            "LatencyMin": "0",
                            "LatencyMax": "1638375",
                            "Latency": "0 ~ 1638375",
                            "PipelineII": "",
                            "PipelineDepth": "25"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "7",
          "FF": "3457",
          "LUT": "2620",
          "BRAM_18K": "0"
        }
      },
      "kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "3.511"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.2.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.2.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "1",
                        "PipelineDepth": "3"
                      }]
                  }]
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "6"
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.4.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "Loop 1.4.1.1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "1",
                        "PipelineDepth": "5"
                      }]
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "384",
          "DSP48E": "17",
          "FF": "11316",
          "LUT": "8953"
        }
      },
      "conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.143"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "1",
                    "PipelineDepth": "2"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "384",
          "DSP48E": "17",
          "FF": "12279",
          "LUT": "10566"
        }
      },
      "relu": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.129"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "48"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "34",
          "DSP48E": "128",
          "FF": "23923",
          "LUT": "16600"
        }
      },
      "maxpool_w2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "3.644"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "7",
          "FF": "26701",
          "LUT": "10640"
        }
      },
      "pool": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "4.129"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "7",
          "FF": "29221",
          "LUT": "12919"
        }
      },
      "cout_write_fifo_read": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "5.349"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "22"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "19"
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "19"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "15",
          "FF": "5177",
          "LUT": "6064"
        }
      },
      "cout_write_ddr_write": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.940"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr.33",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr.45",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr.79",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr.611",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "memcpy.global_cout.V.cout_burst_buf.V.addr.57",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "63",
          "FF": "11242",
          "LUT": "6809"
        }
      },
      "cout_write": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "5.349"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "78",
          "FF": "20908",
          "LUT": "14902",
          "URAM": "16"
        }
      },
      "engine": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "5.349"
        },
        "Area": {
          "BRAM_18K": "578",
          "DSP48E": "293",
          "FF": "122713",
          "LUT": "74571",
          "URAM": "56"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "5.349"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "5",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "memcpy.config.gep.layer_config.V",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "2147483646",
                "Latency": "0 ~ 2147483646",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "586",
          "DSP48E": "293",
          "FF": "125322",
          "LUT": "77566",
          "URAM": "56"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "top_kernel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-11-05 03:56:04 -0600",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
