ARM GAS  /tmp/ccCbvBFD.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_cortex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_NVIC_SetPriorityGrouping
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_NVIC_SetPriorityGrouping:
  24              	.LFB64:
  25              		.file 1 "Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c"
   1:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
   2:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
   3:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @file    stm32f1xx_hal_cortex.c
   4:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @author  MCD Application Team
   5:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @version V1.1.1
   6:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @date    12-May-2017
   7:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   8:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   9:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          functionalities of the CORTEX:
  10:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
  11:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Peripheral Control functions 
  12:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  13:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @verbatim  
  14:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  15:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                         ##### How to use this driver #####
  16:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  17:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  18:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  19:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  20:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ===========================================================
  21:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]     
  22:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  23:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     The Cortex-M3 exceptions are managed by CMSIS functions.
  24:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  25:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  26:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         function according to the following table.
  27:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  28:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  29:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  30:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
  31:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  32:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  33:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
ARM GAS  /tmp/ccCbvBFD.s 			page 2


  34:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  35:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest preemption priority
  36:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest sub priority
  37:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  38:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
  39:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  40:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  41:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ========================================================
  42:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
  43:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  44:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****            
  45:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  46:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        is a CMSIS function that:
  47:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  48:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  49:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  50:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  51:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  52:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  53:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
  54:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  55:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  56:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  57:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        inside the stm32f1xx_hal_cortex.h file.
  58:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  59:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  60:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  61:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  62:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  63:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  64:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                             
  65:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  66:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  67:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  68:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  69:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @endverbatim
  70:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  71:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @attention
  72:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  73:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  74:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  75:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  76:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * are permitted provided that the following conditions are met:
  77:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  78:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer.
  79:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  80:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      this list of conditions and the following disclaimer in the documentation
  81:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      and/or other materials provided with the distribution.
  82:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  83:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      may be used to endorse or promote products derived from this software
  84:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *      without specific prior written permission.
  85:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  86:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  87:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  88:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  89:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  90:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/ccCbvBFD.s 			page 3


  91:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  92:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  93:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  94:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  95:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  96:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  97:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  98:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
  99:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 100:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 101:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #include "stm32f1xx_hal.h"
 102:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 103:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @addtogroup STM32F1xx_HAL_Driver
 104:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 105:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 106:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 107:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
 108:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 109:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 110:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 111:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 112:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 113:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 114:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 115:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 116:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 117:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 118:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 119:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 120:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 121:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 122:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 123:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 124:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 125:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 126:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 127:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions 
 128:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 129:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim    
 130:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 131:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 132:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 133:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 134:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 135:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       Systick functionalities 
 136:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 137:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 138:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 139:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 140:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 141:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 142:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 143:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 144:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         using the required unlock sequence.
 145:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length. 
 146:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 147:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
ARM GAS  /tmp/ccCbvBFD.s 			page 4


 148:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    4 bits for subpriority
 149:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 150:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    3 bits for subpriority
 151:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 152:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    2 bits for subpriority
 153:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 154:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    1 bits for subpriority
 155:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 156:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    0 bits for subpriority
 157:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 158:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 159:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 160:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 161:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 162:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
  26              		.loc 1 162 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
  32              	.LBB40:
  33              	.LBB41:
  34              		.file 2 "Libraries/CMSIS/Include/core_cm3.h"
   1:Libraries/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Libraries/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Libraries/CMSIS/Include/core_cm3.h ****  * @version  V4.30
   5:Libraries/CMSIS/Include/core_cm3.h ****  * @date     20. October 2015
   6:Libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Libraries/CMSIS/Include/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Libraries/CMSIS/Include/core_cm3.h **** 
   9:Libraries/CMSIS/Include/core_cm3.h ****    All rights reserved.
  10:Libraries/CMSIS/Include/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:Libraries/CMSIS/Include/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:Libraries/CMSIS/Include/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:Libraries/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:Libraries/CMSIS/Include/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Libraries/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:Libraries/CMSIS/Include/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:Libraries/CMSIS/Include/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Libraries/CMSIS/Include/core_cm3.h ****      to endorse or promote products derived from this software without
  19:Libraries/CMSIS/Include/core_cm3.h ****      specific prior written permission.
  20:Libraries/CMSIS/Include/core_cm3.h ****    *
  21:Libraries/CMSIS/Include/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Libraries/CMSIS/Include/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Libraries/CMSIS/Include/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Libraries/CMSIS/Include/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Libraries/CMSIS/Include/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Libraries/CMSIS/Include/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Libraries/CMSIS/Include/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Libraries/CMSIS/Include/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Libraries/CMSIS/Include/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Libraries/CMSIS/Include/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Libraries/CMSIS/Include/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Libraries/CMSIS/Include/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 5


  34:Libraries/CMSIS/Include/core_cm3.h **** 
  35:Libraries/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:Libraries/CMSIS/Include/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Libraries/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Libraries/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Libraries/CMSIS/Include/core_cm3.h **** #endif
  40:Libraries/CMSIS/Include/core_cm3.h **** 
  41:Libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:Libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:Libraries/CMSIS/Include/core_cm3.h **** 
  44:Libraries/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  45:Libraries/CMSIS/Include/core_cm3.h **** 
  46:Libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  47:Libraries/CMSIS/Include/core_cm3.h ****  extern "C" {
  48:Libraries/CMSIS/Include/core_cm3.h **** #endif
  49:Libraries/CMSIS/Include/core_cm3.h **** 
  50:Libraries/CMSIS/Include/core_cm3.h **** /**
  51:Libraries/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Libraries/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Libraries/CMSIS/Include/core_cm3.h **** 
  54:Libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Libraries/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Libraries/CMSIS/Include/core_cm3.h **** 
  57:Libraries/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Libraries/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:Libraries/CMSIS/Include/core_cm3.h **** 
  60:Libraries/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Libraries/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:Libraries/CMSIS/Include/core_cm3.h ****  */
  63:Libraries/CMSIS/Include/core_cm3.h **** 
  64:Libraries/CMSIS/Include/core_cm3.h **** 
  65:Libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  66:Libraries/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  67:Libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  68:Libraries/CMSIS/Include/core_cm3.h **** /**
  69:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  70:Libraries/CMSIS/Include/core_cm3.h ****   @{
  71:Libraries/CMSIS/Include/core_cm3.h ****  */
  72:Libraries/CMSIS/Include/core_cm3.h **** 
  73:Libraries/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:Libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Libraries/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:Libraries/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Libraries/CMSIS/Include/core_cm3.h **** 
  79:Libraries/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:Libraries/CMSIS/Include/core_cm3.h **** 
  81:Libraries/CMSIS/Include/core_cm3.h **** 
  82:Libraries/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  83:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:Libraries/CMSIS/Include/core_cm3.h **** 
  87:Libraries/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
ARM GAS  /tmp/ccCbvBFD.s 			page 6


  91:Libraries/CMSIS/Include/core_cm3.h **** 
  92:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  93:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:Libraries/CMSIS/Include/core_cm3.h **** 
  97:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:Libraries/CMSIS/Include/core_cm3.h **** 
 102:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 103:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:Libraries/CMSIS/Include/core_cm3.h **** 
 106:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 107:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:Libraries/CMSIS/Include/core_cm3.h **** 
 111:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 112:Libraries/CMSIS/Include/core_cm3.h ****   #define __packed
 113:Libraries/CMSIS/Include/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Libraries/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Libraries/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:Libraries/CMSIS/Include/core_cm3.h **** 
 117:Libraries/CMSIS/Include/core_cm3.h **** #else
 118:Libraries/CMSIS/Include/core_cm3.h ****   #error Unknown compiler
 119:Libraries/CMSIS/Include/core_cm3.h **** #endif
 120:Libraries/CMSIS/Include/core_cm3.h **** 
 121:Libraries/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Libraries/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
 123:Libraries/CMSIS/Include/core_cm3.h **** */
 124:Libraries/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
 125:Libraries/CMSIS/Include/core_cm3.h **** 
 126:Libraries/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
 127:Libraries/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 130:Libraries/CMSIS/Include/core_cm3.h **** 
 131:Libraries/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Libraries/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 135:Libraries/CMSIS/Include/core_cm3.h **** 
 136:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 137:Libraries/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 140:Libraries/CMSIS/Include/core_cm3.h **** 
 141:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:Libraries/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 143:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 145:Libraries/CMSIS/Include/core_cm3.h **** 
 146:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 147:Libraries/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
ARM GAS  /tmp/ccCbvBFD.s 			page 7


 148:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 150:Libraries/CMSIS/Include/core_cm3.h **** 
 151:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 152:Libraries/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 153:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 155:Libraries/CMSIS/Include/core_cm3.h **** 
 156:Libraries/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 157:Libraries/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:Libraries/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 160:Libraries/CMSIS/Include/core_cm3.h **** 
 161:Libraries/CMSIS/Include/core_cm3.h **** #endif
 162:Libraries/CMSIS/Include/core_cm3.h **** 
 163:Libraries/CMSIS/Include/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Libraries/CMSIS/Include/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Libraries/CMSIS/Include/core_cm3.h **** 
 166:Libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 167:Libraries/CMSIS/Include/core_cm3.h **** }
 168:Libraries/CMSIS/Include/core_cm3.h **** #endif
 169:Libraries/CMSIS/Include/core_cm3.h **** 
 170:Libraries/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:Libraries/CMSIS/Include/core_cm3.h **** 
 172:Libraries/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:Libraries/CMSIS/Include/core_cm3.h **** 
 174:Libraries/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:Libraries/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:Libraries/CMSIS/Include/core_cm3.h **** 
 177:Libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 178:Libraries/CMSIS/Include/core_cm3.h ****  extern "C" {
 179:Libraries/CMSIS/Include/core_cm3.h **** #endif
 180:Libraries/CMSIS/Include/core_cm3.h **** 
 181:Libraries/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 182:Libraries/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Libraries/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 184:Libraries/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:Libraries/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 187:Libraries/CMSIS/Include/core_cm3.h **** 
 188:Libraries/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:Libraries/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:Libraries/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 192:Libraries/CMSIS/Include/core_cm3.h **** 
 193:Libraries/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:Libraries/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:Libraries/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 197:Libraries/CMSIS/Include/core_cm3.h **** 
 198:Libraries/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:Libraries/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:Libraries/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:Libraries/CMSIS/Include/core_cm3.h ****   #endif
 202:Libraries/CMSIS/Include/core_cm3.h **** #endif
 203:Libraries/CMSIS/Include/core_cm3.h **** 
 204:Libraries/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
ARM GAS  /tmp/ccCbvBFD.s 			page 8


 205:Libraries/CMSIS/Include/core_cm3.h **** /**
 206:Libraries/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:Libraries/CMSIS/Include/core_cm3.h **** 
 208:Libraries/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:Libraries/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:Libraries/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:Libraries/CMSIS/Include/core_cm3.h **** */
 212:Libraries/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 213:Libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:Libraries/CMSIS/Include/core_cm3.h **** #else
 215:Libraries/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:Libraries/CMSIS/Include/core_cm3.h **** #endif
 217:Libraries/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:Libraries/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:Libraries/CMSIS/Include/core_cm3.h **** 
 220:Libraries/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 221:Libraries/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:Libraries/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:Libraries/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:Libraries/CMSIS/Include/core_cm3.h **** 
 225:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:Libraries/CMSIS/Include/core_cm3.h **** 
 227:Libraries/CMSIS/Include/core_cm3.h **** 
 228:Libraries/CMSIS/Include/core_cm3.h **** 
 229:Libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 230:Libraries/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 231:Libraries/CMSIS/Include/core_cm3.h ****   Core Register contain:
 232:Libraries/CMSIS/Include/core_cm3.h ****   - Core Register
 233:Libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 234:Libraries/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 235:Libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 236:Libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 237:Libraries/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 238:Libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 239:Libraries/CMSIS/Include/core_cm3.h **** /**
 240:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:Libraries/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:Libraries/CMSIS/Include/core_cm3.h **** */
 243:Libraries/CMSIS/Include/core_cm3.h **** 
 244:Libraries/CMSIS/Include/core_cm3.h **** /**
 245:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:Libraries/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 248:Libraries/CMSIS/Include/core_cm3.h ****   @{
 249:Libraries/CMSIS/Include/core_cm3.h ****  */
 250:Libraries/CMSIS/Include/core_cm3.h **** 
 251:Libraries/CMSIS/Include/core_cm3.h **** /**
 252:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:Libraries/CMSIS/Include/core_cm3.h ****  */
 254:Libraries/CMSIS/Include/core_cm3.h **** typedef union
 255:Libraries/CMSIS/Include/core_cm3.h **** {
 256:Libraries/CMSIS/Include/core_cm3.h ****   struct
 257:Libraries/CMSIS/Include/core_cm3.h ****   {
 258:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
ARM GAS  /tmp/ccCbvBFD.s 			page 9


 262:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:Libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:Libraries/CMSIS/Include/core_cm3.h **** } APSR_Type;
 267:Libraries/CMSIS/Include/core_cm3.h **** 
 268:Libraries/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 269:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:Libraries/CMSIS/Include/core_cm3.h **** 
 272:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:Libraries/CMSIS/Include/core_cm3.h **** 
 275:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:Libraries/CMSIS/Include/core_cm3.h **** 
 278:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:Libraries/CMSIS/Include/core_cm3.h **** 
 281:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:Libraries/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:Libraries/CMSIS/Include/core_cm3.h **** 
 284:Libraries/CMSIS/Include/core_cm3.h **** 
 285:Libraries/CMSIS/Include/core_cm3.h **** /**
 286:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Libraries/CMSIS/Include/core_cm3.h ****  */
 288:Libraries/CMSIS/Include/core_cm3.h **** typedef union
 289:Libraries/CMSIS/Include/core_cm3.h **** {
 290:Libraries/CMSIS/Include/core_cm3.h ****   struct
 291:Libraries/CMSIS/Include/core_cm3.h ****   {
 292:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Libraries/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 297:Libraries/CMSIS/Include/core_cm3.h **** 
 298:Libraries/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 299:Libraries/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Libraries/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Libraries/CMSIS/Include/core_cm3.h **** 
 302:Libraries/CMSIS/Include/core_cm3.h **** 
 303:Libraries/CMSIS/Include/core_cm3.h **** /**
 304:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Libraries/CMSIS/Include/core_cm3.h ****  */
 306:Libraries/CMSIS/Include/core_cm3.h **** typedef union
 307:Libraries/CMSIS/Include/core_cm3.h **** {
 308:Libraries/CMSIS/Include/core_cm3.h ****   struct
 309:Libraries/CMSIS/Include/core_cm3.h ****   {
 310:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
ARM GAS  /tmp/ccCbvBFD.s 			page 10


 319:Libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Libraries/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 322:Libraries/CMSIS/Include/core_cm3.h **** 
 323:Libraries/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 324:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:Libraries/CMSIS/Include/core_cm3.h **** 
 327:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:Libraries/CMSIS/Include/core_cm3.h **** 
 330:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:Libraries/CMSIS/Include/core_cm3.h **** 
 333:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:Libraries/CMSIS/Include/core_cm3.h **** 
 336:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:Libraries/CMSIS/Include/core_cm3.h **** 
 339:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:Libraries/CMSIS/Include/core_cm3.h **** 
 342:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:Libraries/CMSIS/Include/core_cm3.h **** 
 345:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:Libraries/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:Libraries/CMSIS/Include/core_cm3.h **** 
 348:Libraries/CMSIS/Include/core_cm3.h **** 
 349:Libraries/CMSIS/Include/core_cm3.h **** /**
 350:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:Libraries/CMSIS/Include/core_cm3.h ****  */
 352:Libraries/CMSIS/Include/core_cm3.h **** typedef union
 353:Libraries/CMSIS/Include/core_cm3.h **** {
 354:Libraries/CMSIS/Include/core_cm3.h ****   struct
 355:Libraries/CMSIS/Include/core_cm3.h ****   {
 356:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:Libraries/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:Libraries/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Libraries/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 362:Libraries/CMSIS/Include/core_cm3.h **** 
 363:Libraries/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 364:Libraries/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:Libraries/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:Libraries/CMSIS/Include/core_cm3.h **** 
 367:Libraries/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:Libraries/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:Libraries/CMSIS/Include/core_cm3.h **** 
 370:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:Libraries/CMSIS/Include/core_cm3.h **** 
 372:Libraries/CMSIS/Include/core_cm3.h **** 
 373:Libraries/CMSIS/Include/core_cm3.h **** /**
 374:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
ARM GAS  /tmp/ccCbvBFD.s 			page 11


 376:Libraries/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:Libraries/CMSIS/Include/core_cm3.h ****   @{
 378:Libraries/CMSIS/Include/core_cm3.h ****  */
 379:Libraries/CMSIS/Include/core_cm3.h **** 
 380:Libraries/CMSIS/Include/core_cm3.h **** /**
 381:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:Libraries/CMSIS/Include/core_cm3.h ****  */
 383:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 384:Libraries/CMSIS/Include/core_cm3.h **** {
 385:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:Libraries/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:Libraries/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 399:Libraries/CMSIS/Include/core_cm3.h **** 
 400:Libraries/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:Libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:Libraries/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:Libraries/CMSIS/Include/core_cm3.h **** 
 404:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:Libraries/CMSIS/Include/core_cm3.h **** 
 406:Libraries/CMSIS/Include/core_cm3.h **** 
 407:Libraries/CMSIS/Include/core_cm3.h **** /**
 408:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:Libraries/CMSIS/Include/core_cm3.h ****   @{
 412:Libraries/CMSIS/Include/core_cm3.h ****  */
 413:Libraries/CMSIS/Include/core_cm3.h **** 
 414:Libraries/CMSIS/Include/core_cm3.h **** /**
 415:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:Libraries/CMSIS/Include/core_cm3.h ****  */
 417:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 418:Libraries/CMSIS/Include/core_cm3.h **** {
 419:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
ARM GAS  /tmp/ccCbvBFD.s 			page 12


 433:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:Libraries/CMSIS/Include/core_cm3.h **** } SCB_Type;
 441:Libraries/CMSIS/Include/core_cm3.h **** 
 442:Libraries/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:Libraries/CMSIS/Include/core_cm3.h **** 
 446:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:Libraries/CMSIS/Include/core_cm3.h **** 
 449:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:Libraries/CMSIS/Include/core_cm3.h **** 
 452:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:Libraries/CMSIS/Include/core_cm3.h **** 
 455:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:Libraries/CMSIS/Include/core_cm3.h **** 
 458:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:Libraries/CMSIS/Include/core_cm3.h **** 
 462:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:Libraries/CMSIS/Include/core_cm3.h **** 
 465:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:Libraries/CMSIS/Include/core_cm3.h **** 
 468:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:Libraries/CMSIS/Include/core_cm3.h **** 
 471:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:Libraries/CMSIS/Include/core_cm3.h **** 
 474:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:Libraries/CMSIS/Include/core_cm3.h **** 
 477:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:Libraries/CMSIS/Include/core_cm3.h **** 
 480:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:Libraries/CMSIS/Include/core_cm3.h **** 
 483:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:Libraries/CMSIS/Include/core_cm3.h **** 
 486:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:Libraries/CMSIS/Include/core_cm3.h **** 
 489:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  /tmp/ccCbvBFD.s 			page 13


 490:Libraries/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:Libraries/CMSIS/Include/core_cm3.h **** 
 494:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:Libraries/CMSIS/Include/core_cm3.h **** #else
 497:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:Libraries/CMSIS/Include/core_cm3.h **** #endif
 500:Libraries/CMSIS/Include/core_cm3.h **** 
 501:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:Libraries/CMSIS/Include/core_cm3.h **** 
 505:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:Libraries/CMSIS/Include/core_cm3.h **** 
 508:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:Libraries/CMSIS/Include/core_cm3.h **** 
 511:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:Libraries/CMSIS/Include/core_cm3.h **** 
 514:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:Libraries/CMSIS/Include/core_cm3.h **** 
 517:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:Libraries/CMSIS/Include/core_cm3.h **** 
 520:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:Libraries/CMSIS/Include/core_cm3.h **** 
 523:Libraries/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 524:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:Libraries/CMSIS/Include/core_cm3.h **** 
 527:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:Libraries/CMSIS/Include/core_cm3.h **** 
 530:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:Libraries/CMSIS/Include/core_cm3.h **** 
 533:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:Libraries/CMSIS/Include/core_cm3.h **** 
 537:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:Libraries/CMSIS/Include/core_cm3.h **** 
 540:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:Libraries/CMSIS/Include/core_cm3.h **** 
 543:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:Libraries/CMSIS/Include/core_cm3.h **** 
 546:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
ARM GAS  /tmp/ccCbvBFD.s 			page 14


 547:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:Libraries/CMSIS/Include/core_cm3.h **** 
 549:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:Libraries/CMSIS/Include/core_cm3.h **** 
 552:Libraries/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:Libraries/CMSIS/Include/core_cm3.h **** 
 556:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:Libraries/CMSIS/Include/core_cm3.h **** 
 559:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:Libraries/CMSIS/Include/core_cm3.h **** 
 562:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:Libraries/CMSIS/Include/core_cm3.h **** 
 565:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:Libraries/CMSIS/Include/core_cm3.h **** 
 568:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:Libraries/CMSIS/Include/core_cm3.h **** 
 571:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:Libraries/CMSIS/Include/core_cm3.h **** 
 574:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:Libraries/CMSIS/Include/core_cm3.h **** 
 577:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:Libraries/CMSIS/Include/core_cm3.h **** 
 580:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:Libraries/CMSIS/Include/core_cm3.h **** 
 583:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:Libraries/CMSIS/Include/core_cm3.h **** 
 586:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:Libraries/CMSIS/Include/core_cm3.h **** 
 589:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:Libraries/CMSIS/Include/core_cm3.h **** 
 592:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:Libraries/CMSIS/Include/core_cm3.h **** 
 595:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:Libraries/CMSIS/Include/core_cm3.h **** 
 599:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:Libraries/CMSIS/Include/core_cm3.h **** 
 602:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
ARM GAS  /tmp/ccCbvBFD.s 			page 15


 604:Libraries/CMSIS/Include/core_cm3.h **** 
 605:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:Libraries/CMSIS/Include/core_cm3.h **** 
 609:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:Libraries/CMSIS/Include/core_cm3.h **** 
 612:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:Libraries/CMSIS/Include/core_cm3.h **** 
 615:Libraries/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:Libraries/CMSIS/Include/core_cm3.h **** 
 619:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:Libraries/CMSIS/Include/core_cm3.h **** 
 622:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:Libraries/CMSIS/Include/core_cm3.h **** 
 625:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:Libraries/CMSIS/Include/core_cm3.h **** 
 628:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:Libraries/CMSIS/Include/core_cm3.h **** 
 631:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:Libraries/CMSIS/Include/core_cm3.h **** 
 633:Libraries/CMSIS/Include/core_cm3.h **** 
 634:Libraries/CMSIS/Include/core_cm3.h **** /**
 635:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:Libraries/CMSIS/Include/core_cm3.h ****   @{
 639:Libraries/CMSIS/Include/core_cm3.h ****  */
 640:Libraries/CMSIS/Include/core_cm3.h **** 
 641:Libraries/CMSIS/Include/core_cm3.h **** /**
 642:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:Libraries/CMSIS/Include/core_cm3.h ****  */
 644:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 645:Libraries/CMSIS/Include/core_cm3.h **** {
 646:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:Libraries/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:Libraries/CMSIS/Include/core_cm3.h **** #else
 651:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:Libraries/CMSIS/Include/core_cm3.h **** #endif
 653:Libraries/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 654:Libraries/CMSIS/Include/core_cm3.h **** 
 655:Libraries/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:Libraries/CMSIS/Include/core_cm3.h **** 
 659:Libraries/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 16


 661:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:Libraries/CMSIS/Include/core_cm3.h **** 
 664:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:Libraries/CMSIS/Include/core_cm3.h **** 
 667:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:Libraries/CMSIS/Include/core_cm3.h **** 
 670:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:Libraries/CMSIS/Include/core_cm3.h **** 
 672:Libraries/CMSIS/Include/core_cm3.h **** 
 673:Libraries/CMSIS/Include/core_cm3.h **** /**
 674:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:Libraries/CMSIS/Include/core_cm3.h ****   @{
 678:Libraries/CMSIS/Include/core_cm3.h ****  */
 679:Libraries/CMSIS/Include/core_cm3.h **** 
 680:Libraries/CMSIS/Include/core_cm3.h **** /**
 681:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:Libraries/CMSIS/Include/core_cm3.h ****  */
 683:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 684:Libraries/CMSIS/Include/core_cm3.h **** {
 685:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:Libraries/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 690:Libraries/CMSIS/Include/core_cm3.h **** 
 691:Libraries/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:Libraries/CMSIS/Include/core_cm3.h **** 
 695:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:Libraries/CMSIS/Include/core_cm3.h **** 
 698:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:Libraries/CMSIS/Include/core_cm3.h **** 
 701:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:Libraries/CMSIS/Include/core_cm3.h **** 
 704:Libraries/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:Libraries/CMSIS/Include/core_cm3.h **** 
 708:Libraries/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 709:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:Libraries/CMSIS/Include/core_cm3.h **** 
 712:Libraries/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:Libraries/CMSIS/Include/core_cm3.h **** 
 716:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
ARM GAS  /tmp/ccCbvBFD.s 			page 17


 718:Libraries/CMSIS/Include/core_cm3.h **** 
 719:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:Libraries/CMSIS/Include/core_cm3.h **** 
 722:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:Libraries/CMSIS/Include/core_cm3.h **** 
 724:Libraries/CMSIS/Include/core_cm3.h **** 
 725:Libraries/CMSIS/Include/core_cm3.h **** /**
 726:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:Libraries/CMSIS/Include/core_cm3.h ****   @{
 730:Libraries/CMSIS/Include/core_cm3.h ****  */
 731:Libraries/CMSIS/Include/core_cm3.h **** 
 732:Libraries/CMSIS/Include/core_cm3.h **** /**
 733:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:Libraries/CMSIS/Include/core_cm3.h ****  */
 735:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 736:Libraries/CMSIS/Include/core_cm3.h **** {
 737:Libraries/CMSIS/Include/core_cm3.h ****   __OM  union
 738:Libraries/CMSIS/Include/core_cm3.h ****   {
 739:Libraries/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:Libraries/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:Libraries/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:Libraries/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:Libraries/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:Libraries/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:Libraries/CMSIS/Include/core_cm3.h **** } ITM_Type;
 770:Libraries/CMSIS/Include/core_cm3.h **** 
 771:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 18


 775:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:Libraries/CMSIS/Include/core_cm3.h **** 
 779:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:Libraries/CMSIS/Include/core_cm3.h **** 
 782:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:Libraries/CMSIS/Include/core_cm3.h **** 
 785:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:Libraries/CMSIS/Include/core_cm3.h **** 
 788:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:Libraries/CMSIS/Include/core_cm3.h **** 
 791:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:Libraries/CMSIS/Include/core_cm3.h **** 
 794:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:Libraries/CMSIS/Include/core_cm3.h **** 
 797:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:Libraries/CMSIS/Include/core_cm3.h **** 
 800:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:Libraries/CMSIS/Include/core_cm3.h **** 
 803:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:Libraries/CMSIS/Include/core_cm3.h **** 
 807:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:Libraries/CMSIS/Include/core_cm3.h **** 
 811:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:Libraries/CMSIS/Include/core_cm3.h **** 
 815:Libraries/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:Libraries/CMSIS/Include/core_cm3.h **** 
 819:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:Libraries/CMSIS/Include/core_cm3.h **** 
 822:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:Libraries/CMSIS/Include/core_cm3.h **** 
 825:Libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:Libraries/CMSIS/Include/core_cm3.h **** 
 827:Libraries/CMSIS/Include/core_cm3.h **** 
 828:Libraries/CMSIS/Include/core_cm3.h **** /**
 829:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
ARM GAS  /tmp/ccCbvBFD.s 			page 19


 832:Libraries/CMSIS/Include/core_cm3.h ****   @{
 833:Libraries/CMSIS/Include/core_cm3.h ****  */
 834:Libraries/CMSIS/Include/core_cm3.h **** 
 835:Libraries/CMSIS/Include/core_cm3.h **** /**
 836:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:Libraries/CMSIS/Include/core_cm3.h ****  */
 838:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 839:Libraries/CMSIS/Include/core_cm3.h **** {
 840:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:Libraries/CMSIS/Include/core_cm3.h **** } DWT_Type;
 864:Libraries/CMSIS/Include/core_cm3.h **** 
 865:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 866:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:Libraries/CMSIS/Include/core_cm3.h **** 
 869:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:Libraries/CMSIS/Include/core_cm3.h **** 
 872:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:Libraries/CMSIS/Include/core_cm3.h **** 
 875:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:Libraries/CMSIS/Include/core_cm3.h **** 
 878:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:Libraries/CMSIS/Include/core_cm3.h **** 
 881:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:Libraries/CMSIS/Include/core_cm3.h **** 
 884:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:Libraries/CMSIS/Include/core_cm3.h **** 
 887:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
ARM GAS  /tmp/ccCbvBFD.s 			page 20


 889:Libraries/CMSIS/Include/core_cm3.h **** 
 890:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:Libraries/CMSIS/Include/core_cm3.h **** 
 893:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:Libraries/CMSIS/Include/core_cm3.h **** 
 896:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:Libraries/CMSIS/Include/core_cm3.h **** 
 899:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:Libraries/CMSIS/Include/core_cm3.h **** 
 902:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:Libraries/CMSIS/Include/core_cm3.h **** 
 905:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:Libraries/CMSIS/Include/core_cm3.h **** 
 908:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:Libraries/CMSIS/Include/core_cm3.h **** 
 911:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:Libraries/CMSIS/Include/core_cm3.h **** 
 914:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:Libraries/CMSIS/Include/core_cm3.h **** 
 917:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:Libraries/CMSIS/Include/core_cm3.h **** 
 920:Libraries/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:Libraries/CMSIS/Include/core_cm3.h **** 
 924:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:Libraries/CMSIS/Include/core_cm3.h **** 
 928:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:Libraries/CMSIS/Include/core_cm3.h **** 
 932:Libraries/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:Libraries/CMSIS/Include/core_cm3.h **** 
 936:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:Libraries/CMSIS/Include/core_cm3.h **** 
 940:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:Libraries/CMSIS/Include/core_cm3.h **** 
 944:Libraries/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
ARM GAS  /tmp/ccCbvBFD.s 			page 21


 946:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:Libraries/CMSIS/Include/core_cm3.h **** 
 948:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:Libraries/CMSIS/Include/core_cm3.h **** 
 951:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:Libraries/CMSIS/Include/core_cm3.h **** 
 954:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:Libraries/CMSIS/Include/core_cm3.h **** 
 957:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:Libraries/CMSIS/Include/core_cm3.h **** 
 960:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:Libraries/CMSIS/Include/core_cm3.h **** 
 963:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:Libraries/CMSIS/Include/core_cm3.h **** 
 966:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:Libraries/CMSIS/Include/core_cm3.h **** 
 969:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:Libraries/CMSIS/Include/core_cm3.h **** 
 972:Libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:Libraries/CMSIS/Include/core_cm3.h **** 
 974:Libraries/CMSIS/Include/core_cm3.h **** 
 975:Libraries/CMSIS/Include/core_cm3.h **** /**
 976:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:Libraries/CMSIS/Include/core_cm3.h ****   @{
 980:Libraries/CMSIS/Include/core_cm3.h ****  */
 981:Libraries/CMSIS/Include/core_cm3.h **** 
 982:Libraries/CMSIS/Include/core_cm3.h **** /**
 983:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:Libraries/CMSIS/Include/core_cm3.h ****  */
 985:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
 986:Libraries/CMSIS/Include/core_cm3.h **** {
 987:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
ARM GAS  /tmp/ccCbvBFD.s 			page 22


1003:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:Libraries/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:Libraries/CMSIS/Include/core_cm3.h **** } TPI_Type;
1012:Libraries/CMSIS/Include/core_cm3.h **** 
1013:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:Libraries/CMSIS/Include/core_cm3.h **** 
1017:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:Libraries/CMSIS/Include/core_cm3.h **** 
1021:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:Libraries/CMSIS/Include/core_cm3.h **** 
1025:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:Libraries/CMSIS/Include/core_cm3.h **** 
1028:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:Libraries/CMSIS/Include/core_cm3.h **** 
1031:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:Libraries/CMSIS/Include/core_cm3.h **** 
1034:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:Libraries/CMSIS/Include/core_cm3.h **** 
1038:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:Libraries/CMSIS/Include/core_cm3.h **** 
1041:Libraries/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:Libraries/CMSIS/Include/core_cm3.h **** 
1045:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:Libraries/CMSIS/Include/core_cm3.h **** 
1049:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:Libraries/CMSIS/Include/core_cm3.h **** 
1052:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:Libraries/CMSIS/Include/core_cm3.h **** 
1055:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:Libraries/CMSIS/Include/core_cm3.h **** 
1058:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
ARM GAS  /tmp/ccCbvBFD.s 			page 23


1060:Libraries/CMSIS/Include/core_cm3.h **** 
1061:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:Libraries/CMSIS/Include/core_cm3.h **** 
1064:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:Libraries/CMSIS/Include/core_cm3.h **** 
1067:Libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:Libraries/CMSIS/Include/core_cm3.h **** 
1071:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:Libraries/CMSIS/Include/core_cm3.h **** 
1075:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:Libraries/CMSIS/Include/core_cm3.h **** 
1078:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:Libraries/CMSIS/Include/core_cm3.h **** 
1081:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:Libraries/CMSIS/Include/core_cm3.h **** 
1084:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:Libraries/CMSIS/Include/core_cm3.h **** 
1087:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:Libraries/CMSIS/Include/core_cm3.h **** 
1090:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:Libraries/CMSIS/Include/core_cm3.h **** 
1093:Libraries/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:Libraries/CMSIS/Include/core_cm3.h **** 
1097:Libraries/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:Libraries/CMSIS/Include/core_cm3.h **** 
1101:Libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:Libraries/CMSIS/Include/core_cm3.h **** 
1105:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:Libraries/CMSIS/Include/core_cm3.h **** 
1108:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:Libraries/CMSIS/Include/core_cm3.h **** 
1111:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:Libraries/CMSIS/Include/core_cm3.h **** 
1114:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 24


1117:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:Libraries/CMSIS/Include/core_cm3.h **** 
1120:Libraries/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:Libraries/CMSIS/Include/core_cm3.h **** 
1124:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:Libraries/CMSIS/Include/core_cm3.h **** 
1127:Libraries/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:Libraries/CMSIS/Include/core_cm3.h **** 
1129:Libraries/CMSIS/Include/core_cm3.h **** 
1130:Libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:Libraries/CMSIS/Include/core_cm3.h **** /**
1132:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:Libraries/CMSIS/Include/core_cm3.h ****   @{
1136:Libraries/CMSIS/Include/core_cm3.h ****  */
1137:Libraries/CMSIS/Include/core_cm3.h **** 
1138:Libraries/CMSIS/Include/core_cm3.h **** /**
1139:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:Libraries/CMSIS/Include/core_cm3.h ****  */
1141:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
1142:Libraries/CMSIS/Include/core_cm3.h **** {
1143:Libraries/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:Libraries/CMSIS/Include/core_cm3.h **** } MPU_Type;
1155:Libraries/CMSIS/Include/core_cm3.h **** 
1156:Libraries/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1157:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:Libraries/CMSIS/Include/core_cm3.h **** 
1160:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:Libraries/CMSIS/Include/core_cm3.h **** 
1163:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:Libraries/CMSIS/Include/core_cm3.h **** 
1166:Libraries/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1167:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:Libraries/CMSIS/Include/core_cm3.h **** 
1170:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:Libraries/CMSIS/Include/core_cm3.h **** 
1173:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccCbvBFD.s 			page 25


1174:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:Libraries/CMSIS/Include/core_cm3.h **** 
1176:Libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:Libraries/CMSIS/Include/core_cm3.h **** 
1180:Libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:Libraries/CMSIS/Include/core_cm3.h **** 
1184:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:Libraries/CMSIS/Include/core_cm3.h **** 
1187:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:Libraries/CMSIS/Include/core_cm3.h **** 
1190:Libraries/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:Libraries/CMSIS/Include/core_cm3.h **** 
1194:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:Libraries/CMSIS/Include/core_cm3.h **** 
1197:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:Libraries/CMSIS/Include/core_cm3.h **** 
1200:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:Libraries/CMSIS/Include/core_cm3.h **** 
1203:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:Libraries/CMSIS/Include/core_cm3.h **** 
1206:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:Libraries/CMSIS/Include/core_cm3.h **** 
1209:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:Libraries/CMSIS/Include/core_cm3.h **** 
1212:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:Libraries/CMSIS/Include/core_cm3.h **** 
1215:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:Libraries/CMSIS/Include/core_cm3.h **** 
1218:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:Libraries/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:Libraries/CMSIS/Include/core_cm3.h **** 
1221:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:Libraries/CMSIS/Include/core_cm3.h **** #endif
1223:Libraries/CMSIS/Include/core_cm3.h **** 
1224:Libraries/CMSIS/Include/core_cm3.h **** 
1225:Libraries/CMSIS/Include/core_cm3.h **** /**
1226:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:Libraries/CMSIS/Include/core_cm3.h ****   @{
1230:Libraries/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/ccCbvBFD.s 			page 26


1231:Libraries/CMSIS/Include/core_cm3.h **** 
1232:Libraries/CMSIS/Include/core_cm3.h **** /**
1233:Libraries/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:Libraries/CMSIS/Include/core_cm3.h ****  */
1235:Libraries/CMSIS/Include/core_cm3.h **** typedef struct
1236:Libraries/CMSIS/Include/core_cm3.h **** {
1237:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:Libraries/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:Libraries/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:Libraries/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1242:Libraries/CMSIS/Include/core_cm3.h **** 
1243:Libraries/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:Libraries/CMSIS/Include/core_cm3.h **** 
1247:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:Libraries/CMSIS/Include/core_cm3.h **** 
1250:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:Libraries/CMSIS/Include/core_cm3.h **** 
1253:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:Libraries/CMSIS/Include/core_cm3.h **** 
1256:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:Libraries/CMSIS/Include/core_cm3.h **** 
1259:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:Libraries/CMSIS/Include/core_cm3.h **** 
1262:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:Libraries/CMSIS/Include/core_cm3.h **** 
1265:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:Libraries/CMSIS/Include/core_cm3.h **** 
1268:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:Libraries/CMSIS/Include/core_cm3.h **** 
1271:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:Libraries/CMSIS/Include/core_cm3.h **** 
1274:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:Libraries/CMSIS/Include/core_cm3.h **** 
1277:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:Libraries/CMSIS/Include/core_cm3.h **** 
1280:Libraries/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:Libraries/CMSIS/Include/core_cm3.h **** 
1284:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:Libraries/CMSIS/Include/core_cm3.h **** 
1287:Libraries/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
ARM GAS  /tmp/ccCbvBFD.s 			page 27


1288:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:Libraries/CMSIS/Include/core_cm3.h **** 
1291:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:Libraries/CMSIS/Include/core_cm3.h **** 
1294:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:Libraries/CMSIS/Include/core_cm3.h **** 
1297:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:Libraries/CMSIS/Include/core_cm3.h **** 
1300:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:Libraries/CMSIS/Include/core_cm3.h **** 
1303:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:Libraries/CMSIS/Include/core_cm3.h **** 
1306:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:Libraries/CMSIS/Include/core_cm3.h **** 
1309:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:Libraries/CMSIS/Include/core_cm3.h **** 
1312:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:Libraries/CMSIS/Include/core_cm3.h **** 
1315:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:Libraries/CMSIS/Include/core_cm3.h **** 
1318:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:Libraries/CMSIS/Include/core_cm3.h **** 
1321:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:Libraries/CMSIS/Include/core_cm3.h **** 
1324:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:Libraries/CMSIS/Include/core_cm3.h **** 
1327:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:Libraries/CMSIS/Include/core_cm3.h **** 
1329:Libraries/CMSIS/Include/core_cm3.h **** 
1330:Libraries/CMSIS/Include/core_cm3.h **** /**
1331:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:Libraries/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:Libraries/CMSIS/Include/core_cm3.h ****   @{
1335:Libraries/CMSIS/Include/core_cm3.h ****  */
1336:Libraries/CMSIS/Include/core_cm3.h **** 
1337:Libraries/CMSIS/Include/core_cm3.h **** /**
1338:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:Libraries/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:Libraries/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:Libraries/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1342:Libraries/CMSIS/Include/core_cm3.h **** */
1343:Libraries/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 28


1345:Libraries/CMSIS/Include/core_cm3.h **** /**
1346:Libraries/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:Libraries/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:Libraries/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register.
1349:Libraries/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:Libraries/CMSIS/Include/core_cm3.h **** */
1351:Libraries/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:Libraries/CMSIS/Include/core_cm3.h **** 
1353:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:Libraries/CMSIS/Include/core_cm3.h **** 
1355:Libraries/CMSIS/Include/core_cm3.h **** 
1356:Libraries/CMSIS/Include/core_cm3.h **** /**
1357:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:Libraries/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:Libraries/CMSIS/Include/core_cm3.h ****   @{
1361:Libraries/CMSIS/Include/core_cm3.h ****  */
1362:Libraries/CMSIS/Include/core_cm3.h **** 
1363:Libraries/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:Libraries/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:Libraries/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:Libraries/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:Libraries/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:Libraries/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:Libraries/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:Libraries/CMSIS/Include/core_cm3.h **** 
1373:Libraries/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:Libraries/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:Libraries/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:Libraries/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:Libraries/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:Libraries/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:Libraries/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:Libraries/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:Libraries/CMSIS/Include/core_cm3.h **** 
1382:Libraries/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:Libraries/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:Libraries/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:Libraries/CMSIS/Include/core_cm3.h **** #endif
1386:Libraries/CMSIS/Include/core_cm3.h **** 
1387:Libraries/CMSIS/Include/core_cm3.h **** /*@} */
1388:Libraries/CMSIS/Include/core_cm3.h **** 
1389:Libraries/CMSIS/Include/core_cm3.h **** 
1390:Libraries/CMSIS/Include/core_cm3.h **** 
1391:Libraries/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1392:Libraries/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1393:Libraries/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1394:Libraries/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1395:Libraries/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1396:Libraries/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1397:Libraries/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1398:Libraries/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1399:Libraries/CMSIS/Include/core_cm3.h **** /**
1400:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:Libraries/CMSIS/Include/core_cm3.h **** */
ARM GAS  /tmp/ccCbvBFD.s 			page 29


1402:Libraries/CMSIS/Include/core_cm3.h **** 
1403:Libraries/CMSIS/Include/core_cm3.h **** 
1404:Libraries/CMSIS/Include/core_cm3.h **** 
1405:Libraries/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:Libraries/CMSIS/Include/core_cm3.h **** /**
1407:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:Libraries/CMSIS/Include/core_cm3.h ****   @{
1411:Libraries/CMSIS/Include/core_cm3.h ****  */
1412:Libraries/CMSIS/Include/core_cm3.h **** 
1413:Libraries/CMSIS/Include/core_cm3.h **** /**
1414:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1415:Libraries/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:Libraries/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:Libraries/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1418:Libraries/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:Libraries/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:Libraries/CMSIS/Include/core_cm3.h ****  */
1422:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:Libraries/CMSIS/Include/core_cm3.h **** {
1424:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1425:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:Libraries/CMSIS/Include/core_cm3.h **** 
1427:Libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  35              		.loc 2 1427 0
  36 0000 074A     		ldr	r2, .L2
  37 0002 D368     		ldr	r3, [r2, #12]
  38              	.LVL1:
1428:Libraries/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  39              		.loc 2 1428 0
  40 0004 23F4E063 		bic	r3, r3, #1792
  41              	.LVL2:
  42 0008 1B04     		lsls	r3, r3, #16
  43 000a 1B0C     		lsrs	r3, r3, #16
  44              	.LVL3:
1429:Libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:Libraries/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:Libraries/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  45              		.loc 2 1431 0
  46 000c 0002     		lsls	r0, r0, #8
  47              	.LVL4:
  48 000e 00F4E060 		and	r0, r0, #1792
1430:Libraries/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
  49              		.loc 2 1430 0
  50 0012 1843     		orrs	r0, r0, r3
1429:Libraries/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
  51              		.loc 2 1429 0
  52 0014 40F0BF60 		orr	r0, r0, #100139008
  53 0018 40F40030 		orr	r0, r0, #131072
  54              	.LVL5:
1432:Libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
  55              		.loc 2 1432 0
  56 001c D060     		str	r0, [r2, #12]
  57              	.LVL6:
  58 001e 7047     		bx	lr
ARM GAS  /tmp/ccCbvBFD.s 			page 30


  59              	.L3:
  60              		.align	2
  61              	.L2:
  62 0020 00ED00E0 		.word	-536810240
  63              	.LBE41:
  64              	.LBE40:
  65              		.cfi_endproc
  66              	.LFE64:
  68              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  69              		.align	1
  70              		.global	HAL_NVIC_SetPriority
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  74              		.fpu softvfp
  76              	HAL_NVIC_SetPriority:
  77              	.LFB65:
 163:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 164:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 165:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 166:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 167:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 168:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 169:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 170:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 171:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 172:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 173:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 174:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 175:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PreemptPriority: The preemption priority for the IRQn channel.
 176:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 177:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 178:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 179:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 180:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 181:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 182:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 183:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 184:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** { 
  78              		.loc 1 184 0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.LVL7:
  84 0000 30B4     		push	{r4, r5}
  85              	.LCFI0:
  86              		.cfi_def_cfa_offset 8
  87              		.cfi_offset 4, -8
  88              		.cfi_offset 5, -4
  89              	.LVL8:
  90              	.LBB42:
  91              	.LBB43:
1433:Libraries/CMSIS/Include/core_cm3.h **** }
1434:Libraries/CMSIS/Include/core_cm3.h **** 
1435:Libraries/CMSIS/Include/core_cm3.h **** 
1436:Libraries/CMSIS/Include/core_cm3.h **** /**
ARM GAS  /tmp/ccCbvBFD.s 			page 31


1437:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1438:Libraries/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:Libraries/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:Libraries/CMSIS/Include/core_cm3.h ****  */
1441:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:Libraries/CMSIS/Include/core_cm3.h **** {
1443:Libraries/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  92              		.loc 2 1443 0
  93 0002 164B     		ldr	r3, .L11
  94 0004 DB68     		ldr	r3, [r3, #12]
  95 0006 C3F30223 		ubfx	r3, r3, #8, #3
  96              	.LVL9:
  97              	.LBE43:
  98              	.LBE42:
  99              	.LBB44:
 100              	.LBB45:
1444:Libraries/CMSIS/Include/core_cm3.h **** }
1445:Libraries/CMSIS/Include/core_cm3.h **** 
1446:Libraries/CMSIS/Include/core_cm3.h **** 
1447:Libraries/CMSIS/Include/core_cm3.h **** /**
1448:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Enable External Interrupt
1449:Libraries/CMSIS/Include/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:Libraries/CMSIS/Include/core_cm3.h ****  */
1452:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:Libraries/CMSIS/Include/core_cm3.h **** {
1454:Libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:Libraries/CMSIS/Include/core_cm3.h **** }
1456:Libraries/CMSIS/Include/core_cm3.h **** 
1457:Libraries/CMSIS/Include/core_cm3.h **** 
1458:Libraries/CMSIS/Include/core_cm3.h **** /**
1459:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Disable External Interrupt
1460:Libraries/CMSIS/Include/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:Libraries/CMSIS/Include/core_cm3.h ****  */
1463:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:Libraries/CMSIS/Include/core_cm3.h **** {
1465:Libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:Libraries/CMSIS/Include/core_cm3.h **** }
1467:Libraries/CMSIS/Include/core_cm3.h **** 
1468:Libraries/CMSIS/Include/core_cm3.h **** 
1469:Libraries/CMSIS/Include/core_cm3.h **** /**
1470:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1471:Libraries/CMSIS/Include/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:Libraries/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:Libraries/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:Libraries/CMSIS/Include/core_cm3.h ****  */
1476:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:Libraries/CMSIS/Include/core_cm3.h **** {
1478:Libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:Libraries/CMSIS/Include/core_cm3.h **** }
1480:Libraries/CMSIS/Include/core_cm3.h **** 
1481:Libraries/CMSIS/Include/core_cm3.h **** 
1482:Libraries/CMSIS/Include/core_cm3.h **** /**
1483:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1484:Libraries/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
ARM GAS  /tmp/ccCbvBFD.s 			page 32


1485:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:Libraries/CMSIS/Include/core_cm3.h ****  */
1487:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:Libraries/CMSIS/Include/core_cm3.h **** {
1489:Libraries/CMSIS/Include/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:Libraries/CMSIS/Include/core_cm3.h **** }
1491:Libraries/CMSIS/Include/core_cm3.h **** 
1492:Libraries/CMSIS/Include/core_cm3.h **** 
1493:Libraries/CMSIS/Include/core_cm3.h **** /**
1494:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:Libraries/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:Libraries/CMSIS/Include/core_cm3.h ****  */
1498:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:Libraries/CMSIS/Include/core_cm3.h **** {
1500:Libraries/CMSIS/Include/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:Libraries/CMSIS/Include/core_cm3.h **** }
1502:Libraries/CMSIS/Include/core_cm3.h **** 
1503:Libraries/CMSIS/Include/core_cm3.h **** 
1504:Libraries/CMSIS/Include/core_cm3.h **** /**
1505:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1506:Libraries/CMSIS/Include/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:Libraries/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:Libraries/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1510:Libraries/CMSIS/Include/core_cm3.h ****  */
1511:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:Libraries/CMSIS/Include/core_cm3.h **** {
1513:Libraries/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:Libraries/CMSIS/Include/core_cm3.h **** }
1515:Libraries/CMSIS/Include/core_cm3.h **** 
1516:Libraries/CMSIS/Include/core_cm3.h **** 
1517:Libraries/CMSIS/Include/core_cm3.h **** /**
1518:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1519:Libraries/CMSIS/Include/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:Libraries/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:Libraries/CMSIS/Include/core_cm3.h ****  */
1524:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:Libraries/CMSIS/Include/core_cm3.h **** {
1526:Libraries/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1527:Libraries/CMSIS/Include/core_cm3.h ****   {
1528:Libraries/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:Libraries/CMSIS/Include/core_cm3.h ****   }
1530:Libraries/CMSIS/Include/core_cm3.h ****   else
1531:Libraries/CMSIS/Include/core_cm3.h ****   {
1532:Libraries/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1533:Libraries/CMSIS/Include/core_cm3.h ****   }
1534:Libraries/CMSIS/Include/core_cm3.h **** }
1535:Libraries/CMSIS/Include/core_cm3.h **** 
1536:Libraries/CMSIS/Include/core_cm3.h **** 
1537:Libraries/CMSIS/Include/core_cm3.h **** /**
1538:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1539:Libraries/CMSIS/Include/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:Libraries/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:Libraries/CMSIS/Include/core_cm3.h ****            or negative to specify an internal (core) interrupt.
ARM GAS  /tmp/ccCbvBFD.s 			page 33


1542:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:Libraries/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1544:Libraries/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:Libraries/CMSIS/Include/core_cm3.h ****  */
1546:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:Libraries/CMSIS/Include/core_cm3.h **** {
1548:Libraries/CMSIS/Include/core_cm3.h **** 
1549:Libraries/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:Libraries/CMSIS/Include/core_cm3.h ****   {
1551:Libraries/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:Libraries/CMSIS/Include/core_cm3.h ****   }
1553:Libraries/CMSIS/Include/core_cm3.h ****   else
1554:Libraries/CMSIS/Include/core_cm3.h ****   {
1555:Libraries/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1556:Libraries/CMSIS/Include/core_cm3.h ****   }
1557:Libraries/CMSIS/Include/core_cm3.h **** }
1558:Libraries/CMSIS/Include/core_cm3.h **** 
1559:Libraries/CMSIS/Include/core_cm3.h **** 
1560:Libraries/CMSIS/Include/core_cm3.h **** /**
1561:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1562:Libraries/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1563:Libraries/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:Libraries/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:Libraries/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:Libraries/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:Libraries/CMSIS/Include/core_cm3.h ****  */
1571:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:Libraries/CMSIS/Include/core_cm3.h **** {
1573:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1574:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1576:Libraries/CMSIS/Include/core_cm3.h **** 
1577:Libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 101              		.loc 2 1577 0
 102 000a C3F10704 		rsb	r4, r3, #7
 103 000e 042C     		cmp	r4, #4
 104 0010 28BF     		it	cs
 105 0012 0424     		movcs	r4, #4
 106              	.LVL10:
1578:Libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 107              		.loc 2 1578 0
 108 0014 1D1D     		adds	r5, r3, #4
 109 0016 062D     		cmp	r5, #6
 110 0018 17D9     		bls	.L8
 111 001a 033B     		subs	r3, r3, #3
 112              	.LVL11:
 113              	.L5:
1579:Libraries/CMSIS/Include/core_cm3.h **** 
1580:Libraries/CMSIS/Include/core_cm3.h ****   return (
1581:Libraries/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 114              		.loc 2 1581 0
 115 001c 0125     		movs	r5, #1
 116              	.LVL12:
 117 001e 05FA04F4 		lsl	r4, r5, r4
ARM GAS  /tmp/ccCbvBFD.s 			page 34


 118              	.LVL13:
 119 0022 013C     		subs	r4, r4, #1
 120 0024 2140     		ands	r1, r1, r4
 121              	.LVL14:
 122 0026 9940     		lsls	r1, r1, r3
1582:Libraries/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 123              		.loc 2 1582 0
 124 0028 05FA03F3 		lsl	r3, r5, r3
 125              	.LVL15:
 126 002c 013B     		subs	r3, r3, #1
 127 002e 1340     		ands	r3, r3, r2
1581:Libraries/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 128              		.loc 2 1581 0
 129 0030 1943     		orrs	r1, r1, r3
 130              	.LVL16:
 131              	.LBE45:
 132              	.LBE44:
 133              	.LBB47:
 134              	.LBB48:
1526:Libraries/CMSIS/Include/core_cm3.h ****   {
 135              		.loc 2 1526 0
 136 0032 0028     		cmp	r0, #0
 137 0034 0BDB     		blt	.L10
1532:Libraries/CMSIS/Include/core_cm3.h ****   }
 138              		.loc 2 1532 0
 139 0036 0901     		lsls	r1, r1, #4
 140 0038 C9B2     		uxtb	r1, r1
 141 003a 00F16040 		add	r0, r0, #-536870912
 142              	.LVL17:
 143 003e 00F56140 		add	r0, r0, #57600
 144 0042 80F80013 		strb	r1, [r0, #768]
 145              	.LVL18:
 146              	.L4:
 147              	.LBE48:
 148              	.LBE47:
 185:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 186:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 187:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 188:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 189:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 190:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 191:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 192:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 193:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 194:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 149              		.loc 1 194 0
 150 0046 30BC     		pop	{r4, r5}
 151              	.LCFI1:
 152              		.cfi_remember_state
 153              		.cfi_restore 5
 154              		.cfi_restore 4
 155              		.cfi_def_cfa_offset 0
 156 0048 7047     		bx	lr
 157              	.LVL19:
 158              	.L8:
 159              	.LCFI2:
 160              		.cfi_restore_state
ARM GAS  /tmp/ccCbvBFD.s 			page 35


 161              	.LBB50:
 162              	.LBB46:
1578:Libraries/CMSIS/Include/core_cm3.h **** 
 163              		.loc 2 1578 0
 164 004a 0023     		movs	r3, #0
 165              	.LVL20:
 166 004c E6E7     		b	.L5
 167              	.LVL21:
 168              	.L10:
 169              	.LBE46:
 170              	.LBE50:
 171              	.LBB51:
 172              	.LBB49:
1528:Libraries/CMSIS/Include/core_cm3.h ****   }
 173              		.loc 2 1528 0
 174 004e 00F00F00 		and	r0, r0, #15
 175              	.LVL22:
 176 0052 0901     		lsls	r1, r1, #4
 177 0054 C9B2     		uxtb	r1, r1
 178 0056 024B     		ldr	r3, .L11+4
 179 0058 1954     		strb	r1, [r3, r0]
 180 005a F4E7     		b	.L4
 181              	.L12:
 182              		.align	2
 183              	.L11:
 184 005c 00ED00E0 		.word	-536810240
 185 0060 14ED00E0 		.word	-536810220
 186              	.LBE49:
 187              	.LBE51:
 188              		.cfi_endproc
 189              	.LFE65:
 191              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_NVIC_EnableIRQ
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_NVIC_EnableIRQ:
 200              	.LFB66:
 195:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 196:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 197:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 198:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 199:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         function should be called before. 
 200:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 201:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 202:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 203:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 204:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 205:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 206:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 201              		.loc 1 206 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
ARM GAS  /tmp/ccCbvBFD.s 			page 36


 206              	.LVL23:
 207              	.LBB52:
 208              	.LBB53:
1454:Libraries/CMSIS/Include/core_cm3.h **** }
 209              		.loc 2 1454 0
 210 0000 4209     		lsrs	r2, r0, #5
 211 0002 00F01F00 		and	r0, r0, #31
 212              	.LVL24:
 213 0006 0123     		movs	r3, #1
 214 0008 03FA00F0 		lsl	r0, r3, r0
 215 000c 014B     		ldr	r3, .L14
 216 000e 43F82200 		str	r0, [r3, r2, lsl #2]
 217              	.LVL25:
 218 0012 7047     		bx	lr
 219              	.L15:
 220              		.align	2
 221              	.L14:
 222 0014 00E100E0 		.word	-536813312
 223              	.LBE53:
 224              	.LBE52:
 225              		.cfi_endproc
 226              	.LFE66:
 228              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_NVIC_DisableIRQ
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	HAL_NVIC_DisableIRQ:
 237              	.LFB67:
 207:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 208:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 209:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 210:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable interrupt */
 211:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 212:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 213:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 214:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 215:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 216:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 217:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 218:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 219:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 220:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 221:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 222:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 238              		.loc 1 222 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243              	.LVL26:
 244              	.LBB54:
 245              	.LBB55:
1465:Libraries/CMSIS/Include/core_cm3.h **** }
 246              		.loc 2 1465 0
ARM GAS  /tmp/ccCbvBFD.s 			page 37


 247 0000 4309     		lsrs	r3, r0, #5
 248 0002 00F01F00 		and	r0, r0, #31
 249              	.LVL27:
 250 0006 0122     		movs	r2, #1
 251 0008 02FA00F0 		lsl	r0, r2, r0
 252 000c 2033     		adds	r3, r3, #32
 253 000e 024A     		ldr	r2, .L17
 254 0010 42F82300 		str	r0, [r2, r3, lsl #2]
 255              	.LVL28:
 256 0014 7047     		bx	lr
 257              	.L18:
 258 0016 00BF     		.align	2
 259              	.L17:
 260 0018 00E100E0 		.word	-536813312
 261              	.LBE55:
 262              	.LBE54:
 263              		.cfi_endproc
 264              	.LFE67:
 266              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 267              		.align	1
 268              		.global	HAL_NVIC_SystemReset
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu softvfp
 274              	HAL_NVIC_SystemReset:
 275              	.LFB68:
 223:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 224:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 225:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 226:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable interrupt */
 227:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 228:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 229:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 230:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 231:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 232:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 233:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 234:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 235:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 276              		.loc 1 235 0
 277              		.cfi_startproc
 278              		@ Volatile: function does not return.
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 282              	.LBB64:
 283              	.LBB65:
 284              	.LBB66:
 285              	.LBB67:
 286              		.file 3 "Libraries/CMSIS/Include/cmsis_gcc.h"
   1:Libraries/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Libraries/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Libraries/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  /tmp/ccCbvBFD.s 			page 38


   7:Libraries/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Libraries/CMSIS/Include/cmsis_gcc.h **** 
   9:Libraries/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Libraries/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Libraries/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Libraries/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Libraries/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Libraries/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Libraries/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Libraries/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Libraries/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Libraries/CMSIS/Include/cmsis_gcc.h ****    *
  21:Libraries/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Libraries/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Libraries/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Libraries/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Libraries/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Libraries/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Libraries/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Libraries/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Libraries/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Libraries/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Libraries/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Libraries/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  34:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  35:Libraries/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  38:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Libraries/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  46:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  47:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Libraries/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Libraries/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  52:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  53:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  54:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  58:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Libraries/CMSIS/Include/cmsis_gcc.h **** {
  60:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Libraries/CMSIS/Include/cmsis_gcc.h **** }
  62:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  63:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 39


  64:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  65:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Libraries/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  69:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Libraries/CMSIS/Include/cmsis_gcc.h **** {
  71:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Libraries/CMSIS/Include/cmsis_gcc.h **** }
  73:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  74:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  75:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  76:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  80:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Libraries/CMSIS/Include/cmsis_gcc.h **** {
  82:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  84:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Libraries/CMSIS/Include/cmsis_gcc.h **** }
  87:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  88:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  89:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
  90:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
  94:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Libraries/CMSIS/Include/cmsis_gcc.h **** {
  96:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Libraries/CMSIS/Include/cmsis_gcc.h **** }
  98:Libraries/CMSIS/Include/cmsis_gcc.h **** 
  99:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 100:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 101:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 105:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 107:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 109:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 112:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 113:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 114:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 115:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 119:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Libraries/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccCbvBFD.s 			page 40


 121:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 123:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 126:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 127:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 128:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 129:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 132:Libraries/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 134:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 136:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 138:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 141:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 142:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 143:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 144:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 148:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 150:Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 152:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 155:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 156:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 157:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 158:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 162:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 164:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 166:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 167:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 168:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 169:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 173:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 175:Libraries/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 177:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
ARM GAS  /tmp/ccCbvBFD.s 			page 41


 178:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 180:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 181:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 182:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 183:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 186:Libraries/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 188:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 190:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 192:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 193:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 194:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 195:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 199:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 201:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 203:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 206:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 207:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 208:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 209:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 213:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 215:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 217:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 218:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 219:Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 221:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 222:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 226:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 228:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 230:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 231:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 232:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 233:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
ARM GAS  /tmp/ccCbvBFD.s 			page 42


 235:Libraries/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 237:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 239:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 241:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 242:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 243:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 244:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 248:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 250:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 252:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 255:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 256:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 257:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 258:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 262:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 264:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 266:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 267:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 268:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 269:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Libraries/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 274:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 276:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 278:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 279:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 280:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 281:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 285:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 287:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 289:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Libraries/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccCbvBFD.s 			page 43


 292:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 293:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 294:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 295:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 299:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 301:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 303:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 304:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 306:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 307:Libraries/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 309:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 310:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Libraries/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 314:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 316:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Libraries/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 319:Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Libraries/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 325:Libraries/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 328:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 329:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 330:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 331:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Libraries/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 335:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 337:Libraries/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Libraries/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 344:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 345:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 347:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 348:Libraries/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 44


 349:Libraries/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 351:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 352:Libraries/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Libraries/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Libraries/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Libraries/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Libraries/CMSIS/Include/cmsis_gcc.h **** */
 357:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 358:Libraries/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Libraries/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Libraries/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Libraries/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Libraries/CMSIS/Include/cmsis_gcc.h **** #else
 365:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Libraries/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Libraries/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 369:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 370:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 373:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 375:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 377:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 378:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 379:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 380:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 383:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 385:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 387:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 388:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 389:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 390:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Libraries/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 394:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 396:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 398:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 399:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 400:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 401:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 404:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Libraries/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccCbvBFD.s 			page 45


 406:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 408:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 409:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 410:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 411:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Libraries/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Libraries/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 416:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 418:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 420:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 421:Libraries/CMSIS/Include/cmsis_gcc.h **** 
 422:Libraries/CMSIS/Include/cmsis_gcc.h **** /**
 423:Libraries/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Libraries/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Libraries/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Libraries/CMSIS/Include/cmsis_gcc.h ****  */
 427:Libraries/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Libraries/CMSIS/Include/cmsis_gcc.h **** {
 429:Libraries/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 287              		.loc 3 429 0
 288              		.syntax unified
 289              	@ 429 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 290 0000 BFF34F8F 		dsb 0xF
 291              	@ 0 "" 2
 292              		.thumb
 293              		.syntax unified
 294              	.LBE67:
 295              	.LBE66:
1583:Libraries/CMSIS/Include/core_cm3.h ****          );
1584:Libraries/CMSIS/Include/core_cm3.h **** }
1585:Libraries/CMSIS/Include/core_cm3.h **** 
1586:Libraries/CMSIS/Include/core_cm3.h **** 
1587:Libraries/CMSIS/Include/core_cm3.h **** /**
1588:Libraries/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1589:Libraries/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:Libraries/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1591:Libraries/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:Libraries/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:Libraries/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:Libraries/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:Libraries/CMSIS/Include/core_cm3.h ****  */
1598:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:Libraries/CMSIS/Include/core_cm3.h **** {
1600:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1603:Libraries/CMSIS/Include/core_cm3.h **** 
1604:Libraries/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:Libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:Libraries/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccCbvBFD.s 			page 46


1607:Libraries/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:Libraries/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:Libraries/CMSIS/Include/core_cm3.h **** }
1610:Libraries/CMSIS/Include/core_cm3.h **** 
1611:Libraries/CMSIS/Include/core_cm3.h **** 
1612:Libraries/CMSIS/Include/core_cm3.h **** /**
1613:Libraries/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1614:Libraries/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:Libraries/CMSIS/Include/core_cm3.h ****  */
1616:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:Libraries/CMSIS/Include/core_cm3.h **** {
1618:Libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1619:Libraries/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1620:Libraries/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:Libraries/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 296              		.loc 2 1621 0
 297 0004 0549     		ldr	r1, .L21
 298 0006 CA68     		ldr	r2, [r1, #12]
 299 0008 02F4E062 		and	r2, r2, #1792
1620:Libraries/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 300              		.loc 2 1620 0
 301 000c 044B     		ldr	r3, .L21+4
 302 000e 1343     		orrs	r3, r3, r2
 303 0010 CB60     		str	r3, [r1, #12]
 304              	.LBB68:
 305              	.LBB69:
 306              		.loc 3 429 0
 307              		.syntax unified
 308              	@ 429 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 309 0012 BFF34F8F 		dsb 0xF
 310              	@ 0 "" 2
 311              		.thumb
 312              		.syntax unified
 313              	.L20:
 314              	.LBE69:
 315              	.LBE68:
 316              	.LBB70:
 317              	.LBB71:
 375:Libraries/CMSIS/Include/cmsis_gcc.h **** }
 318              		.loc 3 375 0
 319              		.syntax unified
 320              	@ 375 "Libraries/CMSIS/Include/cmsis_gcc.h" 1
 321 0016 00BF     		nop
 322              	@ 0 "" 2
 323              		.thumb
 324              		.syntax unified
 325 0018 FDE7     		b	.L20
 326              	.L22:
 327 001a 00BF     		.align	2
 328              	.L21:
 329 001c 00ED00E0 		.word	-536810240
 330 0020 0400FA05 		.word	100270084
 331              	.LBE71:
 332              	.LBE70:
 333              	.LBE65:
 334              	.LBE64:
 335              		.cfi_endproc
ARM GAS  /tmp/ccCbvBFD.s 			page 47


 336              	.LFE68:
 338              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 339              		.align	1
 340              		.global	HAL_SYSTICK_Config
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 344              		.fpu softvfp
 346              	HAL_SYSTICK_Config:
 347              	.LFB69:
 236:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* System Reset */
 237:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SystemReset();
 238:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 239:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 240:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 241:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 242:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 243:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 244:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 245:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                  - 1  Function failed.
 246:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 247:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 248:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 348              		.loc 1 248 0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 353              	.LVL29:
 354              	.LBB72:
 355              	.LBB73:
1622:Libraries/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1623:Libraries/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1624:Libraries/CMSIS/Include/core_cm3.h **** 
1625:Libraries/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1626:Libraries/CMSIS/Include/core_cm3.h ****   {
1627:Libraries/CMSIS/Include/core_cm3.h ****     __NOP();
1628:Libraries/CMSIS/Include/core_cm3.h ****   }
1629:Libraries/CMSIS/Include/core_cm3.h **** }
1630:Libraries/CMSIS/Include/core_cm3.h **** 
1631:Libraries/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1632:Libraries/CMSIS/Include/core_cm3.h **** 
1633:Libraries/CMSIS/Include/core_cm3.h **** 
1634:Libraries/CMSIS/Include/core_cm3.h **** 
1635:Libraries/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1636:Libraries/CMSIS/Include/core_cm3.h **** /**
1637:Libraries/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:Libraries/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1639:Libraries/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1640:Libraries/CMSIS/Include/core_cm3.h ****   @{
1641:Libraries/CMSIS/Include/core_cm3.h ****  */
1642:Libraries/CMSIS/Include/core_cm3.h **** 
1643:Libraries/CMSIS/Include/core_cm3.h **** #if (__Vendor_SysTickConfig == 0U)
1644:Libraries/CMSIS/Include/core_cm3.h **** 
1645:Libraries/CMSIS/Include/core_cm3.h **** /**
1646:Libraries/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1647:Libraries/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
ARM GAS  /tmp/ccCbvBFD.s 			page 48


1648:Libraries/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1649:Libraries/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1650:Libraries/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1651:Libraries/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1652:Libraries/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1653:Libraries/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1654:Libraries/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1655:Libraries/CMSIS/Include/core_cm3.h ****  */
1656:Libraries/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1657:Libraries/CMSIS/Include/core_cm3.h **** {
1658:Libraries/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 356              		.loc 2 1658 0
 357 0000 0138     		subs	r0, r0, #1
 358              	.LVL30:
 359 0002 B0F1807F 		cmp	r0, #16777216
 360 0006 0AD2     		bcs	.L25
1659:Libraries/CMSIS/Include/core_cm3.h ****   {
1660:Libraries/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1661:Libraries/CMSIS/Include/core_cm3.h ****   }
1662:Libraries/CMSIS/Include/core_cm3.h **** 
1663:Libraries/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 361              		.loc 2 1663 0
 362 0008 064B     		ldr	r3, .L26
 363 000a 5860     		str	r0, [r3, #4]
 364              	.LVL31:
 365              	.LBB74:
 366              	.LBB75:
1528:Libraries/CMSIS/Include/core_cm3.h ****   }
 367              		.loc 2 1528 0
 368 000c F021     		movs	r1, #240
 369 000e 064A     		ldr	r2, .L26+4
 370 0010 82F82310 		strb	r1, [r2, #35]
 371              	.LVL32:
 372              	.LBE75:
 373              	.LBE74:
1664:Libraries/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1665:Libraries/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 374              		.loc 2 1665 0
 375 0014 0020     		movs	r0, #0
 376              	.LVL33:
 377 0016 9860     		str	r0, [r3, #8]
1666:Libraries/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 378              		.loc 2 1666 0
 379 0018 0722     		movs	r2, #7
 380 001a 1A60     		str	r2, [r3]
 381 001c 7047     		bx	lr
 382              	.L25:
1660:Libraries/CMSIS/Include/core_cm3.h ****   }
 383              		.loc 2 1660 0
 384 001e 0120     		movs	r0, #1
 385              	.LVL34:
 386              	.LBE73:
 387              	.LBE72:
 249:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 250:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 388              		.loc 1 250 0
 389 0020 7047     		bx	lr
ARM GAS  /tmp/ccCbvBFD.s 			page 49


 390              	.L27:
 391 0022 00BF     		.align	2
 392              	.L26:
 393 0024 10E000E0 		.word	-536813552
 394 0028 00ED00E0 		.word	-536810240
 395              		.cfi_endproc
 396              	.LFE69:
 398              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 399              		.align	1
 400              		.global	HAL_NVIC_GetPriorityGrouping
 401              		.syntax unified
 402              		.thumb
 403              		.thumb_func
 404              		.fpu softvfp
 406              	HAL_NVIC_GetPriorityGrouping:
 407              	.LFB70:
 251:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 252:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @}
 253:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 254:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 255:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 256:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief   Cortex control functions 
 257:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 258:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim   
 259:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 260:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 261:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 262:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 263:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 264:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 265:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
 266:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
 267:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 268:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 269:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 270:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 271:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 272:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 273:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables the MPU
 274:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 275:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 276:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 277:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 278:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 279:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DMB();
 280:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 281:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable fault exceptions */
 282:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 283:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 284:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 285:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = 0U;
 286:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 287:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 288:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 289:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enable the MPU.
 290:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 291:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
ARM GAS  /tmp/ccCbvBFD.s 			page 50


 292:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 293:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 294:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 295:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 296:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 297:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 298:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 299:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 300:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 301:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable the MPU */
 302:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 303:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 304:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable fault exceptions */
 305:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 306:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 307:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 308:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DSB();
 309:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __ISB();
 310:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 311:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 312:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 313:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 314:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 315:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                the initialization and configuration information.
 316:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 317:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 318:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 319:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 320:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 321:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 322:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 323:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 324:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the Region number */
 325:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 326:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 327:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 328:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 329:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     /* Check the parameters */
 330:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 331:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 332:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 333:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 334:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 335:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 336:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 337:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 338:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
 339:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 340:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 341:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 342:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 343:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 344:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 345:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 346:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 347:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 348:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
ARM GAS  /tmp/ccCbvBFD.s 			page 51


 349:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 350:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
 351:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 352:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 353:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 354:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 355:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 356:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 357:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 358:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 359:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 360:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 361:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 362:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 363:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 408              		.loc 1 363 0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 413              	.LBB76:
 414              	.LBB77:
1443:Libraries/CMSIS/Include/core_cm3.h **** }
 415              		.loc 2 1443 0
 416 0000 024B     		ldr	r3, .L29
 417 0002 D868     		ldr	r0, [r3, #12]
 418              	.LBE77:
 419              	.LBE76:
 364:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 365:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 366:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 420              		.loc 1 366 0
 421 0004 C0F30220 		ubfx	r0, r0, #8, #3
 422 0008 7047     		bx	lr
 423              	.L30:
 424 000a 00BF     		.align	2
 425              	.L29:
 426 000c 00ED00E0 		.word	-536810240
 427              		.cfi_endproc
 428              	.LFE70:
 430              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 431              		.align	1
 432              		.global	HAL_NVIC_GetPriority
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 436              		.fpu softvfp
 438              	HAL_NVIC_GetPriority:
 439              	.LFB71:
 367:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 368:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 369:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
 370:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 371:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 372:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 373:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 374:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
ARM GAS  /tmp/ccCbvBFD.s 			page 52


 375:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 376:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      4 bits for subpriority
 377:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 378:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      3 bits for subpriority
 379:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 380:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      2 bits for subpriority
 381:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 382:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      1 bits for subpriority
 383:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 384:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      0 bits for subpriority
 385:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 386:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 387:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 388:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 389:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 390:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 440              		.loc 1 390 0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 0
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444              		@ link register save eliminated.
 445              	.LVL35:
 446 0000 70B4     		push	{r4, r5, r6}
 447              	.LCFI3:
 448              		.cfi_def_cfa_offset 12
 449              		.cfi_offset 4, -12
 450              		.cfi_offset 5, -8
 451              		.cfi_offset 6, -4
 452              	.LVL36:
 453              	.LBB78:
 454              	.LBB79:
1549:Libraries/CMSIS/Include/core_cm3.h ****   {
 455              		.loc 2 1549 0
 456 0002 0028     		cmp	r0, #0
 457              	.LVL37:
 458 0004 1FDB     		blt	.L37
1555:Libraries/CMSIS/Include/core_cm3.h ****   }
 459              		.loc 2 1555 0
 460 0006 00F16040 		add	r0, r0, #-536870912
 461 000a 00F56140 		add	r0, r0, #57600
 462 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 463 0012 0509     		lsrs	r5, r0, #4
 464              	.L33:
 465              	.LVL38:
 466              	.LBE79:
 467              	.LBE78:
 468              	.LBB81:
 469              	.LBB82:
1600:Libraries/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 470              		.loc 2 1600 0
 471 0014 01F00701 		and	r1, r1, #7
 472              	.LVL39:
1604:Libraries/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 473              		.loc 2 1604 0
 474 0018 C1F10704 		rsb	r4, r1, #7
 475 001c 042C     		cmp	r4, #4
 476 001e 28BF     		it	cs
ARM GAS  /tmp/ccCbvBFD.s 			page 53


 477 0020 0424     		movcs	r4, #4
 478              	.LVL40:
1605:Libraries/CMSIS/Include/core_cm3.h **** 
 479              		.loc 2 1605 0
 480 0022 081D     		adds	r0, r1, #4
 481 0024 0628     		cmp	r0, #6
 482 0026 14D9     		bls	.L35
 483 0028 0339     		subs	r1, r1, #3
 484              	.LVL41:
 485              	.L34:
1607:Libraries/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 486              		.loc 2 1607 0
 487 002a 25FA01F6 		lsr	r6, r5, r1
 488 002e 0120     		movs	r0, #1
 489              	.LVL42:
 490 0030 00FA04F4 		lsl	r4, r0, r4
 491              	.LVL43:
 492 0034 013C     		subs	r4, r4, #1
 493 0036 3440     		ands	r4, r4, r6
 494 0038 1460     		str	r4, [r2]
1608:Libraries/CMSIS/Include/core_cm3.h **** }
 495              		.loc 2 1608 0
 496 003a 8840     		lsls	r0, r0, r1
 497 003c 0138     		subs	r0, r0, #1
 498 003e 2840     		ands	r0, r0, r5
 499 0040 1860     		str	r0, [r3]
 500              	.LVL44:
 501              	.LBE82:
 502              	.LBE81:
 391:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 392:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 393:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 394:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 395:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 503              		.loc 1 395 0
 504 0042 70BC     		pop	{r4, r5, r6}
 505              	.LCFI4:
 506              		.cfi_remember_state
 507              		.cfi_restore 6
 508              		.cfi_restore 5
 509              		.cfi_restore 4
 510              		.cfi_def_cfa_offset 0
 511 0044 7047     		bx	lr
 512              	.LVL45:
 513              	.L37:
 514              	.LCFI5:
 515              		.cfi_restore_state
 516              	.LBB84:
 517              	.LBB80:
1551:Libraries/CMSIS/Include/core_cm3.h ****   }
 518              		.loc 2 1551 0
 519 0046 00F00F00 		and	r0, r0, #15
 520 004a 034C     		ldr	r4, .L38
 521 004c 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
 522 004e 0509     		lsrs	r5, r0, #4
 523 0050 E0E7     		b	.L33
 524              	.LVL46:
ARM GAS  /tmp/ccCbvBFD.s 			page 54


 525              	.L35:
 526              	.LBE80:
 527              	.LBE84:
 528              	.LBB85:
 529              	.LBB83:
1605:Libraries/CMSIS/Include/core_cm3.h **** 
 530              		.loc 2 1605 0
 531 0052 0021     		movs	r1, #0
 532              	.LVL47:
 533 0054 E9E7     		b	.L34
 534              	.L39:
 535 0056 00BF     		.align	2
 536              	.L38:
 537 0058 14ED00E0 		.word	-536810220
 538              	.LBE83:
 539              	.LBE85:
 540              		.cfi_endproc
 541              	.LFE71:
 543              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 544              		.align	1
 545              		.global	HAL_NVIC_SetPendingIRQ
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 549              		.fpu softvfp
 551              	HAL_NVIC_SetPendingIRQ:
 552              	.LFB72:
 396:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 397:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 398:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 399:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 400:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 401:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 402:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 403:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 404:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 405:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 553              		.loc 1 405 0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		@ link register save eliminated.
 558              	.LVL48:
 559              	.LBB86:
 560              	.LBB87:
1489:Libraries/CMSIS/Include/core_cm3.h **** }
 561              		.loc 2 1489 0
 562 0000 4309     		lsrs	r3, r0, #5
 563 0002 00F01F00 		and	r0, r0, #31
 564              	.LVL49:
 565 0006 0122     		movs	r2, #1
 566 0008 02FA00F0 		lsl	r0, r2, r0
 567 000c 4033     		adds	r3, r3, #64
 568 000e 024A     		ldr	r2, .L41
 569 0010 42F82300 		str	r0, [r2, r3, lsl #2]
 570              	.LVL50:
 571 0014 7047     		bx	lr
ARM GAS  /tmp/ccCbvBFD.s 			page 55


 572              	.L42:
 573 0016 00BF     		.align	2
 574              	.L41:
 575 0018 00E100E0 		.word	-536813312
 576              	.LBE87:
 577              	.LBE86:
 578              		.cfi_endproc
 579              	.LFE72:
 581              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 582              		.align	1
 583              		.global	HAL_NVIC_GetPendingIRQ
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 587              		.fpu softvfp
 589              	HAL_NVIC_GetPendingIRQ:
 590              	.LFB73:
 406:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 407:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 408:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 409:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set interrupt pending */
 410:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 411:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 412:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 413:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 414:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 415:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 416:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 417:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 418:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 419:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 420:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 421:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 422:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 423:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 591              		.loc 1 423 0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		@ link register save eliminated.
 596              	.LVL51:
 597              	.LBB88:
 598              	.LBB89:
1478:Libraries/CMSIS/Include/core_cm3.h **** }
 599              		.loc 2 1478 0
 600 0000 4309     		lsrs	r3, r0, #5
 601 0002 4033     		adds	r3, r3, #64
 602 0004 044A     		ldr	r2, .L44
 603 0006 52F82330 		ldr	r3, [r2, r3, lsl #2]
 604 000a 00F01F00 		and	r0, r0, #31
 605              	.LVL52:
 606 000e 23FA00F0 		lsr	r0, r3, r0
 607              	.LVL53:
 608              	.LBE89:
 609              	.LBE88:
 424:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 425:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
ARM GAS  /tmp/ccCbvBFD.s 			page 56


 426:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 427:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 428:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 429:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 610              		.loc 1 429 0
 611 0012 00F00100 		and	r0, r0, #1
 612 0016 7047     		bx	lr
 613              	.L45:
 614              		.align	2
 615              	.L44:
 616 0018 00E100E0 		.word	-536813312
 617              		.cfi_endproc
 618              	.LFE73:
 620              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 621              		.align	1
 622              		.global	HAL_NVIC_ClearPendingIRQ
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 626              		.fpu softvfp
 628              	HAL_NVIC_ClearPendingIRQ:
 629              	.LFB74:
 430:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 431:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 432:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 433:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 434:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 435:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 436:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 437:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 438:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 439:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 630              		.loc 1 439 0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		@ link register save eliminated.
 635              	.LVL54:
 636              	.LBB90:
 637              	.LBB91:
1500:Libraries/CMSIS/Include/core_cm3.h **** }
 638              		.loc 2 1500 0
 639 0000 4309     		lsrs	r3, r0, #5
 640 0002 00F01F00 		and	r0, r0, #31
 641              	.LVL55:
 642 0006 0122     		movs	r2, #1
 643 0008 02FA00F0 		lsl	r0, r2, r0
 644 000c 6033     		adds	r3, r3, #96
 645 000e 024A     		ldr	r2, .L47
 646 0010 42F82300 		str	r0, [r2, r3, lsl #2]
 647              	.LVL56:
 648 0014 7047     		bx	lr
 649              	.L48:
 650 0016 00BF     		.align	2
 651              	.L47:
 652 0018 00E100E0 		.word	-536813312
 653              	.LBE91:
ARM GAS  /tmp/ccCbvBFD.s 			page 57


 654              	.LBE90:
 655              		.cfi_endproc
 656              	.LFE74:
 658              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 659              		.align	1
 660              		.global	HAL_NVIC_GetActive
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 664              		.fpu softvfp
 666              	HAL_NVIC_GetActive:
 667              	.LFB75:
 440:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 441:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 442:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 443:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Clear pending interrupt */
 444:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 445:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 446:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 447:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 448:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 449:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param IRQn External interrupt number
 450:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 451:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 452:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 453:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 454:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 455:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 456:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 668              		.loc 1 456 0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		@ link register save eliminated.
 673              	.LVL57:
 674              	.LBB92:
 675              	.LBB93:
1513:Libraries/CMSIS/Include/core_cm3.h **** }
 676              		.loc 2 1513 0
 677 0000 4309     		lsrs	r3, r0, #5
 678 0002 8033     		adds	r3, r3, #128
 679 0004 044A     		ldr	r2, .L50
 680 0006 52F82330 		ldr	r3, [r2, r3, lsl #2]
 681 000a 00F01F00 		and	r0, r0, #31
 682              	.LVL58:
 683 000e 23FA00F0 		lsr	r0, r3, r0
 684              	.LVL59:
 685              	.LBE93:
 686              	.LBE92:
 457:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 458:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 459:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 460:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 461:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 462:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 687              		.loc 1 462 0
 688 0012 00F00100 		and	r0, r0, #1
ARM GAS  /tmp/ccCbvBFD.s 			page 58


 689 0016 7047     		bx	lr
 690              	.L51:
 691              		.align	2
 692              	.L50:
 693 0018 00E100E0 		.word	-536813312
 694              		.cfi_endproc
 695              	.LFE75:
 697              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 698              		.align	1
 699              		.global	HAL_SYSTICK_CLKSourceConfig
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 703              		.fpu softvfp
 705              	HAL_SYSTICK_CLKSourceConfig:
 706              	.LFB76:
 463:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 464:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 465:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 466:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 467:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 468:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 469:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 470:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 471:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 472:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 473:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 707              		.loc 1 473 0
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		@ link register save eliminated.
 712              	.LVL60:
 474:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 475:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 476:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 713              		.loc 1 476 0
 714 0000 0428     		cmp	r0, #4
 715 0002 05D0     		beq	.L55
 477:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 478:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 479:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 480:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
 481:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 482:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 716              		.loc 1 482 0
 717 0004 054A     		ldr	r2, .L56
 718 0006 1368     		ldr	r3, [r2]
 719 0008 23F00403 		bic	r3, r3, #4
 720 000c 1360     		str	r3, [r2]
 721 000e 7047     		bx	lr
 722              	.L55:
 478:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 723              		.loc 1 478 0
 724 0010 024A     		ldr	r2, .L56
 725 0012 1368     		ldr	r3, [r2]
 726 0014 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/ccCbvBFD.s 			page 59


 727 0018 1360     		str	r3, [r2]
 728 001a 7047     		bx	lr
 729              	.L57:
 730              		.align	2
 731              	.L56:
 732 001c 10E000E0 		.word	-536813552
 733              		.cfi_endproc
 734              	.LFE76:
 736              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 737              		.align	1
 738              		.weak	HAL_SYSTICK_Callback
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 742              		.fpu softvfp
 744              	HAL_SYSTICK_Callback:
 745              	.LFB78:
 483:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 484:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 485:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 486:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 487:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 488:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 489:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 490:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 491:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 492:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 493:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 494:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 495:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 496:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 497:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 498:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 499:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 500:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 746              		.loc 1 500 0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 751 0000 7047     		bx	lr
 752              		.cfi_endproc
 753              	.LFE78:
 755              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 756              		.align	1
 757              		.global	HAL_SYSTICK_IRQHandler
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 761              		.fpu softvfp
 763              	HAL_SYSTICK_IRQHandler:
 764              	.LFB77:
 491:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 765              		.loc 1 491 0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCbvBFD.s 			page 60


 491:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 769              		.loc 1 491 0
 770 0000 08B5     		push	{r3, lr}
 771              	.LCFI6:
 772              		.cfi_def_cfa_offset 8
 773              		.cfi_offset 3, -8
 774              		.cfi_offset 14, -4
 492:Libraries/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 775              		.loc 1 492 0
 776 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 777              	.LVL61:
 778 0006 08BD     		pop	{r3, pc}
 779              		.cfi_endproc
 780              	.LFE77:
 782              		.text
 783              	.Letext0:
 784              		.file 4 "Libraries/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 785              		.file 5 "/usr/include/newlib/machine/_default_types.h"
 786              		.file 6 "/usr/include/newlib/sys/_stdint.h"
 787              		.file 7 "Libraries/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 788              		.file 8 "/usr/include/newlib/sys/lock.h"
 789              		.file 9 "/usr/include/newlib/sys/_types.h"
 790              		.file 10 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 791              		.file 11 "/usr/include/newlib/sys/reent.h"
ARM GAS  /tmp/ccCbvBFD.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_cortex.c
     /tmp/ccCbvBFD.s:16     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/ccCbvBFD.s:23     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/ccCbvBFD.s:62     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/ccCbvBFD.s:69     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/ccCbvBFD.s:76     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/ccCbvBFD.s:184    .text.HAL_NVIC_SetPriority:000000000000005c $d
     /tmp/ccCbvBFD.s:192    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccCbvBFD.s:199    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/ccCbvBFD.s:222    .text.HAL_NVIC_EnableIRQ:0000000000000014 $d
     /tmp/ccCbvBFD.s:229    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/ccCbvBFD.s:236    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/ccCbvBFD.s:260    .text.HAL_NVIC_DisableIRQ:0000000000000018 $d
     /tmp/ccCbvBFD.s:267    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/ccCbvBFD.s:274    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/ccCbvBFD.s:329    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/ccCbvBFD.s:339    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/ccCbvBFD.s:346    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/ccCbvBFD.s:393    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/ccCbvBFD.s:399    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/ccCbvBFD.s:406    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/ccCbvBFD.s:426    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/ccCbvBFD.s:431    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/ccCbvBFD.s:438    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/ccCbvBFD.s:537    .text.HAL_NVIC_GetPriority:0000000000000058 $d
     /tmp/ccCbvBFD.s:544    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/ccCbvBFD.s:551    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccCbvBFD.s:575    .text.HAL_NVIC_SetPendingIRQ:0000000000000018 $d
     /tmp/ccCbvBFD.s:582    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/ccCbvBFD.s:589    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccCbvBFD.s:616    .text.HAL_NVIC_GetPendingIRQ:0000000000000018 $d
     /tmp/ccCbvBFD.s:621    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/ccCbvBFD.s:628    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccCbvBFD.s:652    .text.HAL_NVIC_ClearPendingIRQ:0000000000000018 $d
     /tmp/ccCbvBFD.s:659    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/ccCbvBFD.s:666    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/ccCbvBFD.s:693    .text.HAL_NVIC_GetActive:0000000000000018 $d
     /tmp/ccCbvBFD.s:698    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/ccCbvBFD.s:705    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccCbvBFD.s:732    .text.HAL_SYSTICK_CLKSourceConfig:000000000000001c $d
     /tmp/ccCbvBFD.s:737    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/ccCbvBFD.s:744    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/ccCbvBFD.s:756    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/ccCbvBFD.s:763    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
