
GSM with SIM800L.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b3c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  08003c48  08003c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f4  080044f4  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080044f4  080044f4  000054f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044fc  080044fc  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044fc  080044fc  000054fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004500  08004500  00005500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004504  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000064  08004568  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  08004568  000066c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c579  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a5  00000000  00000000  00012606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000148b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a4  00000000  00000000  000153d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001815c  00000000  00000000  00015c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f89a  00000000  00000000  0002ddd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085a53  00000000  00000000  0003d672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c30c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031e0  00000000  00000000  000c3108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000c62e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c30 	.word	0x08003c30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08003c30 	.word	0x08003c30

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <General_Run>:
#include <sim800l.h>

extern I2C_HandleTypeDef hi2c1;
extern UART_HandleTypeDef huart1; // GSM

void General_Run(void) {
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    OLED_Init(&hi2c1);
 8000160:	4847      	ldr	r0, [pc, #284]	@ (8000280 <General_Run+0x124>)
 8000162:	f000 f9c9 	bl	80004f8 <OLED_Init>
    SIM800L_Init(&huart1);
 8000166:	4847      	ldr	r0, [pc, #284]	@ (8000284 <General_Run+0x128>)
 8000168:	f000 fa40 	bl	80005ec <SIM800L_Init>

    OLED_Clear();
 800016c:	f000 f9d4 	bl	8000518 <OLED_Clear>
    OLED_Rectangle(74, 0, 1, 12);
 8000170:	230c      	movs	r3, #12
 8000172:	2201      	movs	r2, #1
 8000174:	2100      	movs	r1, #0
 8000176:	204a      	movs	r0, #74	@ 0x4a
 8000178:	f000 fa19 	bl	80005ae <OLED_Rectangle>
    OLED_Print(20, 0, "SMS:");
 800017c:	4a42      	ldr	r2, [pc, #264]	@ (8000288 <General_Run+0x12c>)
 800017e:	2100      	movs	r1, #0
 8000180:	2014      	movs	r0, #20
 8000182:	f000 f9d3 	bl	800052c <OLED_Print>
    OLED_Update();
 8000186:	f000 f9ed 	bl	8000564 <OLED_Update>
    while (1)
    {
        // ========================
        // BUTTON 1  → PB13
        // ========================
        if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET)
 800018a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800018e:	483f      	ldr	r0, [pc, #252]	@ (800028c <General_Run+0x130>)
 8000190:	f001 fc88 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d11f      	bne.n	80001da <General_Run+0x7e>
        {
            HAL_Delay(50); // debounce
 800019a:	2032      	movs	r0, #50	@ 0x32
 800019c:	f001 f86c 	bl	8001278 <HAL_Delay>
            if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET)
 80001a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001a4:	4839      	ldr	r0, [pc, #228]	@ (800028c <General_Run+0x130>)
 80001a6:	f001 fc7d 	bl	8001aa4 <HAL_GPIO_ReadPin>
 80001aa:	4603      	mov	r3, r0
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d114      	bne.n	80001da <General_Run+0x7e>
            {
                OLED_ClearArea(84, 16, 44, 10);
 80001b0:	230a      	movs	r3, #10
 80001b2:	222c      	movs	r2, #44	@ 0x2c
 80001b4:	2110      	movs	r1, #16
 80001b6:	2054      	movs	r0, #84	@ 0x54
 80001b8:	f000 f9da 	bl	8000570 <OLED_ClearArea>
                OLED_Print(84, 16, "BTN1");
 80001bc:	4a34      	ldr	r2, [pc, #208]	@ (8000290 <General_Run+0x134>)
 80001be:	2110      	movs	r1, #16
 80001c0:	2054      	movs	r0, #84	@ 0x54
 80001c2:	f000 f9b3 	bl	800052c <OLED_Print>
                OLED_Update();
 80001c6:	f000 f9cd 	bl	8000564 <OLED_Update>

                SIM800L_SendSMS("+94765370377",
 80001ca:	4932      	ldr	r1, [pc, #200]	@ (8000294 <General_Run+0x138>)
 80001cc:	4832      	ldr	r0, [pc, #200]	@ (8000298 <General_Run+0x13c>)
 80001ce:	f000 fa37 	bl	8000640 <SIM800L_SendSMS>
                                "Alert: Button 1 Pressed\nSerial No = 001");

                HAL_Delay(3000);   // prevent multiple sending
 80001d2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80001d6:	f001 f84f 	bl	8001278 <HAL_Delay>
        }

        // ========================
        // BUTTON 2  → PB14
        // ========================
        if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET)
 80001da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001de:	482b      	ldr	r0, [pc, #172]	@ (800028c <General_Run+0x130>)
 80001e0:	f001 fc60 	bl	8001aa4 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d11f      	bne.n	800022a <General_Run+0xce>
        {
            HAL_Delay(50);
 80001ea:	2032      	movs	r0, #50	@ 0x32
 80001ec:	f001 f844 	bl	8001278 <HAL_Delay>
            if (HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin) == GPIO_PIN_RESET)
 80001f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001f4:	4825      	ldr	r0, [pc, #148]	@ (800028c <General_Run+0x130>)
 80001f6:	f001 fc55 	bl	8001aa4 <HAL_GPIO_ReadPin>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d114      	bne.n	800022a <General_Run+0xce>
            {
                OLED_ClearArea(84, 16, 44, 10);
 8000200:	230a      	movs	r3, #10
 8000202:	222c      	movs	r2, #44	@ 0x2c
 8000204:	2110      	movs	r1, #16
 8000206:	2054      	movs	r0, #84	@ 0x54
 8000208:	f000 f9b2 	bl	8000570 <OLED_ClearArea>
                OLED_Print(84, 16, "BTN2");
 800020c:	4a23      	ldr	r2, [pc, #140]	@ (800029c <General_Run+0x140>)
 800020e:	2110      	movs	r1, #16
 8000210:	2054      	movs	r0, #84	@ 0x54
 8000212:	f000 f98b 	bl	800052c <OLED_Print>
                OLED_Update();
 8000216:	f000 f9a5 	bl	8000564 <OLED_Update>

                SIM800L_SendSMS("+94765370377",
 800021a:	4921      	ldr	r1, [pc, #132]	@ (80002a0 <General_Run+0x144>)
 800021c:	481e      	ldr	r0, [pc, #120]	@ (8000298 <General_Run+0x13c>)
 800021e:	f000 fa0f 	bl	8000640 <SIM800L_SendSMS>
                                "Alert: Button 2 Pressed\nSerial No = 002");

                HAL_Delay(3000);
 8000222:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000226:	f001 f827 	bl	8001278 <HAL_Delay>
        }

        // ========================
        // BUTTON 3  → PB15
        // ========================
        if (HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin) == GPIO_PIN_RESET)
 800022a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800022e:	4817      	ldr	r0, [pc, #92]	@ (800028c <General_Run+0x130>)
 8000230:	f001 fc38 	bl	8001aa4 <HAL_GPIO_ReadPin>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d11f      	bne.n	800027a <General_Run+0x11e>
        {
            HAL_Delay(50);
 800023a:	2032      	movs	r0, #50	@ 0x32
 800023c:	f001 f81c 	bl	8001278 <HAL_Delay>
            if (HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin) == GPIO_PIN_RESET)
 8000240:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000244:	4811      	ldr	r0, [pc, #68]	@ (800028c <General_Run+0x130>)
 8000246:	f001 fc2d 	bl	8001aa4 <HAL_GPIO_ReadPin>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d114      	bne.n	800027a <General_Run+0x11e>
            {
                OLED_ClearArea(84, 16, 44, 10);
 8000250:	230a      	movs	r3, #10
 8000252:	222c      	movs	r2, #44	@ 0x2c
 8000254:	2110      	movs	r1, #16
 8000256:	2054      	movs	r0, #84	@ 0x54
 8000258:	f000 f98a 	bl	8000570 <OLED_ClearArea>
                OLED_Print(84, 16, "BTN3");
 800025c:	4a11      	ldr	r2, [pc, #68]	@ (80002a4 <General_Run+0x148>)
 800025e:	2110      	movs	r1, #16
 8000260:	2054      	movs	r0, #84	@ 0x54
 8000262:	f000 f963 	bl	800052c <OLED_Print>
                OLED_Update();
 8000266:	f000 f97d 	bl	8000564 <OLED_Update>

                SIM800L_SendSMS("+94765370377",
 800026a:	490f      	ldr	r1, [pc, #60]	@ (80002a8 <General_Run+0x14c>)
 800026c:	480a      	ldr	r0, [pc, #40]	@ (8000298 <General_Run+0x13c>)
 800026e:	f000 f9e7 	bl	8000640 <SIM800L_SendSMS>
                                "Alert: Button 3 Pressed\nSerial No = 003");

                HAL_Delay(3000);
 8000272:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000276:	f000 ffff 	bl	8001278 <HAL_Delay>
            }
        }

        OLED_Update();
 800027a:	f000 f973 	bl	8000564 <OLED_Update>
        if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) == GPIO_PIN_RESET)
 800027e:	e784      	b.n	800018a <General_Run+0x2e>
 8000280:	20000080 	.word	0x20000080
 8000284:	200000d4 	.word	0x200000d4
 8000288:	08003c48 	.word	0x08003c48
 800028c:	40010c00 	.word	0x40010c00
 8000290:	08003c50 	.word	0x08003c50
 8000294:	08003c58 	.word	0x08003c58
 8000298:	08003c80 	.word	0x08003c80
 800029c:	08003c90 	.word	0x08003c90
 80002a0:	08003c98 	.word	0x08003c98
 80002a4:	08003cc0 	.word	0x08003cc0
 80002a8:	08003cc8 	.word	0x08003cc8

080002ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002b0:	f000 ff80 	bl	80011b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002b4:	f000 f80c 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002b8:	f000 f8c6 	bl	8000448 <MX_GPIO_Init>
  MX_DMA_Init();
 80002bc:	f000 f8a6 	bl	800040c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80002c0:	f000 f87a 	bl	80003b8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80002c4:	f000 f84a 	bl	800035c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Infinite loop */
  General_Run();
 80002c8:	f7ff ff48 	bl	800015c <General_Run>
  /* USER CODE BEGIN WHILE */
  while (1)
 80002cc:	bf00      	nop
 80002ce:	e7fd      	b.n	80002cc <main+0x20>

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b090      	sub	sp, #64	@ 0x40
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0318 	add.w	r3, r7, #24
 80002da:	2228      	movs	r2, #40	@ 0x28
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f003 f818 	bl	8003314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	1d3b      	adds	r3, r7, #4
 80002e6:	2200      	movs	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
 80002ea:	605a      	str	r2, [r3, #4]
 80002ec:	609a      	str	r2, [r3, #8]
 80002ee:	60da      	str	r2, [r3, #12]
 80002f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002f2:	2301      	movs	r3, #1
 80002f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000300:	2301      	movs	r3, #1
 8000302:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000304:	2302      	movs	r3, #2
 8000306:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000308:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800030c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800030e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000314:	f107 0318 	add.w	r3, r7, #24
 8000318:	4618      	mov	r0, r3
 800031a:	f002 f9a5 	bl	8002668 <HAL_RCC_OscConfig>
 800031e:	4603      	mov	r3, r0
 8000320:	2b00      	cmp	r3, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000324:	f000 f8e2 	bl	80004ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000328:	230f      	movs	r3, #15
 800032a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032c:	2302      	movs	r3, #2
 800032e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000330:	2300      	movs	r3, #0
 8000332:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000334:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000338:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800033e:	1d3b      	adds	r3, r7, #4
 8000340:	2102      	movs	r1, #2
 8000342:	4618      	mov	r0, r3
 8000344:	f002 fc12 	bl	8002b6c <HAL_RCC_ClockConfig>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800034e:	f000 f8cd 	bl	80004ec <Error_Handler>
  }
}
 8000352:	bf00      	nop
 8000354:	3740      	adds	r7, #64	@ 0x40
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
	...

0800035c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000360:	4b12      	ldr	r3, [pc, #72]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000362:	4a13      	ldr	r2, [pc, #76]	@ (80003b0 <MX_I2C1_Init+0x54>)
 8000364:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000366:	4b11      	ldr	r3, [pc, #68]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000368:	4a12      	ldr	r2, [pc, #72]	@ (80003b4 <MX_I2C1_Init+0x58>)
 800036a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800036c:	4b0f      	ldr	r3, [pc, #60]	@ (80003ac <MX_I2C1_Init+0x50>)
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000372:	4b0e      	ldr	r3, [pc, #56]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000374:	2200      	movs	r2, #0
 8000376:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000378:	4b0c      	ldr	r3, [pc, #48]	@ (80003ac <MX_I2C1_Init+0x50>)
 800037a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800037e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000380:	4b0a      	ldr	r3, [pc, #40]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000382:	2200      	movs	r2, #0
 8000384:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000386:	4b09      	ldr	r3, [pc, #36]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800038c:	4b07      	ldr	r3, [pc, #28]	@ (80003ac <MX_I2C1_Init+0x50>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000392:	4b06      	ldr	r3, [pc, #24]	@ (80003ac <MX_I2C1_Init+0x50>)
 8000394:	2200      	movs	r2, #0
 8000396:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000398:	4804      	ldr	r0, [pc, #16]	@ (80003ac <MX_I2C1_Init+0x50>)
 800039a:	f001 fb9b 	bl	8001ad4 <HAL_I2C_Init>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003a4:	f000 f8a2 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003a8:	bf00      	nop
 80003aa:	bd80      	pop	{r7, pc}
 80003ac:	20000080 	.word	0x20000080
 80003b0:	40005400 	.word	0x40005400
 80003b4:	000186a0 	.word	0x000186a0

080003b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003bc:	4b11      	ldr	r3, [pc, #68]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003be:	4a12      	ldr	r2, [pc, #72]	@ (8000408 <MX_USART1_UART_Init+0x50>)
 80003c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80003c2:	4b10      	ldr	r3, [pc, #64]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003c4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80003c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003dc:	4b09      	ldr	r3, [pc, #36]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003de:	220c      	movs	r2, #12
 80003e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003e2:	4b08      	ldr	r3, [pc, #32]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e8:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003ee:	4805      	ldr	r0, [pc, #20]	@ (8000404 <MX_USART1_UART_Init+0x4c>)
 80003f0:	f002 fd4a 	bl	8002e88 <HAL_UART_Init>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003fa:	f000 f877 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	200000d4 	.word	0x200000d4
 8000408:	40013800 	.word	0x40013800

0800040c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000412:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <MX_DMA_Init+0x38>)
 8000414:	695b      	ldr	r3, [r3, #20]
 8000416:	4a0b      	ldr	r2, [pc, #44]	@ (8000444 <MX_DMA_Init+0x38>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6153      	str	r3, [r2, #20]
 800041e:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <MX_DMA_Init+0x38>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	f003 0301 	and.w	r3, r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800042a:	2200      	movs	r2, #0
 800042c:	2100      	movs	r1, #0
 800042e:	200f      	movs	r0, #15
 8000430:	f001 f81d 	bl	800146e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000434:	200f      	movs	r0, #15
 8000436:	f001 f836 	bl	80014a6 <HAL_NVIC_EnableIRQ>

}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
 800045a:	60da      	str	r2, [r3, #12]
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800045c:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	4a20      	ldr	r2, [pc, #128]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 8000462:	f043 0320 	orr.w	r3, r3, #32
 8000466:	6193      	str	r3, [r2, #24]
 8000468:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	f003 0320 	and.w	r3, r3, #32
 8000470:	60fb      	str	r3, [r7, #12]
 8000472:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a1a      	ldr	r2, [pc, #104]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 800047a:	f043 0304 	orr.w	r3, r3, #4
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b18      	ldr	r3, [pc, #96]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0304 	and.w	r3, r3, #4
 8000488:	60bb      	str	r3, [r7, #8]
 800048a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048c:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a14      	ldr	r2, [pc, #80]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 8000492:	f043 0308 	orr.w	r3, r3, #8
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <MX_GPIO_Init+0x9c>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0308 	and.w	r3, r3, #8
 80004a0:	607b      	str	r3, [r7, #4]
 80004a2:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80004a4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80004a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004aa:	2300      	movs	r3, #0
 80004ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004ae:	2301      	movs	r3, #1
 80004b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	4619      	mov	r1, r3
 80004b8:	480b      	ldr	r0, [pc, #44]	@ (80004e8 <MX_GPIO_Init+0xa0>)
 80004ba:	f001 f96f 	bl	800179c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c4:	2301      	movs	r3, #1
 80004c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004c8:	2302      	movs	r3, #2
 80004ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004cc:	2302      	movs	r3, #2
 80004ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004d0:	f107 0310 	add.w	r3, r7, #16
 80004d4:	4619      	mov	r1, r3
 80004d6:	4804      	ldr	r0, [pc, #16]	@ (80004e8 <MX_GPIO_Init+0xa0>)
 80004d8:	f001 f960 	bl	800179c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004dc:	bf00      	nop
 80004de:	3720      	adds	r7, #32
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010c00 	.word	0x40010c00

080004ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
}
 80004f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <Error_Handler+0x8>

080004f8 <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000500:	4a04      	ldr	r2, [pc, #16]	@ (8000514 <OLED_Init+0x1c>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6013      	str	r3, [r2, #0]
    SSD1306_Init();
 8000506:	f000 fa53 	bl	80009b0 <SSD1306_Init>
}
 800050a:	bf00      	nop
 800050c:	3708      	adds	r7, #8
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	20000160 	.word	0x20000160

08000518 <OLED_Clear>:

void OLED_Clear(void) {
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 800051c:	2000      	movs	r0, #0
 800051e:	f000 fb39 	bl	8000b94 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8000522:	f000 fb09 	bl	8000b38 <SSD1306_UpdateScreen>
}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <OLED_Print>:

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	603a      	str	r2, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
 8000538:	460b      	mov	r3, r1
 800053a:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 800053c:	79fb      	ldrb	r3, [r7, #7]
 800053e:	b29b      	uxth	r3, r3
 8000540:	79ba      	ldrb	r2, [r7, #6]
 8000542:	b292      	uxth	r2, r2
 8000544:	4611      	mov	r1, r2
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fb9a 	bl	8000c80 <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 800054c:	2201      	movs	r2, #1
 800054e:	4904      	ldr	r1, [pc, #16]	@ (8000560 <OLED_Print+0x34>)
 8000550:	6838      	ldr	r0, [r7, #0]
 8000552:	f000 fc29 	bl	8000da8 <SSD1306_Puts>
}
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000004 	.word	0x20000004

08000564 <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8000568:	f000 fae6 	bl	8000b38 <SSD1306_UpdateScreen>
}
 800056c:	bf00      	nop
 800056e:	bd80      	pop	{r7, pc}

08000570 <OLED_ClearArea>:

// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af02      	add	r7, sp, #8
 8000576:	4604      	mov	r4, r0
 8000578:	4608      	mov	r0, r1
 800057a:	4611      	mov	r1, r2
 800057c:	461a      	mov	r2, r3
 800057e:	4623      	mov	r3, r4
 8000580:	71fb      	strb	r3, [r7, #7]
 8000582:	4603      	mov	r3, r0
 8000584:	71bb      	strb	r3, [r7, #6]
 8000586:	460b      	mov	r3, r1
 8000588:	717b      	strb	r3, [r7, #5]
 800058a:	4613      	mov	r3, r2
 800058c:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	b298      	uxth	r0, r3
 8000592:	79bb      	ldrb	r3, [r7, #6]
 8000594:	b299      	uxth	r1, r3
 8000596:	797b      	ldrb	r3, [r7, #5]
 8000598:	b29a      	uxth	r2, r3
 800059a:	793b      	ldrb	r3, [r7, #4]
 800059c:	b29b      	uxth	r3, r3
 800059e:	2400      	movs	r4, #0
 80005a0:	9400      	str	r4, [sp, #0]
 80005a2:	f000 fd21 	bl	8000fe8 <SSD1306_DrawFilledRectangle>
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd90      	pop	{r4, r7, pc}

080005ae <OLED_Rectangle>:

void OLED_Rectangle(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 80005ae:	b590      	push	{r4, r7, lr}
 80005b0:	b085      	sub	sp, #20
 80005b2:	af02      	add	r7, sp, #8
 80005b4:	4604      	mov	r4, r0
 80005b6:	4608      	mov	r0, r1
 80005b8:	4611      	mov	r1, r2
 80005ba:	461a      	mov	r2, r3
 80005bc:	4623      	mov	r3, r4
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	4603      	mov	r3, r0
 80005c2:	71bb      	strb	r3, [r7, #6]
 80005c4:	460b      	mov	r3, r1
 80005c6:	717b      	strb	r3, [r7, #5]
 80005c8:	4613      	mov	r3, r2
 80005ca:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_WHITE);
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	b298      	uxth	r0, r3
 80005d0:	79bb      	ldrb	r3, [r7, #6]
 80005d2:	b299      	uxth	r1, r3
 80005d4:	797b      	ldrb	r3, [r7, #5]
 80005d6:	b29a      	uxth	r2, r3
 80005d8:	793b      	ldrb	r3, [r7, #4]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	2401      	movs	r4, #1
 80005de:	9400      	str	r4, [sp, #0]
 80005e0:	f000 fd02 	bl	8000fe8 <SSD1306_DrawFilledRectangle>
}
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd90      	pop	{r4, r7, pc}

080005ec <SIM800L_Init>:
#include <string.h>
#include <stdio.h>

static UART_HandleTypeDef *gsm_uart;

void SIM800L_Init(UART_HandleTypeDef *huart) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    gsm_uart = huart;
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <SIM800L_Init+0x18>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
}
 80005fa:	bf00      	nop
 80005fc:	370c      	adds	r7, #12
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	20000164 	.word	0x20000164

08000608 <send_cmd>:

static void send_cmd(const char *cmd, uint32_t delay) {
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(gsm_uart, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000612:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <send_cmd+0x34>)
 8000614:	681c      	ldr	r4, [r3, #0]
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f7ff fd98 	bl	800014c <strlen>
 800061c:	4603      	mov	r3, r0
 800061e:	b29a      	uxth	r2, r3
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4620      	mov	r0, r4
 8000628:	f002 fc7e 	bl	8002f28 <HAL_UART_Transmit>
    HAL_Delay(delay);
 800062c:	6838      	ldr	r0, [r7, #0]
 800062e:	f000 fe23 	bl	8001278 <HAL_Delay>
}
 8000632:	bf00      	nop
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	bd90      	pop	{r4, r7, pc}
 800063a:	bf00      	nop
 800063c:	20000164 	.word	0x20000164

08000640 <SIM800L_SendSMS>:

void SIM800L_SendSMS(const char *number, const char *message) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b094      	sub	sp, #80	@ 0x50
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	6039      	str	r1, [r7, #0]
    char buf[64];
    send_cmd("AT\r\n", 500);
 800064a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800064e:	4815      	ldr	r0, [pc, #84]	@ (80006a4 <SIM800L_SendSMS+0x64>)
 8000650:	f7ff ffda 	bl	8000608 <send_cmd>
    send_cmd("AT+CMGF=1\r\n", 500); // text mode
 8000654:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000658:	4813      	ldr	r0, [pc, #76]	@ (80006a8 <SIM800L_SendSMS+0x68>)
 800065a:	f7ff ffd5 	bl	8000608 <send_cmd>
    sprintf(buf, "AT+CMGS=\"%s\"\r\n", number);
 800065e:	f107 0310 	add.w	r3, r7, #16
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	4911      	ldr	r1, [pc, #68]	@ (80006ac <SIM800L_SendSMS+0x6c>)
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fe32 	bl	80032d0 <siprintf>
    send_cmd(buf, 500);
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ffc7 	bl	8000608 <send_cmd>
    send_cmd(message, 500);
 800067a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800067e:	6838      	ldr	r0, [r7, #0]
 8000680:	f7ff ffc2 	bl	8000608 <send_cmd>
    uint8_t ctrlZ = 26; // end of SMS
 8000684:	231a      	movs	r3, #26
 8000686:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(gsm_uart, &ctrlZ, 1, HAL_MAX_DELAY);
 8000688:	4b09      	ldr	r3, [pc, #36]	@ (80006b0 <SIM800L_SendSMS+0x70>)
 800068a:	6818      	ldr	r0, [r3, #0]
 800068c:	f107 010f 	add.w	r1, r7, #15
 8000690:	f04f 33ff 	mov.w	r3, #4294967295
 8000694:	2201      	movs	r2, #1
 8000696:	f002 fc47 	bl	8002f28 <HAL_UART_Transmit>
}
 800069a:	bf00      	nop
 800069c:	3750      	adds	r7, #80	@ 0x50
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	08003cf0 	.word	0x08003cf0
 80006a8:	08003cf8 	.word	0x08003cf8
 80006ac:	08003d04 	.word	0x08003d04
 80006b0:	20000164 	.word	0x20000164

080006b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ba:	4b15      	ldr	r3, [pc, #84]	@ (8000710 <HAL_MspInit+0x5c>)
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	4a14      	ldr	r2, [pc, #80]	@ (8000710 <HAL_MspInit+0x5c>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6193      	str	r3, [r2, #24]
 80006c6:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <HAL_MspInit+0x5c>)
 80006c8:	699b      	ldr	r3, [r3, #24]
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <HAL_MspInit+0x5c>)
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000710 <HAL_MspInit+0x5c>)
 80006d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006dc:	61d3      	str	r3, [r2, #28]
 80006de:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <HAL_MspInit+0x5c>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000714 <HAL_MspInit+0x60>)
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <HAL_MspInit+0x60>)
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000706:	bf00      	nop
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	40021000 	.word	0x40021000
 8000714:	40010000 	.word	0x40010000

08000718 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b088      	sub	sp, #32
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a15      	ldr	r2, [pc, #84]	@ (8000788 <HAL_I2C_MspInit+0x70>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d123      	bne.n	8000780 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <HAL_I2C_MspInit+0x74>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	4a13      	ldr	r2, [pc, #76]	@ (800078c <HAL_I2C_MspInit+0x74>)
 800073e:	f043 0308 	orr.w	r3, r3, #8
 8000742:	6193      	str	r3, [r2, #24]
 8000744:	4b11      	ldr	r3, [pc, #68]	@ (800078c <HAL_I2C_MspInit+0x74>)
 8000746:	699b      	ldr	r3, [r3, #24]
 8000748:	f003 0308 	and.w	r3, r3, #8
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000750:	23c0      	movs	r3, #192	@ 0xc0
 8000752:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000754:	2312      	movs	r3, #18
 8000756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000758:	2303      	movs	r3, #3
 800075a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075c:	f107 0310 	add.w	r3, r7, #16
 8000760:	4619      	mov	r1, r3
 8000762:	480b      	ldr	r0, [pc, #44]	@ (8000790 <HAL_I2C_MspInit+0x78>)
 8000764:	f001 f81a 	bl	800179c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000768:	4b08      	ldr	r3, [pc, #32]	@ (800078c <HAL_I2C_MspInit+0x74>)
 800076a:	69db      	ldr	r3, [r3, #28]
 800076c:	4a07      	ldr	r2, [pc, #28]	@ (800078c <HAL_I2C_MspInit+0x74>)
 800076e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000772:	61d3      	str	r3, [r2, #28]
 8000774:	4b05      	ldr	r3, [pc, #20]	@ (800078c <HAL_I2C_MspInit+0x74>)
 8000776:	69db      	ldr	r3, [r3, #28]
 8000778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000780:	bf00      	nop
 8000782:	3720      	adds	r7, #32
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40005400 	.word	0x40005400
 800078c:	40021000 	.word	0x40021000
 8000790:	40010c00 	.word	0x40010c00

08000794 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b088      	sub	sp, #32
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079c:	f107 0310 	add.w	r3, r7, #16
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4a2f      	ldr	r2, [pc, #188]	@ (800086c <HAL_UART_MspInit+0xd8>)
 80007b0:	4293      	cmp	r3, r2
 80007b2:	d157      	bne.n	8000864 <HAL_UART_MspInit+0xd0>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	4a2d      	ldr	r2, [pc, #180]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007be:	6193      	str	r3, [r2, #24]
 80007c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007c8:	60fb      	str	r3, [r7, #12]
 80007ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007cc:	4b28      	ldr	r3, [pc, #160]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	4a27      	ldr	r2, [pc, #156]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007d2:	f043 0304 	orr.w	r3, r3, #4
 80007d6:	6193      	str	r3, [r2, #24]
 80007d8:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <HAL_UART_MspInit+0xdc>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	f003 0304 	and.w	r3, r3, #4
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ea:	2302      	movs	r3, #2
 80007ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ee:	2303      	movs	r3, #3
 80007f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f2:	f107 0310 	add.w	r3, r7, #16
 80007f6:	4619      	mov	r1, r3
 80007f8:	481e      	ldr	r0, [pc, #120]	@ (8000874 <HAL_UART_MspInit+0xe0>)
 80007fa:	f000 ffcf 	bl	800179c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000802:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	4619      	mov	r1, r3
 8000812:	4818      	ldr	r0, [pc, #96]	@ (8000874 <HAL_UART_MspInit+0xe0>)
 8000814:	f000 ffc2 	bl	800179c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000818:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 800081a:	4a18      	ldr	r2, [pc, #96]	@ (800087c <HAL_UART_MspInit+0xe8>)
 800081c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800081e:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000820:	2200      	movs	r2, #0
 8000822:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 800082c:	2280      	movs	r2, #128	@ 0x80
 800082e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000830:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000836:	4b10      	ldr	r3, [pc, #64]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000838:	2200      	movs	r2, #0
 800083a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800083c:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 800083e:	2220      	movs	r2, #32
 8000840:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000842:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000844:	2200      	movs	r2, #0
 8000846:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000848:	480b      	ldr	r0, [pc, #44]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 800084a:	f000 fe47 	bl	80014dc <HAL_DMA_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000854:	f7ff fe4a 	bl	80004ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4a07      	ldr	r2, [pc, #28]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800085e:	4a06      	ldr	r2, [pc, #24]	@ (8000878 <HAL_UART_MspInit+0xe4>)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40013800 	.word	0x40013800
 8000870:	40021000 	.word	0x40021000
 8000874:	40010800 	.word	0x40010800
 8000878:	2000011c 	.word	0x2000011c
 800087c:	40020058 	.word	0x40020058

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <NMI_Handler+0x4>

08000888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <HardFault_Handler+0x4>

08000890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <MemManage_Handler+0x4>

08000898 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <BusFault_Handler+0x4>

080008a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <UsageFault_Handler+0x4>

080008a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr

080008b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr

080008cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d0:	f000 fcb6 	bl	8001240 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80008dc:	4802      	ldr	r0, [pc, #8]	@ (80008e8 <DMA1_Channel5_IRQHandler+0x10>)
 80008de:	f000 fe57 	bl	8001590 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	2000011c 	.word	0x2000011c

080008ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b086      	sub	sp, #24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f4:	4a14      	ldr	r2, [pc, #80]	@ (8000948 <_sbrk+0x5c>)
 80008f6:	4b15      	ldr	r3, [pc, #84]	@ (800094c <_sbrk+0x60>)
 80008f8:	1ad3      	subs	r3, r2, r3
 80008fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000900:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <_sbrk+0x64>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d102      	bne.n	800090e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <_sbrk+0x64>)
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <_sbrk+0x68>)
 800090c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <_sbrk+0x64>)
 8000910:	681a      	ldr	r2, [r3, #0]
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4413      	add	r3, r2
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	429a      	cmp	r2, r3
 800091a:	d207      	bcs.n	800092c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800091c:	f002 fd02 	bl	8003324 <__errno>
 8000920:	4603      	mov	r3, r0
 8000922:	220c      	movs	r2, #12
 8000924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e009      	b.n	8000940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800092c:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <_sbrk+0x64>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000932:	4b07      	ldr	r3, [pc, #28]	@ (8000950 <_sbrk+0x64>)
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4413      	add	r3, r2
 800093a:	4a05      	ldr	r2, [pc, #20]	@ (8000950 <_sbrk+0x64>)
 800093c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800093e:	68fb      	ldr	r3, [r7, #12]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3718      	adds	r7, #24
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20005000 	.word	0x20005000
 800094c:	00000400 	.word	0x00000400
 8000950:	20000168 	.word	0x20000168
 8000954:	200006c0 	.word	0x200006c0

08000958 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr

08000964 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000964:	f7ff fff8 	bl	8000958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000968:	480b      	ldr	r0, [pc, #44]	@ (8000998 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800096a:	490c      	ldr	r1, [pc, #48]	@ (800099c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800096c:	4a0c      	ldr	r2, [pc, #48]	@ (80009a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800096e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000970:	e002      	b.n	8000978 <LoopCopyDataInit>

08000972 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000972:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000974:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000976:	3304      	adds	r3, #4

08000978 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000978:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800097c:	d3f9      	bcc.n	8000972 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800097e:	4a09      	ldr	r2, [pc, #36]	@ (80009a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000980:	4c09      	ldr	r4, [pc, #36]	@ (80009a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000984:	e001      	b.n	800098a <LoopFillZerobss>

08000986 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000986:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000988:	3204      	adds	r2, #4

0800098a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800098c:	d3fb      	bcc.n	8000986 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800098e:	f002 fccf 	bl	8003330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000992:	f7ff fc8b 	bl	80002ac <main>
  bx lr
 8000996:	4770      	bx	lr
  ldr r0, =_sdata
 8000998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800099c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80009a0:	08004504 	.word	0x08004504
  ldr r2, =_sbss
 80009a4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80009a8:	200006c0 	.word	0x200006c0

080009ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009ac:	e7fe      	b.n	80009ac <ADC1_2_IRQHandler>
	...

080009b0 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80009b6:	f000 fb65 	bl	8001084 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80009ba:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80009be:	2201      	movs	r2, #1
 80009c0:	2178      	movs	r1, #120	@ 0x78
 80009c2:	485b      	ldr	r0, [pc, #364]	@ (8000b30 <SSD1306_Init+0x180>)
 80009c4:	f001 fac8 	bl	8001f58 <HAL_I2C_IsDeviceReady>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	e0a9      	b.n	8000b26 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80009d2:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80009d6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80009d8:	e002      	b.n	80009e0 <SSD1306_Init+0x30>
		p--;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	3b01      	subs	r3, #1
 80009de:	607b      	str	r3, [r7, #4]
	while(p>0)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1f9      	bne.n	80009da <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80009e6:	22ae      	movs	r2, #174	@ 0xae
 80009e8:	2100      	movs	r1, #0
 80009ea:	2078      	movs	r0, #120	@ 0x78
 80009ec:	f000 fbc4 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80009f0:	2220      	movs	r2, #32
 80009f2:	2100      	movs	r1, #0
 80009f4:	2078      	movs	r0, #120	@ 0x78
 80009f6:	f000 fbbf 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80009fa:	2210      	movs	r2, #16
 80009fc:	2100      	movs	r1, #0
 80009fe:	2078      	movs	r0, #120	@ 0x78
 8000a00:	f000 fbba 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000a04:	22b0      	movs	r2, #176	@ 0xb0
 8000a06:	2100      	movs	r1, #0
 8000a08:	2078      	movs	r0, #120	@ 0x78
 8000a0a:	f000 fbb5 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000a0e:	22c8      	movs	r2, #200	@ 0xc8
 8000a10:	2100      	movs	r1, #0
 8000a12:	2078      	movs	r0, #120	@ 0x78
 8000a14:	f000 fbb0 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2078      	movs	r0, #120	@ 0x78
 8000a1e:	f000 fbab 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000a22:	2210      	movs	r2, #16
 8000a24:	2100      	movs	r1, #0
 8000a26:	2078      	movs	r0, #120	@ 0x78
 8000a28:	f000 fba6 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000a2c:	2240      	movs	r2, #64	@ 0x40
 8000a2e:	2100      	movs	r1, #0
 8000a30:	2078      	movs	r0, #120	@ 0x78
 8000a32:	f000 fba1 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8000a36:	2281      	movs	r2, #129	@ 0x81
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2078      	movs	r0, #120	@ 0x78
 8000a3c:	f000 fb9c 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000a40:	22ff      	movs	r2, #255	@ 0xff
 8000a42:	2100      	movs	r1, #0
 8000a44:	2078      	movs	r0, #120	@ 0x78
 8000a46:	f000 fb97 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000a4a:	22a1      	movs	r2, #161	@ 0xa1
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2078      	movs	r0, #120	@ 0x78
 8000a50:	f000 fb92 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000a54:	22a6      	movs	r2, #166	@ 0xa6
 8000a56:	2100      	movs	r1, #0
 8000a58:	2078      	movs	r0, #120	@ 0x78
 8000a5a:	f000 fb8d 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000a5e:	22a8      	movs	r2, #168	@ 0xa8
 8000a60:	2100      	movs	r1, #0
 8000a62:	2078      	movs	r0, #120	@ 0x78
 8000a64:	f000 fb88 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000a68:	223f      	movs	r2, #63	@ 0x3f
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	2078      	movs	r0, #120	@ 0x78
 8000a6e:	f000 fb83 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000a72:	22a4      	movs	r2, #164	@ 0xa4
 8000a74:	2100      	movs	r1, #0
 8000a76:	2078      	movs	r0, #120	@ 0x78
 8000a78:	f000 fb7e 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000a7c:	22d3      	movs	r2, #211	@ 0xd3
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2078      	movs	r0, #120	@ 0x78
 8000a82:	f000 fb79 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000a86:	2200      	movs	r2, #0
 8000a88:	2100      	movs	r1, #0
 8000a8a:	2078      	movs	r0, #120	@ 0x78
 8000a8c:	f000 fb74 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000a90:	22d5      	movs	r2, #213	@ 0xd5
 8000a92:	2100      	movs	r1, #0
 8000a94:	2078      	movs	r0, #120	@ 0x78
 8000a96:	f000 fb6f 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000a9a:	22f0      	movs	r2, #240	@ 0xf0
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	2078      	movs	r0, #120	@ 0x78
 8000aa0:	f000 fb6a 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000aa4:	22d9      	movs	r2, #217	@ 0xd9
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	2078      	movs	r0, #120	@ 0x78
 8000aaa:	f000 fb65 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000aae:	2222      	movs	r2, #34	@ 0x22
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	2078      	movs	r0, #120	@ 0x78
 8000ab4:	f000 fb60 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000ab8:	22da      	movs	r2, #218	@ 0xda
 8000aba:	2100      	movs	r1, #0
 8000abc:	2078      	movs	r0, #120	@ 0x78
 8000abe:	f000 fb5b 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8000ac2:	2212      	movs	r2, #18
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2078      	movs	r0, #120	@ 0x78
 8000ac8:	f000 fb56 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000acc:	22db      	movs	r2, #219	@ 0xdb
 8000ace:	2100      	movs	r1, #0
 8000ad0:	2078      	movs	r0, #120	@ 0x78
 8000ad2:	f000 fb51 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000ad6:	2220      	movs	r2, #32
 8000ad8:	2100      	movs	r1, #0
 8000ada:	2078      	movs	r0, #120	@ 0x78
 8000adc:	f000 fb4c 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000ae0:	228d      	movs	r2, #141	@ 0x8d
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	2078      	movs	r0, #120	@ 0x78
 8000ae6:	f000 fb47 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000aea:	2214      	movs	r2, #20
 8000aec:	2100      	movs	r1, #0
 8000aee:	2078      	movs	r0, #120	@ 0x78
 8000af0:	f000 fb42 	bl	8001178 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000af4:	22af      	movs	r2, #175	@ 0xaf
 8000af6:	2100      	movs	r1, #0
 8000af8:	2078      	movs	r0, #120	@ 0x78
 8000afa:	f000 fb3d 	bl	8001178 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000afe:	222e      	movs	r2, #46	@ 0x2e
 8000b00:	2100      	movs	r1, #0
 8000b02:	2078      	movs	r0, #120	@ 0x78
 8000b04:	f000 fb38 	bl	8001178 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f000 f843 	bl	8000b94 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8000b0e:	f000 f813 	bl	8000b38 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <SSD1306_Init+0x184>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <SSD1306_Init+0x184>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <SSD1306_Init+0x184>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8000b24:	2301      	movs	r3, #1
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000080 	.word	0x20000080
 8000b34:	2000056c 	.word	0x2000056c

08000b38 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000b3e:	2300      	movs	r3, #0
 8000b40:	71fb      	strb	r3, [r7, #7]
 8000b42:	e01d      	b.n	8000b80 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	3b50      	subs	r3, #80	@ 0x50
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2078      	movs	r0, #120	@ 0x78
 8000b50:	f000 fb12 	bl	8001178 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2100      	movs	r1, #0
 8000b58:	2078      	movs	r0, #120	@ 0x78
 8000b5a:	f000 fb0d 	bl	8001178 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000b5e:	2210      	movs	r2, #16
 8000b60:	2100      	movs	r1, #0
 8000b62:	2078      	movs	r0, #120	@ 0x78
 8000b64:	f000 fb08 	bl	8001178 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	01db      	lsls	r3, r3, #7
 8000b6c:	4a08      	ldr	r2, [pc, #32]	@ (8000b90 <SSD1306_UpdateScreen+0x58>)
 8000b6e:	441a      	add	r2, r3
 8000b70:	2380      	movs	r3, #128	@ 0x80
 8000b72:	2140      	movs	r1, #64	@ 0x40
 8000b74:	2078      	movs	r0, #120	@ 0x78
 8000b76:	f000 fa99 	bl	80010ac <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	71fb      	strb	r3, [r7, #7]
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	2b07      	cmp	r3, #7
 8000b84:	d9de      	bls.n	8000b44 <SSD1306_UpdateScreen+0xc>
	}
}
 8000b86:	bf00      	nop
 8000b88:	bf00      	nop
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	2000016c 	.word	0x2000016c

08000b94 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <SSD1306_Fill+0x14>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	e000      	b.n	8000baa <SSD1306_Fill+0x16>
 8000ba8:	23ff      	movs	r3, #255	@ 0xff
 8000baa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <SSD1306_Fill+0x2c>)
 8000bb2:	f002 fbaf 	bl	8003314 <memset>
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	2000016c 	.word	0x2000016c

08000bc4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	80fb      	strh	r3, [r7, #6]
 8000bce:	460b      	mov	r3, r1
 8000bd0:	80bb      	strh	r3, [r7, #4]
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	70fb      	strb	r3, [r7, #3]
	if (
 8000bd6:	88fb      	ldrh	r3, [r7, #6]
 8000bd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bda:	d848      	bhi.n	8000c6e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000bdc:	88bb      	ldrh	r3, [r7, #4]
 8000bde:	2b3f      	cmp	r3, #63	@ 0x3f
 8000be0:	d845      	bhi.n	8000c6e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8000be2:	4b25      	ldr	r3, [pc, #148]	@ (8000c78 <SSD1306_DrawPixel+0xb4>)
 8000be4:	791b      	ldrb	r3, [r3, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d006      	beq.n	8000bf8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000bea:	78fb      	ldrb	r3, [r7, #3]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	bf0c      	ite	eq
 8000bf0:	2301      	moveq	r3, #1
 8000bf2:	2300      	movne	r3, #0
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000bf8:	78fb      	ldrb	r3, [r7, #3]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d11a      	bne.n	8000c34 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000bfe:	88fa      	ldrh	r2, [r7, #6]
 8000c00:	88bb      	ldrh	r3, [r7, #4]
 8000c02:	08db      	lsrs	r3, r3, #3
 8000c04:	b298      	uxth	r0, r3
 8000c06:	4603      	mov	r3, r0
 8000c08:	01db      	lsls	r3, r3, #7
 8000c0a:	4413      	add	r3, r2
 8000c0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c7c <SSD1306_DrawPixel+0xb8>)
 8000c0e:	5cd3      	ldrb	r3, [r2, r3]
 8000c10:	b25a      	sxtb	r2, r3
 8000c12:	88bb      	ldrh	r3, [r7, #4]
 8000c14:	f003 0307 	and.w	r3, r3, #7
 8000c18:	2101      	movs	r1, #1
 8000c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1e:	b25b      	sxtb	r3, r3
 8000c20:	4313      	orrs	r3, r2
 8000c22:	b259      	sxtb	r1, r3
 8000c24:	88fa      	ldrh	r2, [r7, #6]
 8000c26:	4603      	mov	r3, r0
 8000c28:	01db      	lsls	r3, r3, #7
 8000c2a:	4413      	add	r3, r2
 8000c2c:	b2c9      	uxtb	r1, r1
 8000c2e:	4a13      	ldr	r2, [pc, #76]	@ (8000c7c <SSD1306_DrawPixel+0xb8>)
 8000c30:	54d1      	strb	r1, [r2, r3]
 8000c32:	e01d      	b.n	8000c70 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000c34:	88fa      	ldrh	r2, [r7, #6]
 8000c36:	88bb      	ldrh	r3, [r7, #4]
 8000c38:	08db      	lsrs	r3, r3, #3
 8000c3a:	b298      	uxth	r0, r3
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	01db      	lsls	r3, r3, #7
 8000c40:	4413      	add	r3, r2
 8000c42:	4a0e      	ldr	r2, [pc, #56]	@ (8000c7c <SSD1306_DrawPixel+0xb8>)
 8000c44:	5cd3      	ldrb	r3, [r2, r3]
 8000c46:	b25a      	sxtb	r2, r3
 8000c48:	88bb      	ldrh	r3, [r7, #4]
 8000c4a:	f003 0307 	and.w	r3, r3, #7
 8000c4e:	2101      	movs	r1, #1
 8000c50:	fa01 f303 	lsl.w	r3, r1, r3
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	43db      	mvns	r3, r3
 8000c58:	b25b      	sxtb	r3, r3
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	b259      	sxtb	r1, r3
 8000c5e:	88fa      	ldrh	r2, [r7, #6]
 8000c60:	4603      	mov	r3, r0
 8000c62:	01db      	lsls	r3, r3, #7
 8000c64:	4413      	add	r3, r2
 8000c66:	b2c9      	uxtb	r1, r1
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <SSD1306_DrawPixel+0xb8>)
 8000c6a:	54d1      	strb	r1, [r2, r3]
 8000c6c:	e000      	b.n	8000c70 <SSD1306_DrawPixel+0xac>
		return;
 8000c6e:	bf00      	nop
	}
}
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	2000056c 	.word	0x2000056c
 8000c7c:	2000016c 	.word	0x2000016c

08000c80 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	460a      	mov	r2, r1
 8000c8a:	80fb      	strh	r3, [r7, #6]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8000c90:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <SSD1306_GotoXY+0x28>)
 8000c92:	88fb      	ldrh	r3, [r7, #6]
 8000c94:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000c96:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <SSD1306_GotoXY+0x28>)
 8000c98:	88bb      	ldrh	r3, [r7, #4]
 8000c9a:	8053      	strh	r3, [r2, #2]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bc80      	pop	{r7}
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	2000056c 	.word	0x2000056c

08000cac <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	6039      	str	r1, [r7, #0]
 8000cb6:	71fb      	strb	r3, [r7, #7]
 8000cb8:	4613      	mov	r3, r2
 8000cba:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000cbc:	4b39      	ldr	r3, [pc, #228]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000cbe:	881b      	ldrh	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	4413      	add	r3, r2
	if (
 8000cc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cca:	dc07      	bgt.n	8000cdc <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000ccc:	4b35      	ldr	r3, [pc, #212]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000cce:	885b      	ldrh	r3, [r3, #2]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	785b      	ldrb	r3, [r3, #1]
 8000cd6:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000cd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cda:	dd01      	ble.n	8000ce0 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e05d      	b.n	8000d9c <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	e04b      	b.n	8000d7e <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685a      	ldr	r2, [r3, #4]
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	3b20      	subs	r3, #32
 8000cee:	6839      	ldr	r1, [r7, #0]
 8000cf0:	7849      	ldrb	r1, [r1, #1]
 8000cf2:	fb01 f303 	mul.w	r3, r1, r3
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	440b      	add	r3, r1
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	4413      	add	r3, r2
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000d04:	2300      	movs	r3, #0
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	e030      	b.n	8000d6c <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d010      	beq.n	8000d3c <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000d1a:	4b22      	ldr	r3, [pc, #136]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d1c:	881a      	ldrh	r2, [r3, #0]
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	4413      	add	r3, r2
 8000d24:	b298      	uxth	r0, r3
 8000d26:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d28:	885a      	ldrh	r2, [r3, #2]
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	4413      	add	r3, r2
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	79ba      	ldrb	r2, [r7, #6]
 8000d34:	4619      	mov	r1, r3
 8000d36:	f7ff ff45 	bl	8000bc4 <SSD1306_DrawPixel>
 8000d3a:	e014      	b.n	8000d66 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d3e:	881a      	ldrh	r2, [r3, #0]
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	4413      	add	r3, r2
 8000d46:	b298      	uxth	r0, r3
 8000d48:	4b16      	ldr	r3, [pc, #88]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d4a:	885a      	ldrh	r2, [r3, #2]
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	b29b      	uxth	r3, r3
 8000d50:	4413      	add	r3, r2
 8000d52:	b299      	uxth	r1, r3
 8000d54:	79bb      	ldrb	r3, [r7, #6]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	bf0c      	ite	eq
 8000d5a:	2301      	moveq	r3, #1
 8000d5c:	2300      	movne	r3, #0
 8000d5e:	b2db      	uxtb	r3, r3
 8000d60:	461a      	mov	r2, r3
 8000d62:	f7ff ff2f 	bl	8000bc4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d3c8      	bcc.n	8000d0a <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	785b      	ldrb	r3, [r3, #1]
 8000d82:	461a      	mov	r2, r3
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d3ad      	bcc.n	8000ce6 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d8c:	881b      	ldrh	r3, [r3, #0]
 8000d8e:	683a      	ldr	r2, [r7, #0]
 8000d90:	7812      	ldrb	r2, [r2, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	b29a      	uxth	r2, r3
 8000d96:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <SSD1306_Putc+0xf8>)
 8000d98:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	2000056c 	.word	0x2000056c

08000da8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	4613      	mov	r3, r2
 8000db4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000db6:	e012      	b.n	8000dde <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	79fa      	ldrb	r2, [r7, #7]
 8000dbe:	68b9      	ldr	r1, [r7, #8]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff ff73 	bl	8000cac <SSD1306_Putc>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	461a      	mov	r2, r3
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d002      	beq.n	8000dd8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	e008      	b.n	8000dea <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d1e8      	bne.n	8000db8 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	781b      	ldrb	r3, [r3, #0]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8000df2:	b590      	push	{r4, r7, lr}
 8000df4:	b087      	sub	sp, #28
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	4604      	mov	r4, r0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	4611      	mov	r1, r2
 8000dfe:	461a      	mov	r2, r3
 8000e00:	4623      	mov	r3, r4
 8000e02:	80fb      	strh	r3, [r7, #6]
 8000e04:	4603      	mov	r3, r0
 8000e06:	80bb      	strh	r3, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	807b      	strh	r3, [r7, #2]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8000e10:	88fb      	ldrh	r3, [r7, #6]
 8000e12:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e14:	d901      	bls.n	8000e1a <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8000e16:	237f      	movs	r3, #127	@ 0x7f
 8000e18:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8000e1a:	887b      	ldrh	r3, [r7, #2]
 8000e1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e1e:	d901      	bls.n	8000e24 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8000e20:	237f      	movs	r3, #127	@ 0x7f
 8000e22:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8000e24:	88bb      	ldrh	r3, [r7, #4]
 8000e26:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e28:	d901      	bls.n	8000e2e <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8000e2a:	233f      	movs	r3, #63	@ 0x3f
 8000e2c:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8000e2e:	883b      	ldrh	r3, [r7, #0]
 8000e30:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e32:	d901      	bls.n	8000e38 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8000e34:	233f      	movs	r3, #63	@ 0x3f
 8000e36:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8000e38:	88fa      	ldrh	r2, [r7, #6]
 8000e3a:	887b      	ldrh	r3, [r7, #2]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d205      	bcs.n	8000e4c <SSD1306_DrawLine+0x5a>
 8000e40:	887a      	ldrh	r2, [r7, #2]
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	b21b      	sxth	r3, r3
 8000e4a:	e004      	b.n	8000e56 <SSD1306_DrawLine+0x64>
 8000e4c:	88fa      	ldrh	r2, [r7, #6]
 8000e4e:	887b      	ldrh	r3, [r7, #2]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8000e58:	88ba      	ldrh	r2, [r7, #4]
 8000e5a:	883b      	ldrh	r3, [r7, #0]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d205      	bcs.n	8000e6c <SSD1306_DrawLine+0x7a>
 8000e60:	883a      	ldrh	r2, [r7, #0]
 8000e62:	88bb      	ldrh	r3, [r7, #4]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	e004      	b.n	8000e76 <SSD1306_DrawLine+0x84>
 8000e6c:	88ba      	ldrh	r2, [r7, #4]
 8000e6e:	883b      	ldrh	r3, [r7, #0]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	b21b      	sxth	r3, r3
 8000e76:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8000e78:	88fa      	ldrh	r2, [r7, #6]
 8000e7a:	887b      	ldrh	r3, [r7, #2]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d201      	bcs.n	8000e84 <SSD1306_DrawLine+0x92>
 8000e80:	2301      	movs	r3, #1
 8000e82:	e001      	b.n	8000e88 <SSD1306_DrawLine+0x96>
 8000e84:	f04f 33ff 	mov.w	r3, #4294967295
 8000e88:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8000e8a:	88ba      	ldrh	r2, [r7, #4]
 8000e8c:	883b      	ldrh	r3, [r7, #0]
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d201      	bcs.n	8000e96 <SSD1306_DrawLine+0xa4>
 8000e92:	2301      	movs	r3, #1
 8000e94:	e001      	b.n	8000e9a <SSD1306_DrawLine+0xa8>
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8000e9c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8000ea0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	dd06      	ble.n	8000eb6 <SSD1306_DrawLine+0xc4>
 8000ea8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000eac:	0fda      	lsrs	r2, r3, #31
 8000eae:	4413      	add	r3, r2
 8000eb0:	105b      	asrs	r3, r3, #1
 8000eb2:	b21b      	sxth	r3, r3
 8000eb4:	e006      	b.n	8000ec4 <SSD1306_DrawLine+0xd2>
 8000eb6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000eba:	0fda      	lsrs	r2, r3, #31
 8000ebc:	4413      	add	r3, r2
 8000ebe:	105b      	asrs	r3, r3, #1
 8000ec0:	425b      	negs	r3, r3
 8000ec2:	b21b      	sxth	r3, r3
 8000ec4:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8000ec6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d129      	bne.n	8000f22 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8000ece:	883a      	ldrh	r2, [r7, #0]
 8000ed0:	88bb      	ldrh	r3, [r7, #4]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d205      	bcs.n	8000ee2 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8000ed6:	883b      	ldrh	r3, [r7, #0]
 8000ed8:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000eda:	88bb      	ldrh	r3, [r7, #4]
 8000edc:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000ede:	893b      	ldrh	r3, [r7, #8]
 8000ee0:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000ee2:	887a      	ldrh	r2, [r7, #2]
 8000ee4:	88fb      	ldrh	r3, [r7, #6]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d205      	bcs.n	8000ef6 <SSD1306_DrawLine+0x104>
			tmp = x1;
 8000eea:	887b      	ldrh	r3, [r7, #2]
 8000eec:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000eee:	88fb      	ldrh	r3, [r7, #6]
 8000ef0:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000ef2:	893b      	ldrh	r3, [r7, #8]
 8000ef4:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8000ef6:	88bb      	ldrh	r3, [r7, #4]
 8000ef8:	82bb      	strh	r3, [r7, #20]
 8000efa:	e00c      	b.n	8000f16 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8000efc:	8ab9      	ldrh	r1, [r7, #20]
 8000efe:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fe5d 	bl	8000bc4 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8000f0a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	3301      	adds	r3, #1
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	82bb      	strh	r3, [r7, #20]
 8000f16:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000f1a:	883b      	ldrh	r3, [r7, #0]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	dded      	ble.n	8000efc <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8000f20:	e05f      	b.n	8000fe2 <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8000f22:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d129      	bne.n	8000f7e <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8000f2a:	883a      	ldrh	r2, [r7, #0]
 8000f2c:	88bb      	ldrh	r3, [r7, #4]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d205      	bcs.n	8000f3e <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8000f32:	883b      	ldrh	r3, [r7, #0]
 8000f34:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8000f36:	88bb      	ldrh	r3, [r7, #4]
 8000f38:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8000f3a:	893b      	ldrh	r3, [r7, #8]
 8000f3c:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8000f3e:	887a      	ldrh	r2, [r7, #2]
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d205      	bcs.n	8000f52 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8000f46:	887b      	ldrh	r3, [r7, #2]
 8000f48:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8000f4e:	893b      	ldrh	r3, [r7, #8]
 8000f50:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	82bb      	strh	r3, [r7, #20]
 8000f56:	e00c      	b.n	8000f72 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8000f58:	8abb      	ldrh	r3, [r7, #20]
 8000f5a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f5e:	88b9      	ldrh	r1, [r7, #4]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fe2f 	bl	8000bc4 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8000f66:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	82bb      	strh	r3, [r7, #20]
 8000f72:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8000f76:	887b      	ldrh	r3, [r7, #2]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	dded      	ble.n	8000f58 <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8000f7c:	e031      	b.n	8000fe2 <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8000f7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f82:	88b9      	ldrh	r1, [r7, #4]
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fe1c 	bl	8000bc4 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8000f8c:	88fa      	ldrh	r2, [r7, #6]
 8000f8e:	887b      	ldrh	r3, [r7, #2]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d103      	bne.n	8000f9c <SSD1306_DrawLine+0x1aa>
 8000f94:	88ba      	ldrh	r2, [r7, #4]
 8000f96:	883b      	ldrh	r3, [r7, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d021      	beq.n	8000fe0 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8000f9c:	8afb      	ldrh	r3, [r7, #22]
 8000f9e:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8000fa0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000fa4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000fa8:	425b      	negs	r3, r3
 8000faa:	429a      	cmp	r2, r3
 8000fac:	dd08      	ble.n	8000fc0 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8000fae:	8afa      	ldrh	r2, [r7, #22]
 8000fb0:	8a3b      	ldrh	r3, [r7, #16]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8000fb8:	89fa      	ldrh	r2, [r7, #14]
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8000fc0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000fc4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	dad8      	bge.n	8000f7e <SSD1306_DrawLine+0x18c>
			err += dx;
 8000fcc:	8afa      	ldrh	r2, [r7, #22]
 8000fce:	8a7b      	ldrh	r3, [r7, #18]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8000fd6:	89ba      	ldrh	r2, [r7, #12]
 8000fd8:	88bb      	ldrh	r3, [r7, #4]
 8000fda:	4413      	add	r3, r2
 8000fdc:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8000fde:	e7ce      	b.n	8000f7e <SSD1306_DrawLine+0x18c>
			break;
 8000fe0:	bf00      	nop
		}
	}
}
 8000fe2:	371c      	adds	r7, #28
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd90      	pop	{r4, r7, pc}

08000fe8 <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8000fe8:	b590      	push	{r4, r7, lr}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4604      	mov	r4, r0
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4623      	mov	r3, r4
 8000ff8:	80fb      	strh	r3, [r7, #6]
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	80bb      	strh	r3, [r7, #4]
 8000ffe:	460b      	mov	r3, r1
 8001000:	807b      	strh	r3, [r7, #2]
 8001002:	4613      	mov	r3, r2
 8001004:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8001006:	88fb      	ldrh	r3, [r7, #6]
 8001008:	2b7f      	cmp	r3, #127	@ 0x7f
 800100a:	d836      	bhi.n	800107a <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 800100c:	88bb      	ldrh	r3, [r7, #4]
 800100e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001010:	d833      	bhi.n	800107a <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001012:	88fa      	ldrh	r2, [r7, #6]
 8001014:	887b      	ldrh	r3, [r7, #2]
 8001016:	4413      	add	r3, r2
 8001018:	2b7f      	cmp	r3, #127	@ 0x7f
 800101a:	dd03      	ble.n	8001024 <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001022:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001024:	88ba      	ldrh	r2, [r7, #4]
 8001026:	883b      	ldrh	r3, [r7, #0]
 8001028:	4413      	add	r3, r2
 800102a:	2b3f      	cmp	r3, #63	@ 0x3f
 800102c:	dd03      	ble.n	8001036 <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 800102e:	88bb      	ldrh	r3, [r7, #4]
 8001030:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001034:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8001036:	2300      	movs	r3, #0
 8001038:	73fb      	strb	r3, [r7, #15]
 800103a:	e018      	b.n	800106e <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	b29a      	uxth	r2, r3
 8001040:	88bb      	ldrh	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	b299      	uxth	r1, r3
 8001046:	88fa      	ldrh	r2, [r7, #6]
 8001048:	887b      	ldrh	r3, [r7, #2]
 800104a:	4413      	add	r3, r2
 800104c:	b29c      	uxth	r4, r3
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	b29a      	uxth	r2, r3
 8001052:	88bb      	ldrh	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	b29a      	uxth	r2, r3
 8001058:	88f8      	ldrh	r0, [r7, #6]
 800105a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	4613      	mov	r3, r2
 8001062:	4622      	mov	r2, r4
 8001064:	f7ff fec5 	bl	8000df2 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	3301      	adds	r3, #1
 800106c:	73fb      	strb	r3, [r7, #15]
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	b29b      	uxth	r3, r3
 8001072:	883a      	ldrh	r2, [r7, #0]
 8001074:	429a      	cmp	r2, r3
 8001076:	d2e1      	bcs.n	800103c <SSD1306_DrawFilledRectangle+0x54>
 8001078:	e000      	b.n	800107c <SSD1306_DrawFilledRectangle+0x94>
		return;
 800107a:	bf00      	nop
	}
}
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}
	...

08001084 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800108a:	4b07      	ldr	r3, [pc, #28]	@ (80010a8 <ssd1306_I2C_Init+0x24>)
 800108c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800108e:	e002      	b.n	8001096 <ssd1306_I2C_Init+0x12>
		p--;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3b01      	subs	r3, #1
 8001094:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f9      	bne.n	8001090 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr
 80010a8:	0003d090 	.word	0x0003d090

080010ac <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b0c7      	sub	sp, #284	@ 0x11c
 80010b0:	af02      	add	r7, sp, #8
 80010b2:	4604      	mov	r4, r0
 80010b4:	4608      	mov	r0, r1
 80010b6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80010ba:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80010be:	600a      	str	r2, [r1, #0]
 80010c0:	4619      	mov	r1, r3
 80010c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010c6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80010ca:	4622      	mov	r2, r4
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010d2:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80010d6:	4602      	mov	r2, r0
 80010d8:	701a      	strb	r2, [r3, #0]
 80010da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80010e2:	460a      	mov	r2, r1
 80010e4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80010e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80010ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80010ee:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80010f2:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80010f6:	7812      	ldrb	r2, [r2, #0]
 80010f8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001100:	e015      	b.n	800112e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001102:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001106:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800110a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	441a      	add	r2, r3
 8001112:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001116:	3301      	adds	r3, #1
 8001118:	7811      	ldrb	r1, [r2, #0]
 800111a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800111e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001122:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001124:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001128:	3301      	adds	r3, #1
 800112a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800112e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001132:	b29b      	uxth	r3, r3
 8001134:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001138:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800113c:	8812      	ldrh	r2, [r2, #0]
 800113e:	429a      	cmp	r2, r3
 8001140:	d8df      	bhi.n	8001102 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001142:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001146:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b299      	uxth	r1, r3
 800114e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001152:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	b29b      	uxth	r3, r3
 800115c:	f107 020c 	add.w	r2, r7, #12
 8001160:	200a      	movs	r0, #10
 8001162:	9000      	str	r0, [sp, #0]
 8001164:	4803      	ldr	r0, [pc, #12]	@ (8001174 <ssd1306_I2C_WriteMulti+0xc8>)
 8001166:	f000 fdf9 	bl	8001d5c <HAL_I2C_Master_Transmit>
}
 800116a:	bf00      	nop
 800116c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001170:	46bd      	mov	sp, r7
 8001172:	bd90      	pop	{r4, r7, pc}
 8001174:	20000080 	.word	0x20000080

08001178 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af02      	add	r7, sp, #8
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
 8001182:	460b      	mov	r3, r1
 8001184:	71bb      	strb	r3, [r7, #6]
 8001186:	4613      	mov	r3, r2
 8001188:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800118a:	79bb      	ldrb	r3, [r7, #6]
 800118c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800118e:	797b      	ldrb	r3, [r7, #5]
 8001190:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	b299      	uxth	r1, r3
 8001196:	f107 020c 	add.w	r2, r7, #12
 800119a:	230a      	movs	r3, #10
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2302      	movs	r3, #2
 80011a0:	4803      	ldr	r0, [pc, #12]	@ (80011b0 <ssd1306_I2C_Write+0x38>)
 80011a2:	f000 fddb 	bl	8001d5c <HAL_I2C_Master_Transmit>
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000080 	.word	0x20000080

080011b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b8:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <HAL_Init+0x28>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a07      	ldr	r2, [pc, #28]	@ (80011dc <HAL_Init+0x28>)
 80011be:	f043 0310 	orr.w	r3, r3, #16
 80011c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011c4:	2003      	movs	r0, #3
 80011c6:	f000 f947 	bl	8001458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011ca:	200f      	movs	r0, #15
 80011cc:	f000 f808 	bl	80011e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011d0:	f7ff fa70 	bl	80006b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40022000 	.word	0x40022000

080011e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e8:	4b12      	ldr	r3, [pc, #72]	@ (8001234 <HAL_InitTick+0x54>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <HAL_InitTick+0x58>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	4619      	mov	r1, r3
 80011f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f95f 	bl	80014c2 <HAL_SYSTICK_Config>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e00e      	b.n	800122c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b0f      	cmp	r3, #15
 8001212:	d80a      	bhi.n	800122a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001214:	2200      	movs	r2, #0
 8001216:	6879      	ldr	r1, [r7, #4]
 8001218:	f04f 30ff 	mov.w	r0, #4294967295
 800121c:	f000 f927 	bl	800146e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001220:	4a06      	ldr	r2, [pc, #24]	@ (800123c <HAL_InitTick+0x5c>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	e000      	b.n	800122c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000000 	.word	0x20000000
 8001238:	20000010 	.word	0x20000010
 800123c:	2000000c 	.word	0x2000000c

08001240 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <HAL_IncTick+0x1c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <HAL_IncTick+0x20>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4413      	add	r3, r2
 8001250:	4a03      	ldr	r2, [pc, #12]	@ (8001260 <HAL_IncTick+0x20>)
 8001252:	6013      	str	r3, [r2, #0]
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	20000010 	.word	0x20000010
 8001260:	20000574 	.word	0x20000574

08001264 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return uwTick;
 8001268:	4b02      	ldr	r3, [pc, #8]	@ (8001274 <HAL_GetTick+0x10>)
 800126a:	681b      	ldr	r3, [r3, #0]
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	20000574 	.word	0x20000574

08001278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7ff fff0 	bl	8001264 <HAL_GetTick>
 8001284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001290:	d005      	beq.n	800129e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_Delay+0x44>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	4413      	add	r3, r2
 800129c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800129e:	bf00      	nop
 80012a0:	f7ff ffe0 	bl	8001264 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d8f7      	bhi.n	80012a0 <HAL_Delay+0x28>
  {
  }
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000010 	.word	0x20000010

080012c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f003 0307 	and.w	r3, r3, #7
 80012ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012dc:	4013      	ands	r3, r2
 80012de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012f2:	4a04      	ldr	r2, [pc, #16]	@ (8001304 <__NVIC_SetPriorityGrouping+0x44>)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	60d3      	str	r3, [r2, #12]
}
 80012f8:	bf00      	nop
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800130c:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <__NVIC_GetPriorityGrouping+0x18>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	0a1b      	lsrs	r3, r3, #8
 8001312:	f003 0307 	and.w	r3, r3, #7
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	e000ed00 	.word	0xe000ed00

08001324 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800132e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001332:	2b00      	cmp	r3, #0
 8001334:	db0b      	blt.n	800134e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	f003 021f 	and.w	r2, r3, #31
 800133c:	4906      	ldr	r1, [pc, #24]	@ (8001358 <__NVIC_EnableIRQ+0x34>)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	095b      	lsrs	r3, r3, #5
 8001344:	2001      	movs	r0, #1
 8001346:	fa00 f202 	lsl.w	r2, r0, r2
 800134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100

0800135c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	2b00      	cmp	r3, #0
 800136e:	db0a      	blt.n	8001386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2da      	uxtb	r2, r3
 8001374:	490c      	ldr	r1, [pc, #48]	@ (80013a8 <__NVIC_SetPriority+0x4c>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	0112      	lsls	r2, r2, #4
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	440b      	add	r3, r1
 8001380:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001384:	e00a      	b.n	800139c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4908      	ldr	r1, [pc, #32]	@ (80013ac <__NVIC_SetPriority+0x50>)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	3b04      	subs	r3, #4
 8001394:	0112      	lsls	r2, r2, #4
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	440b      	add	r3, r1
 800139a:	761a      	strb	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000e100 	.word	0xe000e100
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b089      	sub	sp, #36	@ 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f1c3 0307 	rsb	r3, r3, #7
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	bf28      	it	cs
 80013ce:	2304      	movcs	r3, #4
 80013d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3304      	adds	r3, #4
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	d902      	bls.n	80013e0 <NVIC_EncodePriority+0x30>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3b03      	subs	r3, #3
 80013de:	e000      	b.n	80013e2 <NVIC_EncodePriority+0x32>
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e4:	f04f 32ff 	mov.w	r2, #4294967295
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43da      	mvns	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f8:	f04f 31ff 	mov.w	r1, #4294967295
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001402:	43d9      	mvns	r1, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	4313      	orrs	r3, r2
         );
}
 800140a:	4618      	mov	r0, r3
 800140c:	3724      	adds	r7, #36	@ 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3b01      	subs	r3, #1
 8001420:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001424:	d301      	bcc.n	800142a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001426:	2301      	movs	r3, #1
 8001428:	e00f      	b.n	800144a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <SysTick_Config+0x40>)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3b01      	subs	r3, #1
 8001430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001432:	210f      	movs	r1, #15
 8001434:	f04f 30ff 	mov.w	r0, #4294967295
 8001438:	f7ff ff90 	bl	800135c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <SysTick_Config+0x40>)
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001442:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <SysTick_Config+0x40>)
 8001444:	2207      	movs	r2, #7
 8001446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	e000e010 	.word	0xe000e010

08001458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff2d 	bl	80012c0 <__NVIC_SetPriorityGrouping>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146e:	b580      	push	{r7, lr}
 8001470:	b086      	sub	sp, #24
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	60b9      	str	r1, [r7, #8]
 8001478:	607a      	str	r2, [r7, #4]
 800147a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001480:	f7ff ff42 	bl	8001308 <__NVIC_GetPriorityGrouping>
 8001484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	6978      	ldr	r0, [r7, #20]
 800148c:	f7ff ff90 	bl	80013b0 <NVIC_EncodePriority>
 8001490:	4602      	mov	r2, r0
 8001492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff5f 	bl	800135c <__NVIC_SetPriority>
}
 800149e:	bf00      	nop
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	4603      	mov	r3, r0
 80014ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff35 	bl	8001324 <__NVIC_EnableIRQ>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f7ff ffa2 	bl	8001414 <SysTick_Config>
 80014d0:	4603      	mov	r3, r0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e043      	b.n	800157a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	461a      	mov	r2, r3
 80014f8:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <HAL_DMA_Init+0xa8>)
 80014fa:	4413      	add	r3, r2
 80014fc:	4a22      	ldr	r2, [pc, #136]	@ (8001588 <HAL_DMA_Init+0xac>)
 80014fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001502:	091b      	lsrs	r3, r3, #4
 8001504:	009a      	lsls	r2, r3, #2
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a1f      	ldr	r2, [pc, #124]	@ (800158c <HAL_DMA_Init+0xb0>)
 800150e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2202      	movs	r2, #2
 8001514:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001526:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800152a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001534:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001540:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800154c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	4313      	orrs	r3, r2
 8001558:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	68fa      	ldr	r2, [r7, #12]
 8001560:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2200      	movs	r2, #0
 8001574:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	bffdfff8 	.word	0xbffdfff8
 8001588:	cccccccd 	.word	0xcccccccd
 800158c:	40020000 	.word	0x40020000

08001590 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	2204      	movs	r2, #4
 80015ae:	409a      	lsls	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d04f      	beq.n	8001658 <HAL_DMA_IRQHandler+0xc8>
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d04a      	beq.n	8001658 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0320 	and.w	r3, r3, #32
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d107      	bne.n	80015e0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 0204 	bic.w	r2, r2, #4
 80015de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a66      	ldr	r2, [pc, #408]	@ (8001780 <HAL_DMA_IRQHandler+0x1f0>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d029      	beq.n	800163e <HAL_DMA_IRQHandler+0xae>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a65      	ldr	r2, [pc, #404]	@ (8001784 <HAL_DMA_IRQHandler+0x1f4>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d022      	beq.n	800163a <HAL_DMA_IRQHandler+0xaa>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a63      	ldr	r2, [pc, #396]	@ (8001788 <HAL_DMA_IRQHandler+0x1f8>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d01a      	beq.n	8001634 <HAL_DMA_IRQHandler+0xa4>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a62      	ldr	r2, [pc, #392]	@ (800178c <HAL_DMA_IRQHandler+0x1fc>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d012      	beq.n	800162e <HAL_DMA_IRQHandler+0x9e>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a60      	ldr	r2, [pc, #384]	@ (8001790 <HAL_DMA_IRQHandler+0x200>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d00a      	beq.n	8001628 <HAL_DMA_IRQHandler+0x98>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a5f      	ldr	r2, [pc, #380]	@ (8001794 <HAL_DMA_IRQHandler+0x204>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d102      	bne.n	8001622 <HAL_DMA_IRQHandler+0x92>
 800161c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001620:	e00e      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 8001622:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001626:	e00b      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 8001628:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800162c:	e008      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 800162e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001632:	e005      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 8001634:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001638:	e002      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 800163a:	2340      	movs	r3, #64	@ 0x40
 800163c:	e000      	b.n	8001640 <HAL_DMA_IRQHandler+0xb0>
 800163e:	2304      	movs	r3, #4
 8001640:	4a55      	ldr	r2, [pc, #340]	@ (8001798 <HAL_DMA_IRQHandler+0x208>)
 8001642:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001648:	2b00      	cmp	r3, #0
 800164a:	f000 8094 	beq.w	8001776 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001656:	e08e      	b.n	8001776 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800165c:	2202      	movs	r2, #2
 800165e:	409a      	lsls	r2, r3
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4013      	ands	r3, r2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d056      	beq.n	8001716 <HAL_DMA_IRQHandler+0x186>
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d051      	beq.n	8001716 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0320 	and.w	r3, r3, #32
 800167c:	2b00      	cmp	r3, #0
 800167e:	d10b      	bne.n	8001698 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 020a 	bic.w	r2, r2, #10
 800168e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2201      	movs	r2, #1
 8001694:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a38      	ldr	r2, [pc, #224]	@ (8001780 <HAL_DMA_IRQHandler+0x1f0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d029      	beq.n	80016f6 <HAL_DMA_IRQHandler+0x166>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a37      	ldr	r2, [pc, #220]	@ (8001784 <HAL_DMA_IRQHandler+0x1f4>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d022      	beq.n	80016f2 <HAL_DMA_IRQHandler+0x162>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a35      	ldr	r2, [pc, #212]	@ (8001788 <HAL_DMA_IRQHandler+0x1f8>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d01a      	beq.n	80016ec <HAL_DMA_IRQHandler+0x15c>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a34      	ldr	r2, [pc, #208]	@ (800178c <HAL_DMA_IRQHandler+0x1fc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d012      	beq.n	80016e6 <HAL_DMA_IRQHandler+0x156>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a32      	ldr	r2, [pc, #200]	@ (8001790 <HAL_DMA_IRQHandler+0x200>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d00a      	beq.n	80016e0 <HAL_DMA_IRQHandler+0x150>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a31      	ldr	r2, [pc, #196]	@ (8001794 <HAL_DMA_IRQHandler+0x204>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d102      	bne.n	80016da <HAL_DMA_IRQHandler+0x14a>
 80016d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d8:	e00e      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016de:	e00b      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80016e4:	e008      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016ea:	e005      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016f0:	e002      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016f2:	2320      	movs	r3, #32
 80016f4:	e000      	b.n	80016f8 <HAL_DMA_IRQHandler+0x168>
 80016f6:	2302      	movs	r3, #2
 80016f8:	4a27      	ldr	r2, [pc, #156]	@ (8001798 <HAL_DMA_IRQHandler+0x208>)
 80016fa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001708:	2b00      	cmp	r3, #0
 800170a:	d034      	beq.n	8001776 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001714:	e02f      	b.n	8001776 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	2208      	movs	r2, #8
 800171c:	409a      	lsls	r2, r3
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	4013      	ands	r3, r2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d028      	beq.n	8001778 <HAL_DMA_IRQHandler+0x1e8>
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	2b00      	cmp	r3, #0
 800172e:	d023      	beq.n	8001778 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f022 020e 	bic.w	r2, r2, #14
 800173e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001748:	2101      	movs	r1, #1
 800174a:	fa01 f202 	lsl.w	r2, r1, r2
 800174e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	2b00      	cmp	r3, #0
 800176c:	d004      	beq.n	8001778 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	4798      	blx	r3
    }
  }
  return;
 8001776:	bf00      	nop
 8001778:	bf00      	nop
}
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40020008 	.word	0x40020008
 8001784:	4002001c 	.word	0x4002001c
 8001788:	40020030 	.word	0x40020030
 800178c:	40020044 	.word	0x40020044
 8001790:	40020058 	.word	0x40020058
 8001794:	4002006c 	.word	0x4002006c
 8001798:	40020000 	.word	0x40020000

0800179c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800179c:	b480      	push	{r7}
 800179e:	b08b      	sub	sp, #44	@ 0x2c
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017a6:	2300      	movs	r3, #0
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ae:	e169      	b.n	8001a84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017b0:	2201      	movs	r2, #1
 80017b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	f040 8158 	bne.w	8001a7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4a9a      	ldr	r2, [pc, #616]	@ (8001a3c <HAL_GPIO_Init+0x2a0>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d05e      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017d8:	4a98      	ldr	r2, [pc, #608]	@ (8001a3c <HAL_GPIO_Init+0x2a0>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d875      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017de:	4a98      	ldr	r2, [pc, #608]	@ (8001a40 <HAL_GPIO_Init+0x2a4>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d058      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017e4:	4a96      	ldr	r2, [pc, #600]	@ (8001a40 <HAL_GPIO_Init+0x2a4>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d86f      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017ea:	4a96      	ldr	r2, [pc, #600]	@ (8001a44 <HAL_GPIO_Init+0x2a8>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d052      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017f0:	4a94      	ldr	r2, [pc, #592]	@ (8001a44 <HAL_GPIO_Init+0x2a8>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d869      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017f6:	4a94      	ldr	r2, [pc, #592]	@ (8001a48 <HAL_GPIO_Init+0x2ac>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d04c      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017fc:	4a92      	ldr	r2, [pc, #584]	@ (8001a48 <HAL_GPIO_Init+0x2ac>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d863      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 8001802:	4a92      	ldr	r2, [pc, #584]	@ (8001a4c <HAL_GPIO_Init+0x2b0>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d046      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 8001808:	4a90      	ldr	r2, [pc, #576]	@ (8001a4c <HAL_GPIO_Init+0x2b0>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d85d      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 800180e:	2b12      	cmp	r3, #18
 8001810:	d82a      	bhi.n	8001868 <HAL_GPIO_Init+0xcc>
 8001812:	2b12      	cmp	r3, #18
 8001814:	d859      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 8001816:	a201      	add	r2, pc, #4	@ (adr r2, 800181c <HAL_GPIO_Init+0x80>)
 8001818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181c:	08001897 	.word	0x08001897
 8001820:	08001871 	.word	0x08001871
 8001824:	08001883 	.word	0x08001883
 8001828:	080018c5 	.word	0x080018c5
 800182c:	080018cb 	.word	0x080018cb
 8001830:	080018cb 	.word	0x080018cb
 8001834:	080018cb 	.word	0x080018cb
 8001838:	080018cb 	.word	0x080018cb
 800183c:	080018cb 	.word	0x080018cb
 8001840:	080018cb 	.word	0x080018cb
 8001844:	080018cb 	.word	0x080018cb
 8001848:	080018cb 	.word	0x080018cb
 800184c:	080018cb 	.word	0x080018cb
 8001850:	080018cb 	.word	0x080018cb
 8001854:	080018cb 	.word	0x080018cb
 8001858:	080018cb 	.word	0x080018cb
 800185c:	080018cb 	.word	0x080018cb
 8001860:	08001879 	.word	0x08001879
 8001864:	0800188d 	.word	0x0800188d
 8001868:	4a79      	ldr	r2, [pc, #484]	@ (8001a50 <HAL_GPIO_Init+0x2b4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d013      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800186e:	e02c      	b.n	80018ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	623b      	str	r3, [r7, #32]
          break;
 8001876:	e029      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	3304      	adds	r3, #4
 800187e:	623b      	str	r3, [r7, #32]
          break;
 8001880:	e024      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	3308      	adds	r3, #8
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e01f      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	330c      	adds	r3, #12
 8001892:	623b      	str	r3, [r7, #32]
          break;
 8001894:	e01a      	b.n	80018cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800189e:	2304      	movs	r3, #4
 80018a0:	623b      	str	r3, [r7, #32]
          break;
 80018a2:	e013      	b.n	80018cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d105      	bne.n	80018b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ac:	2308      	movs	r3, #8
 80018ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	611a      	str	r2, [r3, #16]
          break;
 80018b6:	e009      	b.n	80018cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018b8:	2308      	movs	r3, #8
 80018ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	69fa      	ldr	r2, [r7, #28]
 80018c0:	615a      	str	r2, [r3, #20]
          break;
 80018c2:	e003      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
          break;
 80018c8:	e000      	b.n	80018cc <HAL_GPIO_Init+0x130>
          break;
 80018ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2bff      	cmp	r3, #255	@ 0xff
 80018d0:	d801      	bhi.n	80018d6 <HAL_GPIO_Init+0x13a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	e001      	b.n	80018da <HAL_GPIO_Init+0x13e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3304      	adds	r3, #4
 80018da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	2bff      	cmp	r3, #255	@ 0xff
 80018e0:	d802      	bhi.n	80018e8 <HAL_GPIO_Init+0x14c>
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	e002      	b.n	80018ee <HAL_GPIO_Init+0x152>
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	3b08      	subs	r3, #8
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	210f      	movs	r1, #15
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	fa01 f303 	lsl.w	r3, r1, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	401a      	ands	r2, r3
 8001900:	6a39      	ldr	r1, [r7, #32]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	fa01 f303 	lsl.w	r3, r1, r3
 8001908:	431a      	orrs	r2, r3
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	f000 80b1 	beq.w	8001a7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800191c:	4b4d      	ldr	r3, [pc, #308]	@ (8001a54 <HAL_GPIO_Init+0x2b8>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	4a4c      	ldr	r2, [pc, #304]	@ (8001a54 <HAL_GPIO_Init+0x2b8>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b4a      	ldr	r3, [pc, #296]	@ (8001a54 <HAL_GPIO_Init+0x2b8>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001934:	4a48      	ldr	r2, [pc, #288]	@ (8001a58 <HAL_GPIO_Init+0x2bc>)
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	089b      	lsrs	r3, r3, #2
 800193a:	3302      	adds	r3, #2
 800193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001940:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001944:	f003 0303 	and.w	r3, r3, #3
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	220f      	movs	r2, #15
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4013      	ands	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a40      	ldr	r2, [pc, #256]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d013      	beq.n	8001988 <HAL_GPIO_Init+0x1ec>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3f      	ldr	r2, [pc, #252]	@ (8001a60 <HAL_GPIO_Init+0x2c4>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d00d      	beq.n	8001984 <HAL_GPIO_Init+0x1e8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a3e      	ldr	r2, [pc, #248]	@ (8001a64 <HAL_GPIO_Init+0x2c8>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d007      	beq.n	8001980 <HAL_GPIO_Init+0x1e4>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4a3d      	ldr	r2, [pc, #244]	@ (8001a68 <HAL_GPIO_Init+0x2cc>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d101      	bne.n	800197c <HAL_GPIO_Init+0x1e0>
 8001978:	2303      	movs	r3, #3
 800197a:	e006      	b.n	800198a <HAL_GPIO_Init+0x1ee>
 800197c:	2304      	movs	r3, #4
 800197e:	e004      	b.n	800198a <HAL_GPIO_Init+0x1ee>
 8001980:	2302      	movs	r3, #2
 8001982:	e002      	b.n	800198a <HAL_GPIO_Init+0x1ee>
 8001984:	2301      	movs	r3, #1
 8001986:	e000      	b.n	800198a <HAL_GPIO_Init+0x1ee>
 8001988:	2300      	movs	r3, #0
 800198a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800198c:	f002 0203 	and.w	r2, r2, #3
 8001990:	0092      	lsls	r2, r2, #2
 8001992:	4093      	lsls	r3, r2
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800199a:	492f      	ldr	r1, [pc, #188]	@ (8001a58 <HAL_GPIO_Init+0x2bc>)
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	3302      	adds	r3, #2
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d006      	beq.n	80019c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019b4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	492c      	ldr	r1, [pc, #176]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	4313      	orrs	r3, r2
 80019be:	608b      	str	r3, [r1, #8]
 80019c0:	e006      	b.n	80019d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019c2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	43db      	mvns	r3, r3
 80019ca:	4928      	ldr	r1, [pc, #160]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019cc:	4013      	ands	r3, r2
 80019ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d006      	beq.n	80019ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019dc:	4b23      	ldr	r3, [pc, #140]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019de:	68da      	ldr	r2, [r3, #12]
 80019e0:	4922      	ldr	r1, [pc, #136]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	60cb      	str	r3, [r1, #12]
 80019e8:	e006      	b.n	80019f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ea:	4b20      	ldr	r3, [pc, #128]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019ec:	68da      	ldr	r2, [r3, #12]
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	491e      	ldr	r1, [pc, #120]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a04:	4b19      	ldr	r3, [pc, #100]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	4918      	ldr	r1, [pc, #96]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	604b      	str	r3, [r1, #4]
 8001a10:	e006      	b.n	8001a20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a12:	4b16      	ldr	r3, [pc, #88]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	4914      	ldr	r1, [pc, #80]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d021      	beq.n	8001a70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	490e      	ldr	r1, [pc, #56]	@ (8001a6c <HAL_GPIO_Init+0x2d0>)
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	600b      	str	r3, [r1, #0]
 8001a38:	e021      	b.n	8001a7e <HAL_GPIO_Init+0x2e2>
 8001a3a:	bf00      	nop
 8001a3c:	10320000 	.word	0x10320000
 8001a40:	10310000 	.word	0x10310000
 8001a44:	10220000 	.word	0x10220000
 8001a48:	10210000 	.word	0x10210000
 8001a4c:	10120000 	.word	0x10120000
 8001a50:	10110000 	.word	0x10110000
 8001a54:	40021000 	.word	0x40021000
 8001a58:	40010000 	.word	0x40010000
 8001a5c:	40010800 	.word	0x40010800
 8001a60:	40010c00 	.word	0x40010c00
 8001a64:	40011000 	.word	0x40011000
 8001a68:	40011400 	.word	0x40011400
 8001a6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a70:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <HAL_GPIO_Init+0x304>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	43db      	mvns	r3, r3
 8001a78:	4909      	ldr	r1, [pc, #36]	@ (8001aa0 <HAL_GPIO_Init+0x304>)
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a80:	3301      	adds	r3, #1
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f47f ae8e 	bne.w	80017b0 <HAL_GPIO_Init+0x14>
  }
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	372c      	adds	r7, #44	@ 0x2c
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	40010400 	.word	0x40010400

08001aa4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
 8001aac:	460b      	mov	r3, r1
 8001aae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001abc:	2301      	movs	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
 8001ac0:	e001      	b.n	8001ac6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
	...

08001ad4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e12b      	b.n	8001d3e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d106      	bne.n	8001b00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2200      	movs	r2, #0
 8001af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7fe fe0c 	bl	8000718 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2224      	movs	r2, #36	@ 0x24
 8001b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f022 0201 	bic.w	r2, r2, #1
 8001b16:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001b26:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b36:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001b38:	f001 f960 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8001b3c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	4a81      	ldr	r2, [pc, #516]	@ (8001d48 <HAL_I2C_Init+0x274>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d807      	bhi.n	8001b58 <HAL_I2C_Init+0x84>
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4a80      	ldr	r2, [pc, #512]	@ (8001d4c <HAL_I2C_Init+0x278>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	bf94      	ite	ls
 8001b50:	2301      	movls	r3, #1
 8001b52:	2300      	movhi	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	e006      	b.n	8001b66 <HAL_I2C_Init+0x92>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4a7d      	ldr	r2, [pc, #500]	@ (8001d50 <HAL_I2C_Init+0x27c>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	bf94      	ite	ls
 8001b60:	2301      	movls	r3, #1
 8001b62:	2300      	movhi	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e0e7      	b.n	8001d3e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	4a78      	ldr	r2, [pc, #480]	@ (8001d54 <HAL_I2C_Init+0x280>)
 8001b72:	fba2 2303 	umull	r2, r3, r2, r3
 8001b76:	0c9b      	lsrs	r3, r3, #18
 8001b78:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68ba      	ldr	r2, [r7, #8]
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	4a6a      	ldr	r2, [pc, #424]	@ (8001d48 <HAL_I2C_Init+0x274>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d802      	bhi.n	8001ba8 <HAL_I2C_Init+0xd4>
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	e009      	b.n	8001bbc <HAL_I2C_Init+0xe8>
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001bae:	fb02 f303 	mul.w	r3, r2, r3
 8001bb2:	4a69      	ldr	r2, [pc, #420]	@ (8001d58 <HAL_I2C_Init+0x284>)
 8001bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb8:	099b      	lsrs	r3, r3, #6
 8001bba:	3301      	adds	r3, #1
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	430b      	orrs	r3, r1
 8001bc2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001bce:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	495c      	ldr	r1, [pc, #368]	@ (8001d48 <HAL_I2C_Init+0x274>)
 8001bd8:	428b      	cmp	r3, r1
 8001bda:	d819      	bhi.n	8001c10 <HAL_I2C_Init+0x13c>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	1e59      	subs	r1, r3, #1
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bea:	1c59      	adds	r1, r3, #1
 8001bec:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001bf0:	400b      	ands	r3, r1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00a      	beq.n	8001c0c <HAL_I2C_Init+0x138>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	1e59      	subs	r1, r3, #1
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c04:	3301      	adds	r3, #1
 8001c06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c0a:	e051      	b.n	8001cb0 <HAL_I2C_Init+0x1dc>
 8001c0c:	2304      	movs	r3, #4
 8001c0e:	e04f      	b.n	8001cb0 <HAL_I2C_Init+0x1dc>
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d111      	bne.n	8001c3c <HAL_I2C_Init+0x168>
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	1e58      	subs	r0, r3, #1
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6859      	ldr	r1, [r3, #4]
 8001c20:	460b      	mov	r3, r1
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	440b      	add	r3, r1
 8001c26:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	bf0c      	ite	eq
 8001c34:	2301      	moveq	r3, #1
 8001c36:	2300      	movne	r3, #0
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	e012      	b.n	8001c62 <HAL_I2C_Init+0x18e>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1e58      	subs	r0, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6859      	ldr	r1, [r3, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	440b      	add	r3, r1
 8001c4a:	0099      	lsls	r1, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c52:	3301      	adds	r3, #1
 8001c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	bf0c      	ite	eq
 8001c5c:	2301      	moveq	r3, #1
 8001c5e:	2300      	movne	r3, #0
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_Init+0x196>
 8001c66:	2301      	movs	r3, #1
 8001c68:	e022      	b.n	8001cb0 <HAL_I2C_Init+0x1dc>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d10e      	bne.n	8001c90 <HAL_I2C_Init+0x1bc>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1e58      	subs	r0, r3, #1
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6859      	ldr	r1, [r3, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	440b      	add	r3, r1
 8001c80:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c84:	3301      	adds	r3, #1
 8001c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c8e:	e00f      	b.n	8001cb0 <HAL_I2C_Init+0x1dc>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1e58      	subs	r0, r3, #1
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6859      	ldr	r1, [r3, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	0099      	lsls	r1, r3, #2
 8001ca0:	440b      	add	r3, r1
 8001ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	6809      	ldr	r1, [r1, #0]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69da      	ldr	r2, [r3, #28]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001cde:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6911      	ldr	r1, [r2, #16]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	68d2      	ldr	r2, [r2, #12]
 8001cea:	4311      	orrs	r1, r2
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	430b      	orrs	r3, r1
 8001cf2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695a      	ldr	r2, [r3, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	431a      	orrs	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2220      	movs	r2, #32
 8001d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	000186a0 	.word	0x000186a0
 8001d4c:	001e847f 	.word	0x001e847f
 8001d50:	003d08ff 	.word	0x003d08ff
 8001d54:	431bde83 	.word	0x431bde83
 8001d58:	10624dd3 	.word	0x10624dd3

08001d5c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	461a      	mov	r2, r3
 8001d68:	460b      	mov	r3, r1
 8001d6a:	817b      	strh	r3, [r7, #10]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d70:	f7ff fa78 	bl	8001264 <HAL_GetTick>
 8001d74:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	2b20      	cmp	r3, #32
 8001d80:	f040 80e0 	bne.w	8001f44 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	2319      	movs	r3, #25
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	4970      	ldr	r1, [pc, #448]	@ (8001f50 <HAL_I2C_Master_Transmit+0x1f4>)
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f000 fa92 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e0d3      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d101      	bne.n	8001dac <HAL_I2C_Master_Transmit+0x50>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e0cc      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d007      	beq.n	8001dd2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0201 	orr.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001de0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2221      	movs	r2, #33	@ 0x21
 8001de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2210      	movs	r2, #16
 8001dee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2200      	movs	r2, #0
 8001df6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	893a      	ldrh	r2, [r7, #8]
 8001e02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4a50      	ldr	r2, [pc, #320]	@ (8001f54 <HAL_I2C_Master_Transmit+0x1f8>)
 8001e12:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001e14:	8979      	ldrh	r1, [r7, #10]
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	6a3a      	ldr	r2, [r7, #32]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 f9ca 	bl	80021b4 <I2C_MasterRequestWrite>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e08d      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	613b      	str	r3, [r7, #16]
 8001e3e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001e40:	e066      	b.n	8001f10 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	6a39      	ldr	r1, [r7, #32]
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 fb50 	bl	80024ec <I2C_WaitOnTXEFlagUntilTimeout>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00d      	beq.n	8001e6e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	d107      	bne.n	8001e6a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e06b      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e72:	781a      	ldrb	r2, [r3, #0]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e7e:	1c5a      	adds	r2, r3, #1
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e96:	3b01      	subs	r3, #1
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	f003 0304 	and.w	r3, r3, #4
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d11b      	bne.n	8001ee4 <HAL_I2C_Master_Transmit+0x188>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d017      	beq.n	8001ee4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb8:	781a      	ldrb	r2, [r3, #0]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec4:	1c5a      	adds	r2, r3, #1
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001edc:	3b01      	subs	r3, #1
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	6a39      	ldr	r1, [r7, #32]
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f000 fb47 	bl	800257c <I2C_WaitOnBTFFlagUntilTimeout>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00d      	beq.n	8001f10 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d107      	bne.n	8001f0c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f0a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e01a      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d194      	bne.n	8001e42 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	e000      	b.n	8001f46 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001f44:	2302      	movs	r3, #2
  }
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	00100002 	.word	0x00100002
 8001f54:	ffff0000 	.word	0xffff0000

08001f58 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af02      	add	r7, sp, #8
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	460b      	mov	r3, r1
 8001f66:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001f68:	f7ff f97c 	bl	8001264 <HAL_GetTick>
 8001f6c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b20      	cmp	r3, #32
 8001f7c:	f040 8111 	bne.w	80021a2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	2319      	movs	r3, #25
 8001f86:	2201      	movs	r2, #1
 8001f88:	4988      	ldr	r1, [pc, #544]	@ (80021ac <HAL_I2C_IsDeviceReady+0x254>)
 8001f8a:	68f8      	ldr	r0, [r7, #12]
 8001f8c:	f000 f994 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001f96:	2302      	movs	r3, #2
 8001f98:	e104      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d101      	bne.n	8001fa8 <HAL_I2C_IsDeviceReady+0x50>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e0fd      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0301 	and.w	r3, r3, #1
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d007      	beq.n	8001fce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f042 0201 	orr.w	r2, r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fdc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2224      	movs	r2, #36	@ 0x24
 8001fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4a70      	ldr	r2, [pc, #448]	@ (80021b0 <HAL_I2C_IsDeviceReady+0x258>)
 8001ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002000:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	2200      	movs	r2, #0
 800200a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 f952 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00d      	beq.n	8002036 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002024:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002028:	d103      	bne.n	8002032 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002030:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e0b6      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002036:	897b      	ldrh	r3, [r7, #10]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	461a      	mov	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002044:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002046:	f7ff f90d 	bl	8001264 <HAL_GetTick>
 800204a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b02      	cmp	r3, #2
 8002058:	bf0c      	ite	eq
 800205a:	2301      	moveq	r3, #1
 800205c:	2300      	movne	r3, #0
 800205e:	b2db      	uxtb	r3, r3
 8002060:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800206c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002070:	bf0c      	ite	eq
 8002072:	2301      	moveq	r3, #1
 8002074:	2300      	movne	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800207a:	e025      	b.n	80020c8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800207c:	f7ff f8f2 	bl	8001264 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d302      	bcc.n	8002092 <HAL_I2C_IsDeviceReady+0x13a>
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d103      	bne.n	800209a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	22a0      	movs	r2, #160	@ 0xa0
 8002096:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	695b      	ldr	r3, [r3, #20]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	bf0c      	ite	eq
 80020a8:	2301      	moveq	r3, #1
 80020aa:	2300      	movne	r3, #0
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020be:	bf0c      	ite	eq
 80020c0:	2301      	moveq	r3, #1
 80020c2:	2300      	movne	r3, #0
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2ba0      	cmp	r3, #160	@ 0xa0
 80020d2:	d005      	beq.n	80020e0 <HAL_I2C_IsDeviceReady+0x188>
 80020d4:	7dfb      	ldrb	r3, [r7, #23]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d102      	bne.n	80020e0 <HAL_I2C_IsDeviceReady+0x188>
 80020da:	7dbb      	ldrb	r3, [r7, #22]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0cd      	beq.n	800207c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f003 0302 	and.w	r3, r3, #2
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d129      	bne.n	800214a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002104:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	9300      	str	r3, [sp, #0]
 8002120:	2319      	movs	r3, #25
 8002122:	2201      	movs	r2, #1
 8002124:	4921      	ldr	r1, [pc, #132]	@ (80021ac <HAL_I2C_IsDeviceReady+0x254>)
 8002126:	68f8      	ldr	r0, [r7, #12]
 8002128:	f000 f8c6 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e036      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2220      	movs	r2, #32
 800213a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002146:	2300      	movs	r3, #0
 8002148:	e02c      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002158:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002162:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	2319      	movs	r3, #25
 800216a:	2201      	movs	r2, #1
 800216c:	490f      	ldr	r1, [pc, #60]	@ (80021ac <HAL_I2C_IsDeviceReady+0x254>)
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f000 f8a2 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e012      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	3301      	adds	r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	429a      	cmp	r2, r3
 800218a:	f4ff af32 	bcc.w	8001ff2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2220      	movs	r2, #32
 8002192:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e000      	b.n	80021a4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80021a2:	2302      	movs	r3, #2
  }
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3720      	adds	r7, #32
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	00100002 	.word	0x00100002
 80021b0:	ffff0000 	.word	0xffff0000

080021b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	603b      	str	r3, [r7, #0]
 80021c0:	460b      	mov	r3, r1
 80021c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d006      	beq.n	80021de <I2C_MasterRequestWrite+0x2a>
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d003      	beq.n	80021de <I2C_MasterRequestWrite+0x2a>
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80021dc:	d108      	bne.n	80021f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	e00b      	b.n	8002208 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f4:	2b12      	cmp	r3, #18
 80021f6:	d107      	bne.n	8002208 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002206:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f84f 	bl	80022b8 <I2C_WaitOnFlagUntilTimeout>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00d      	beq.n	800223c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800222a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800222e:	d103      	bne.n	8002238 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002236:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e035      	b.n	80022a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002244:	d108      	bne.n	8002258 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002246:	897b      	ldrh	r3, [r7, #10]
 8002248:	b2db      	uxtb	r3, r3
 800224a:	461a      	mov	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002254:	611a      	str	r2, [r3, #16]
 8002256:	e01b      	b.n	8002290 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002258:	897b      	ldrh	r3, [r7, #10]
 800225a:	11db      	asrs	r3, r3, #7
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f003 0306 	and.w	r3, r3, #6
 8002262:	b2db      	uxtb	r3, r3
 8002264:	f063 030f 	orn	r3, r3, #15
 8002268:	b2da      	uxtb	r2, r3
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	490e      	ldr	r1, [pc, #56]	@ (80022b0 <I2C_MasterRequestWrite+0xfc>)
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 f898 	bl	80023ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e010      	b.n	80022a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002286:	897b      	ldrh	r3, [r7, #10]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	4907      	ldr	r1, [pc, #28]	@ (80022b4 <I2C_MasterRequestWrite+0x100>)
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f000 f888 	bl	80023ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	00010008 	.word	0x00010008
 80022b4:	00010002 	.word	0x00010002

080022b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	603b      	str	r3, [r7, #0]
 80022c4:	4613      	mov	r3, r2
 80022c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022c8:	e048      	b.n	800235c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d0:	d044      	beq.n	800235c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022d2:	f7fe ffc7 	bl	8001264 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d302      	bcc.n	80022e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d139      	bne.n	800235c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	0c1b      	lsrs	r3, r3, #16
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d10d      	bne.n	800230e <I2C_WaitOnFlagUntilTimeout+0x56>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	43da      	mvns	r2, r3
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	4013      	ands	r3, r2
 80022fe:	b29b      	uxth	r3, r3
 8002300:	2b00      	cmp	r3, #0
 8002302:	bf0c      	ite	eq
 8002304:	2301      	moveq	r3, #1
 8002306:	2300      	movne	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	461a      	mov	r2, r3
 800230c:	e00c      	b.n	8002328 <I2C_WaitOnFlagUntilTimeout+0x70>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	43da      	mvns	r2, r3
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	4013      	ands	r3, r2
 800231a:	b29b      	uxth	r3, r3
 800231c:	2b00      	cmp	r3, #0
 800231e:	bf0c      	ite	eq
 8002320:	2301      	moveq	r3, #1
 8002322:	2300      	movne	r3, #0
 8002324:	b2db      	uxtb	r3, r3
 8002326:	461a      	mov	r2, r3
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	429a      	cmp	r2, r3
 800232c:	d116      	bne.n	800235c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	f043 0220 	orr.w	r2, r3, #32
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e023      	b.n	80023a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	0c1b      	lsrs	r3, r3, #16
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b01      	cmp	r3, #1
 8002364:	d10d      	bne.n	8002382 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	43da      	mvns	r2, r3
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	4013      	ands	r3, r2
 8002372:	b29b      	uxth	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	bf0c      	ite	eq
 8002378:	2301      	moveq	r3, #1
 800237a:	2300      	movne	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	461a      	mov	r2, r3
 8002380:	e00c      	b.n	800239c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	43da      	mvns	r2, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	4013      	ands	r3, r2
 800238e:	b29b      	uxth	r3, r3
 8002390:	2b00      	cmp	r3, #0
 8002392:	bf0c      	ite	eq
 8002394:	2301      	moveq	r3, #1
 8002396:	2300      	movne	r3, #0
 8002398:	b2db      	uxtb	r3, r3
 800239a:	461a      	mov	r2, r3
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d093      	beq.n	80022ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
 80023b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80023ba:	e071      	b.n	80024a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	695b      	ldr	r3, [r3, #20]
 80023c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023ca:	d123      	bne.n	8002414 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80023e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	f043 0204 	orr.w	r2, r3, #4
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e067      	b.n	80024e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241a:	d041      	beq.n	80024a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800241c:	f7fe ff22 	bl	8001264 <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	d302      	bcc.n	8002432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d136      	bne.n	80024a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	0c1b      	lsrs	r3, r3, #16
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b01      	cmp	r3, #1
 800243a:	d10c      	bne.n	8002456 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	43da      	mvns	r2, r3
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4013      	ands	r3, r2
 8002448:	b29b      	uxth	r3, r3
 800244a:	2b00      	cmp	r3, #0
 800244c:	bf14      	ite	ne
 800244e:	2301      	movne	r3, #1
 8002450:	2300      	moveq	r3, #0
 8002452:	b2db      	uxtb	r3, r3
 8002454:	e00b      	b.n	800246e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	43da      	mvns	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	4013      	ands	r3, r2
 8002462:	b29b      	uxth	r3, r3
 8002464:	2b00      	cmp	r3, #0
 8002466:	bf14      	ite	ne
 8002468:	2301      	movne	r3, #1
 800246a:	2300      	moveq	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d016      	beq.n	80024a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248c:	f043 0220 	orr.w	r2, r3, #32
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e021      	b.n	80024e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	0c1b      	lsrs	r3, r3, #16
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d10c      	bne.n	80024c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	43da      	mvns	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	4013      	ands	r3, r2
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	e00b      	b.n	80024dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	43da      	mvns	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4013      	ands	r3, r2
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf14      	ite	ne
 80024d6:	2301      	movne	r3, #1
 80024d8:	2300      	moveq	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f47f af6d 	bne.w	80023bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024f8:	e034      	b.n	8002564 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80024fa:	68f8      	ldr	r0, [r7, #12]
 80024fc:	f000 f886 	bl	800260c <I2C_IsAcknowledgeFailed>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e034      	b.n	8002574 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002510:	d028      	beq.n	8002564 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002512:	f7fe fea7 	bl	8001264 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	429a      	cmp	r2, r3
 8002520:	d302      	bcc.n	8002528 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d11d      	bne.n	8002564 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002532:	2b80      	cmp	r3, #128	@ 0x80
 8002534:	d016      	beq.n	8002564 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2200      	movs	r2, #0
 800253a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002550:	f043 0220 	orr.w	r2, r3, #32
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e007      	b.n	8002574 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	695b      	ldr	r3, [r3, #20]
 800256a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800256e:	2b80      	cmp	r3, #128	@ 0x80
 8002570:	d1c3      	bne.n	80024fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002588:	e034      	b.n	80025f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 f83e 	bl	800260c <I2C_IsAcknowledgeFailed>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e034      	b.n	8002604 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a0:	d028      	beq.n	80025f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a2:	f7fe fe5f 	bl	8001264 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d302      	bcc.n	80025b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11d      	bne.n	80025f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	f003 0304 	and.w	r3, r3, #4
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	d016      	beq.n	80025f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2220      	movs	r2, #32
 80025d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e0:	f043 0220 	orr.w	r2, r3, #32
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e007      	b.n	8002604 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	f003 0304 	and.w	r3, r3, #4
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d1c3      	bne.n	800258a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800261e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002622:	d11b      	bne.n	800265c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800262c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2220      	movs	r2, #32
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002648:	f043 0204 	orr.w	r2, r3, #4
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e272      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 8087 	beq.w	8002796 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002688:	4b92      	ldr	r3, [pc, #584]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 030c 	and.w	r3, r3, #12
 8002690:	2b04      	cmp	r3, #4
 8002692:	d00c      	beq.n	80026ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002694:	4b8f      	ldr	r3, [pc, #572]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b08      	cmp	r3, #8
 800269e:	d112      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5e>
 80026a0:	4b8c      	ldr	r3, [pc, #560]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ac:	d10b      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ae:	4b89      	ldr	r3, [pc, #548]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d06c      	beq.n	8002794 <HAL_RCC_OscConfig+0x12c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d168      	bne.n	8002794 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e24c      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ce:	d106      	bne.n	80026de <HAL_RCC_OscConfig+0x76>
 80026d0:	4b80      	ldr	r3, [pc, #512]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a7f      	ldr	r2, [pc, #508]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	e02e      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10c      	bne.n	8002700 <HAL_RCC_OscConfig+0x98>
 80026e6:	4b7b      	ldr	r3, [pc, #492]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a7a      	ldr	r2, [pc, #488]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	4b78      	ldr	r3, [pc, #480]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a77      	ldr	r2, [pc, #476]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	e01d      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002708:	d10c      	bne.n	8002724 <HAL_RCC_OscConfig+0xbc>
 800270a:	4b72      	ldr	r3, [pc, #456]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a71      	ldr	r2, [pc, #452]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002710:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	4b6f      	ldr	r3, [pc, #444]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a6e      	ldr	r2, [pc, #440]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800271c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e00b      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 8002724:	4b6b      	ldr	r3, [pc, #428]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a6a      	ldr	r2, [pc, #424]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800272a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	4b68      	ldr	r3, [pc, #416]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a67      	ldr	r2, [pc, #412]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002736:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800273a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d013      	beq.n	800276c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7fe fd8e 	bl	8001264 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274c:	f7fe fd8a 	bl	8001264 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b64      	cmp	r3, #100	@ 0x64
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e200      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275e:	4b5d      	ldr	r3, [pc, #372]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0xe4>
 800276a:	e014      	b.n	8002796 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7fe fd7a 	bl	8001264 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002774:	f7fe fd76 	bl	8001264 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	@ 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e1ec      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002786:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1f0      	bne.n	8002774 <HAL_RCC_OscConfig+0x10c>
 8002792:	e000      	b.n	8002796 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d063      	beq.n	800286a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027a2:	4b4c      	ldr	r3, [pc, #304]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027ae:	4b49      	ldr	r3, [pc, #292]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 030c 	and.w	r3, r3, #12
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d11c      	bne.n	80027f4 <HAL_RCC_OscConfig+0x18c>
 80027ba:	4b46      	ldr	r3, [pc, #280]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d116      	bne.n	80027f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c6:	4b43      	ldr	r3, [pc, #268]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <HAL_RCC_OscConfig+0x176>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d001      	beq.n	80027de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e1c0      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027de:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4939      	ldr	r1, [pc, #228]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f2:	e03a      	b.n	800286a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d020      	beq.n	800283e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fc:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <HAL_RCC_OscConfig+0x270>)
 80027fe:	2201      	movs	r2, #1
 8002800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002802:	f7fe fd2f 	bl	8001264 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280a:	f7fe fd2b 	bl	8001264 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e1a1      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281c:	4b2d      	ldr	r3, [pc, #180]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002828:	4b2a      	ldr	r3, [pc, #168]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	4927      	ldr	r1, [pc, #156]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002838:	4313      	orrs	r3, r2
 800283a:	600b      	str	r3, [r1, #0]
 800283c:	e015      	b.n	800286a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283e:	4b26      	ldr	r3, [pc, #152]	@ (80028d8 <HAL_RCC_OscConfig+0x270>)
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7fe fd0e 	bl	8001264 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284c:	f7fe fd0a 	bl	8001264 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e180      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285e:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d03a      	beq.n	80028ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d019      	beq.n	80028b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800287e:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <HAL_RCC_OscConfig+0x274>)
 8002880:	2201      	movs	r2, #1
 8002882:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002884:	f7fe fcee 	bl	8001264 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800288c:	f7fe fcea 	bl	8001264 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e160      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f000 face 	bl	8002e4c <RCC_Delay>
 80028b0:	e01c      	b.n	80028ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b2:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <HAL_RCC_OscConfig+0x274>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b8:	f7fe fcd4 	bl	8001264 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028be:	e00f      	b.n	80028e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c0:	f7fe fcd0 	bl	8001264 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d908      	bls.n	80028e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e146      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000
 80028d8:	42420000 	.word	0x42420000
 80028dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e0:	4b92      	ldr	r3, [pc, #584]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1e9      	bne.n	80028c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80a6 	beq.w	8002a46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fa:	2300      	movs	r3, #0
 80028fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fe:	4b8b      	ldr	r3, [pc, #556]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10d      	bne.n	8002926 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800290a:	4b88      	ldr	r3, [pc, #544]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4a87      	ldr	r2, [pc, #540]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002914:	61d3      	str	r3, [r2, #28]
 8002916:	4b85      	ldr	r3, [pc, #532]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002922:	2301      	movs	r3, #1
 8002924:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002926:	4b82      	ldr	r3, [pc, #520]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d118      	bne.n	8002964 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002932:	4b7f      	ldr	r3, [pc, #508]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a7e      	ldr	r2, [pc, #504]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800293c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293e:	f7fe fc91 	bl	8001264 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002946:	f7fe fc8d 	bl	8001264 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b64      	cmp	r3, #100	@ 0x64
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e103      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002958:	4b75      	ldr	r3, [pc, #468]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x312>
 800296c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	4a6e      	ldr	r2, [pc, #440]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002972:	f043 0301 	orr.w	r3, r3, #1
 8002976:	6213      	str	r3, [r2, #32]
 8002978:	e02d      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0x334>
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	4a69      	ldr	r2, [pc, #420]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	6213      	str	r3, [r2, #32]
 800298e:	4b67      	ldr	r3, [pc, #412]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	4a66      	ldr	r2, [pc, #408]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002994:	f023 0304 	bic.w	r3, r3, #4
 8002998:	6213      	str	r3, [r2, #32]
 800299a:	e01c      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	d10c      	bne.n	80029be <HAL_RCC_OscConfig+0x356>
 80029a4:	4b61      	ldr	r3, [pc, #388]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4a60      	ldr	r2, [pc, #384]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029aa:	f043 0304 	orr.w	r3, r3, #4
 80029ae:	6213      	str	r3, [r2, #32]
 80029b0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6213      	str	r3, [r2, #32]
 80029bc:	e00b      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 80029be:	4b5b      	ldr	r3, [pc, #364]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	4a5a      	ldr	r2, [pc, #360]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	f023 0301 	bic.w	r3, r3, #1
 80029c8:	6213      	str	r3, [r2, #32]
 80029ca:	4b58      	ldr	r3, [pc, #352]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	4a57      	ldr	r2, [pc, #348]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	f023 0304 	bic.w	r3, r3, #4
 80029d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d015      	beq.n	8002a0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fc41 	bl	8001264 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e4:	e00a      	b.n	80029fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e6:	f7fe fc3d 	bl	8001264 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e0b1      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0ee      	beq.n	80029e6 <HAL_RCC_OscConfig+0x37e>
 8002a08:	e014      	b.n	8002a34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe fc2b 	bl	8001264 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7fe fc27 	bl	8001264 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e09b      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a28:	4b40      	ldr	r3, [pc, #256]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1ee      	bne.n	8002a12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a34:	7dfb      	ldrb	r3, [r7, #23]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d105      	bne.n	8002a46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 8087 	beq.w	8002b5e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a50:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d061      	beq.n	8002b20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	69db      	ldr	r3, [r3, #28]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d146      	bne.n	8002af2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a64:	4b33      	ldr	r3, [pc, #204]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fbfb 	bl	8001264 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a72:	f7fe fbf7 	bl	8001264 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e06d      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a84:	4b29      	ldr	r3, [pc, #164]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f0      	bne.n	8002a72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a98:	d108      	bne.n	8002aac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a9a:	4b24      	ldr	r3, [pc, #144]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4921      	ldr	r1, [pc, #132]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aac:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a19      	ldr	r1, [r3, #32]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	430b      	orrs	r3, r1
 8002abe:	491b      	ldr	r1, [pc, #108]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aca:	f7fe fbcb 	bl	8001264 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad2:	f7fe fbc7 	bl	8001264 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e03d      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae4:	4b11      	ldr	r3, [pc, #68]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0f0      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x46a>
 8002af0:	e035      	b.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af2:	4b10      	ldr	r3, [pc, #64]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fbb4 	bl	8001264 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe fbb0 	bl	8001264 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e026      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b12:	4b06      	ldr	r3, [pc, #24]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x498>
 8002b1e:	e01e      	b.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d107      	bne.n	8002b38 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e019      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40007000 	.word	0x40007000
 8002b34:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_RCC_OscConfig+0x500>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d106      	bne.n	8002b5a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40021000 	.word	0x40021000

08002b6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e0d0      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b80:	4b6a      	ldr	r3, [pc, #424]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d910      	bls.n	8002bb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8e:	4b67      	ldr	r3, [pc, #412]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 0207 	bic.w	r2, r3, #7
 8002b96:	4965      	ldr	r1, [pc, #404]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b63      	ldr	r3, [pc, #396]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e0b8      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d020      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc8:	4b59      	ldr	r3, [pc, #356]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	4a58      	ldr	r2, [pc, #352]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bd2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002be0:	4b53      	ldr	r3, [pc, #332]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a52      	ldr	r2, [pc, #328]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002be6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002bea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bec:	4b50      	ldr	r3, [pc, #320]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	494d      	ldr	r1, [pc, #308]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d040      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b47      	ldr	r3, [pc, #284]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d115      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e07f      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d107      	bne.n	8002c3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2a:	4b41      	ldr	r3, [pc, #260]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d109      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e073      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06b      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c4a:	4b39      	ldr	r3, [pc, #228]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f023 0203 	bic.w	r2, r3, #3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	4936      	ldr	r1, [pc, #216]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c5c:	f7fe fb02 	bl	8001264 <HAL_GetTick>
 8002c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c62:	e00a      	b.n	8002c7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c64:	f7fe fafe 	bl	8001264 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e053      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 020c 	and.w	r2, r3, #12
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d1eb      	bne.n	8002c64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c8c:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d210      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9a:	4b24      	ldr	r3, [pc, #144]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f023 0207 	bic.w	r2, r3, #7
 8002ca2:	4922      	ldr	r1, [pc, #136]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e032      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc8:	4b19      	ldr	r3, [pc, #100]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4916      	ldr	r1, [pc, #88]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d009      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ce6:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	490e      	ldr	r1, [pc, #56]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cfa:	f000 f821 	bl	8002d40 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	490a      	ldr	r1, [pc, #40]	@ (8002d34 <HAL_RCC_ClockConfig+0x1c8>)
 8002d0c:	5ccb      	ldrb	r3, [r1, r3]
 8002d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d12:	4a09      	ldr	r2, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1cc>)
 8002d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d16:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_ClockConfig+0x1d0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fa60 	bl	80011e0 <HAL_InitTick>

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40022000 	.word	0x40022000
 8002d30:	40021000 	.word	0x40021000
 8002d34:	08003d14 	.word	0x08003d14
 8002d38:	20000000 	.word	0x20000000
 8002d3c:	2000000c 	.word	0x2000000c

08002d40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b087      	sub	sp, #28
 8002d44:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60bb      	str	r3, [r7, #8]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	2300      	movs	r3, #0
 8002d54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f003 030c 	and.w	r3, r3, #12
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d002      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x30>
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d003      	beq.n	8002d76 <HAL_RCC_GetSysClockFreq+0x36>
 8002d6e:	e027      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d70:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d72:	613b      	str	r3, [r7, #16]
      break;
 8002d74:	e027      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	0c9b      	lsrs	r3, r3, #18
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	4a17      	ldr	r2, [pc, #92]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d80:	5cd3      	ldrb	r3, [r2, r3]
 8002d82:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d8e:	4b11      	ldr	r3, [pc, #68]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	0c5b      	lsrs	r3, r3, #17
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002da2:	fb03 f202 	mul.w	r2, r3, r2
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	617b      	str	r3, [r7, #20]
 8002dae:	e004      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a0c      	ldr	r2, [pc, #48]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	613b      	str	r3, [r7, #16]
      break;
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dc2:	613b      	str	r3, [r7, #16]
      break;
 8002dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc6:	693b      	ldr	r3, [r7, #16]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	371c      	adds	r7, #28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	007a1200 	.word	0x007a1200
 8002ddc:	080044ac 	.word	0x080044ac
 8002de0:	080044bc 	.word	0x080044bc
 8002de4:	003d0900 	.word	0x003d0900

08002de8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dec:	4b02      	ldr	r3, [pc, #8]	@ (8002df8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dee:	681b      	ldr	r3, [r3, #0]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr
 8002df8:	20000000 	.word	0x20000000

08002dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e00:	f7ff fff2 	bl	8002de8 <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b05      	ldr	r3, [pc, #20]	@ (8002e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	0a1b      	lsrs	r3, r3, #8
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4903      	ldr	r1, [pc, #12]	@ (8002e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	08003d24 	.word	0x08003d24

08002e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e28:	f7ff ffde 	bl	8002de8 <HAL_RCC_GetHCLKFreq>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	0adb      	lsrs	r3, r3, #11
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	4903      	ldr	r1, [pc, #12]	@ (8002e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e3a:	5ccb      	ldrb	r3, [r1, r3]
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	08003d24 	.word	0x08003d24

08002e4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e54:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <RCC_Delay+0x34>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <RCC_Delay+0x38>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	0a5b      	lsrs	r3, r3, #9
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	fb02 f303 	mul.w	r3, r2, r3
 8002e66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e68:	bf00      	nop
  }
  while (Delay --);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1e5a      	subs	r2, r3, #1
 8002e6e:	60fa      	str	r2, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1f9      	bne.n	8002e68 <RCC_Delay+0x1c>
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	20000000 	.word	0x20000000
 8002e84:	10624dd3 	.word	0x10624dd3

08002e88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e042      	b.n	8002f20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d106      	bne.n	8002eb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7fd fc70 	bl	8000794 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2224      	movs	r2, #36	@ 0x24
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002eca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f971 	bl	80031b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	691a      	ldr	r2, [r3, #16]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ee0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ef0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68da      	ldr	r2, [r3, #12]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2220      	movs	r2, #32
 8002f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3708      	adds	r7, #8
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	@ 0x28
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	60b9      	str	r1, [r7, #8]
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	4613      	mov	r3, r2
 8002f36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d175      	bne.n	8003034 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d002      	beq.n	8002f54 <HAL_UART_Transmit+0x2c>
 8002f4e:	88fb      	ldrh	r3, [r7, #6]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d101      	bne.n	8002f58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e06e      	b.n	8003036 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2221      	movs	r2, #33	@ 0x21
 8002f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f66:	f7fe f97d 	bl	8001264 <HAL_GetTick>
 8002f6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	88fa      	ldrh	r2, [r7, #6]
 8002f70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	88fa      	ldrh	r2, [r7, #6]
 8002f76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f80:	d108      	bne.n	8002f94 <HAL_UART_Transmit+0x6c>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d104      	bne.n	8002f94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	e003      	b.n	8002f9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002f9c:	e02e      	b.n	8002ffc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2180      	movs	r1, #128	@ 0x80
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f848 	bl	800303e <UART_WaitOnFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d005      	beq.n	8002fc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e03a      	b.n	8003036 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10b      	bne.n	8002fde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	881b      	ldrh	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	3302      	adds	r3, #2
 8002fda:	61bb      	str	r3, [r7, #24]
 8002fdc:	e007      	b.n	8002fee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	781a      	ldrb	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	3301      	adds	r3, #1
 8002fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	3b01      	subs	r3, #1
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003000:	b29b      	uxth	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1cb      	bne.n	8002f9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	9300      	str	r3, [sp, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	2140      	movs	r1, #64	@ 0x40
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 f814 	bl	800303e <UART_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e006      	b.n	8003036 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b086      	sub	sp, #24
 8003042:	af00      	add	r7, sp, #0
 8003044:	60f8      	str	r0, [r7, #12]
 8003046:	60b9      	str	r1, [r7, #8]
 8003048:	603b      	str	r3, [r7, #0]
 800304a:	4613      	mov	r3, r2
 800304c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800304e:	e03b      	b.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003056:	d037      	beq.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003058:	f7fe f904 	bl	8001264 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	6a3a      	ldr	r2, [r7, #32]
 8003064:	429a      	cmp	r2, r3
 8003066:	d302      	bcc.n	800306e <UART_WaitOnFlagUntilTimeout+0x30>
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e03a      	b.n	80030e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d023      	beq.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2b80      	cmp	r3, #128	@ 0x80
 8003084:	d020      	beq.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b40      	cmp	r3, #64	@ 0x40
 800308a:	d01d      	beq.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b08      	cmp	r3, #8
 8003098:	d116      	bne.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 f81d 	bl	80030f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2208      	movs	r2, #8
 80030ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e00f      	b.n	80030e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	4013      	ands	r3, r2
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	bf0c      	ite	eq
 80030d8:	2301      	moveq	r3, #1
 80030da:	2300      	movne	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	461a      	mov	r2, r3
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d0b4      	beq.n	8003050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b095      	sub	sp, #84	@ 0x54
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	330c      	adds	r3, #12
 80030fe:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003102:	e853 3f00 	ldrex	r3, [r3]
 8003106:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800310e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	330c      	adds	r3, #12
 8003116:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003118:	643a      	str	r2, [r7, #64]	@ 0x40
 800311a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800311e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003120:	e841 2300 	strex	r3, r2, [r1]
 8003124:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1e5      	bne.n	80030f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3314      	adds	r3, #20
 8003132:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003134:	6a3b      	ldr	r3, [r7, #32]
 8003136:	e853 3f00 	ldrex	r3, [r3]
 800313a:	61fb      	str	r3, [r7, #28]
   return(result);
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	3314      	adds	r3, #20
 800314a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800314c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800314e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003150:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003154:	e841 2300 	strex	r3, r2, [r1]
 8003158:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800315a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315c:	2b00      	cmp	r3, #0
 800315e:	d1e5      	bne.n	800312c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003164:	2b01      	cmp	r3, #1
 8003166:	d119      	bne.n	800319c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	330c      	adds	r3, #12
 800316e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	e853 3f00 	ldrex	r3, [r3]
 8003176:	60bb      	str	r3, [r7, #8]
   return(result);
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	f023 0310 	bic.w	r3, r3, #16
 800317e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	330c      	adds	r3, #12
 8003186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003188:	61ba      	str	r2, [r7, #24]
 800318a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318c:	6979      	ldr	r1, [r7, #20]
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	e841 2300 	strex	r3, r2, [r1]
 8003194:	613b      	str	r3, [r7, #16]
   return(result);
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1e5      	bne.n	8003168 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80031aa:	bf00      	nop
 80031ac:	3754      	adds	r7, #84	@ 0x54
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bc80      	pop	{r7}
 80031b2:	4770      	bx	lr

080031b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80031ee:	f023 030c 	bic.w	r3, r3, #12
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	68b9      	ldr	r1, [r7, #8]
 80031f8:	430b      	orrs	r3, r1
 80031fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a2c      	ldr	r2, [pc, #176]	@ (80032c8 <UART_SetConfig+0x114>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d103      	bne.n	8003224 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800321c:	f7ff fe02 	bl	8002e24 <HAL_RCC_GetPCLK2Freq>
 8003220:	60f8      	str	r0, [r7, #12]
 8003222:	e002      	b.n	800322a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003224:	f7ff fdea 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8003228:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	009a      	lsls	r2, r3, #2
 8003234:	441a      	add	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003240:	4a22      	ldr	r2, [pc, #136]	@ (80032cc <UART_SetConfig+0x118>)
 8003242:	fba2 2303 	umull	r2, r3, r2, r3
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	0119      	lsls	r1, r3, #4
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4613      	mov	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	009a      	lsls	r2, r3, #2
 8003254:	441a      	add	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003260:	4b1a      	ldr	r3, [pc, #104]	@ (80032cc <UART_SetConfig+0x118>)
 8003262:	fba3 0302 	umull	r0, r3, r3, r2
 8003266:	095b      	lsrs	r3, r3, #5
 8003268:	2064      	movs	r0, #100	@ 0x64
 800326a:	fb00 f303 	mul.w	r3, r0, r3
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	3332      	adds	r3, #50	@ 0x32
 8003274:	4a15      	ldr	r2, [pc, #84]	@ (80032cc <UART_SetConfig+0x118>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003280:	4419      	add	r1, r3
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4613      	mov	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	009a      	lsls	r2, r3, #2
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	fbb2 f2f3 	udiv	r2, r2, r3
 8003298:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <UART_SetConfig+0x118>)
 800329a:	fba3 0302 	umull	r0, r3, r3, r2
 800329e:	095b      	lsrs	r3, r3, #5
 80032a0:	2064      	movs	r0, #100	@ 0x64
 80032a2:	fb00 f303 	mul.w	r3, r0, r3
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	3332      	adds	r3, #50	@ 0x32
 80032ac:	4a07      	ldr	r2, [pc, #28]	@ (80032cc <UART_SetConfig+0x118>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	095b      	lsrs	r3, r3, #5
 80032b4:	f003 020f 	and.w	r2, r3, #15
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	440a      	add	r2, r1
 80032be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032c0:	bf00      	nop
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40013800 	.word	0x40013800
 80032cc:	51eb851f 	.word	0x51eb851f

080032d0 <siprintf>:
 80032d0:	b40e      	push	{r1, r2, r3}
 80032d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80032d6:	b510      	push	{r4, lr}
 80032d8:	2400      	movs	r4, #0
 80032da:	b09d      	sub	sp, #116	@ 0x74
 80032dc:	ab1f      	add	r3, sp, #124	@ 0x7c
 80032de:	9002      	str	r0, [sp, #8]
 80032e0:	9006      	str	r0, [sp, #24]
 80032e2:	9107      	str	r1, [sp, #28]
 80032e4:	9104      	str	r1, [sp, #16]
 80032e6:	4809      	ldr	r0, [pc, #36]	@ (800330c <siprintf+0x3c>)
 80032e8:	4909      	ldr	r1, [pc, #36]	@ (8003310 <siprintf+0x40>)
 80032ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80032ee:	9105      	str	r1, [sp, #20]
 80032f0:	6800      	ldr	r0, [r0, #0]
 80032f2:	a902      	add	r1, sp, #8
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80032f8:	f000 f992 	bl	8003620 <_svfiprintf_r>
 80032fc:	9b02      	ldr	r3, [sp, #8]
 80032fe:	701c      	strb	r4, [r3, #0]
 8003300:	b01d      	add	sp, #116	@ 0x74
 8003302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003306:	b003      	add	sp, #12
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	20000014 	.word	0x20000014
 8003310:	ffff0208 	.word	0xffff0208

08003314 <memset>:
 8003314:	4603      	mov	r3, r0
 8003316:	4402      	add	r2, r0
 8003318:	4293      	cmp	r3, r2
 800331a:	d100      	bne.n	800331e <memset+0xa>
 800331c:	4770      	bx	lr
 800331e:	f803 1b01 	strb.w	r1, [r3], #1
 8003322:	e7f9      	b.n	8003318 <memset+0x4>

08003324 <__errno>:
 8003324:	4b01      	ldr	r3, [pc, #4]	@ (800332c <__errno+0x8>)
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	20000014 	.word	0x20000014

08003330 <__libc_init_array>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	2600      	movs	r6, #0
 8003334:	4d0c      	ldr	r5, [pc, #48]	@ (8003368 <__libc_init_array+0x38>)
 8003336:	4c0d      	ldr	r4, [pc, #52]	@ (800336c <__libc_init_array+0x3c>)
 8003338:	1b64      	subs	r4, r4, r5
 800333a:	10a4      	asrs	r4, r4, #2
 800333c:	42a6      	cmp	r6, r4
 800333e:	d109      	bne.n	8003354 <__libc_init_array+0x24>
 8003340:	f000 fc76 	bl	8003c30 <_init>
 8003344:	2600      	movs	r6, #0
 8003346:	4d0a      	ldr	r5, [pc, #40]	@ (8003370 <__libc_init_array+0x40>)
 8003348:	4c0a      	ldr	r4, [pc, #40]	@ (8003374 <__libc_init_array+0x44>)
 800334a:	1b64      	subs	r4, r4, r5
 800334c:	10a4      	asrs	r4, r4, #2
 800334e:	42a6      	cmp	r6, r4
 8003350:	d105      	bne.n	800335e <__libc_init_array+0x2e>
 8003352:	bd70      	pop	{r4, r5, r6, pc}
 8003354:	f855 3b04 	ldr.w	r3, [r5], #4
 8003358:	4798      	blx	r3
 800335a:	3601      	adds	r6, #1
 800335c:	e7ee      	b.n	800333c <__libc_init_array+0xc>
 800335e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003362:	4798      	blx	r3
 8003364:	3601      	adds	r6, #1
 8003366:	e7f2      	b.n	800334e <__libc_init_array+0x1e>
 8003368:	080044fc 	.word	0x080044fc
 800336c:	080044fc 	.word	0x080044fc
 8003370:	080044fc 	.word	0x080044fc
 8003374:	08004500 	.word	0x08004500

08003378 <__retarget_lock_acquire_recursive>:
 8003378:	4770      	bx	lr

0800337a <__retarget_lock_release_recursive>:
 800337a:	4770      	bx	lr

0800337c <_free_r>:
 800337c:	b538      	push	{r3, r4, r5, lr}
 800337e:	4605      	mov	r5, r0
 8003380:	2900      	cmp	r1, #0
 8003382:	d040      	beq.n	8003406 <_free_r+0x8a>
 8003384:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003388:	1f0c      	subs	r4, r1, #4
 800338a:	2b00      	cmp	r3, #0
 800338c:	bfb8      	it	lt
 800338e:	18e4      	addlt	r4, r4, r3
 8003390:	f000 f8de 	bl	8003550 <__malloc_lock>
 8003394:	4a1c      	ldr	r2, [pc, #112]	@ (8003408 <_free_r+0x8c>)
 8003396:	6813      	ldr	r3, [r2, #0]
 8003398:	b933      	cbnz	r3, 80033a8 <_free_r+0x2c>
 800339a:	6063      	str	r3, [r4, #4]
 800339c:	6014      	str	r4, [r2, #0]
 800339e:	4628      	mov	r0, r5
 80033a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033a4:	f000 b8da 	b.w	800355c <__malloc_unlock>
 80033a8:	42a3      	cmp	r3, r4
 80033aa:	d908      	bls.n	80033be <_free_r+0x42>
 80033ac:	6820      	ldr	r0, [r4, #0]
 80033ae:	1821      	adds	r1, r4, r0
 80033b0:	428b      	cmp	r3, r1
 80033b2:	bf01      	itttt	eq
 80033b4:	6819      	ldreq	r1, [r3, #0]
 80033b6:	685b      	ldreq	r3, [r3, #4]
 80033b8:	1809      	addeq	r1, r1, r0
 80033ba:	6021      	streq	r1, [r4, #0]
 80033bc:	e7ed      	b.n	800339a <_free_r+0x1e>
 80033be:	461a      	mov	r2, r3
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	b10b      	cbz	r3, 80033c8 <_free_r+0x4c>
 80033c4:	42a3      	cmp	r3, r4
 80033c6:	d9fa      	bls.n	80033be <_free_r+0x42>
 80033c8:	6811      	ldr	r1, [r2, #0]
 80033ca:	1850      	adds	r0, r2, r1
 80033cc:	42a0      	cmp	r0, r4
 80033ce:	d10b      	bne.n	80033e8 <_free_r+0x6c>
 80033d0:	6820      	ldr	r0, [r4, #0]
 80033d2:	4401      	add	r1, r0
 80033d4:	1850      	adds	r0, r2, r1
 80033d6:	4283      	cmp	r3, r0
 80033d8:	6011      	str	r1, [r2, #0]
 80033da:	d1e0      	bne.n	800339e <_free_r+0x22>
 80033dc:	6818      	ldr	r0, [r3, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	4408      	add	r0, r1
 80033e2:	6010      	str	r0, [r2, #0]
 80033e4:	6053      	str	r3, [r2, #4]
 80033e6:	e7da      	b.n	800339e <_free_r+0x22>
 80033e8:	d902      	bls.n	80033f0 <_free_r+0x74>
 80033ea:	230c      	movs	r3, #12
 80033ec:	602b      	str	r3, [r5, #0]
 80033ee:	e7d6      	b.n	800339e <_free_r+0x22>
 80033f0:	6820      	ldr	r0, [r4, #0]
 80033f2:	1821      	adds	r1, r4, r0
 80033f4:	428b      	cmp	r3, r1
 80033f6:	bf01      	itttt	eq
 80033f8:	6819      	ldreq	r1, [r3, #0]
 80033fa:	685b      	ldreq	r3, [r3, #4]
 80033fc:	1809      	addeq	r1, r1, r0
 80033fe:	6021      	streq	r1, [r4, #0]
 8003400:	6063      	str	r3, [r4, #4]
 8003402:	6054      	str	r4, [r2, #4]
 8003404:	e7cb      	b.n	800339e <_free_r+0x22>
 8003406:	bd38      	pop	{r3, r4, r5, pc}
 8003408:	200006bc 	.word	0x200006bc

0800340c <sbrk_aligned>:
 800340c:	b570      	push	{r4, r5, r6, lr}
 800340e:	4e0f      	ldr	r6, [pc, #60]	@ (800344c <sbrk_aligned+0x40>)
 8003410:	460c      	mov	r4, r1
 8003412:	6831      	ldr	r1, [r6, #0]
 8003414:	4605      	mov	r5, r0
 8003416:	b911      	cbnz	r1, 800341e <sbrk_aligned+0x12>
 8003418:	f000 fba8 	bl	8003b6c <_sbrk_r>
 800341c:	6030      	str	r0, [r6, #0]
 800341e:	4621      	mov	r1, r4
 8003420:	4628      	mov	r0, r5
 8003422:	f000 fba3 	bl	8003b6c <_sbrk_r>
 8003426:	1c43      	adds	r3, r0, #1
 8003428:	d103      	bne.n	8003432 <sbrk_aligned+0x26>
 800342a:	f04f 34ff 	mov.w	r4, #4294967295
 800342e:	4620      	mov	r0, r4
 8003430:	bd70      	pop	{r4, r5, r6, pc}
 8003432:	1cc4      	adds	r4, r0, #3
 8003434:	f024 0403 	bic.w	r4, r4, #3
 8003438:	42a0      	cmp	r0, r4
 800343a:	d0f8      	beq.n	800342e <sbrk_aligned+0x22>
 800343c:	1a21      	subs	r1, r4, r0
 800343e:	4628      	mov	r0, r5
 8003440:	f000 fb94 	bl	8003b6c <_sbrk_r>
 8003444:	3001      	adds	r0, #1
 8003446:	d1f2      	bne.n	800342e <sbrk_aligned+0x22>
 8003448:	e7ef      	b.n	800342a <sbrk_aligned+0x1e>
 800344a:	bf00      	nop
 800344c:	200006b8 	.word	0x200006b8

08003450 <_malloc_r>:
 8003450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003454:	1ccd      	adds	r5, r1, #3
 8003456:	f025 0503 	bic.w	r5, r5, #3
 800345a:	3508      	adds	r5, #8
 800345c:	2d0c      	cmp	r5, #12
 800345e:	bf38      	it	cc
 8003460:	250c      	movcc	r5, #12
 8003462:	2d00      	cmp	r5, #0
 8003464:	4606      	mov	r6, r0
 8003466:	db01      	blt.n	800346c <_malloc_r+0x1c>
 8003468:	42a9      	cmp	r1, r5
 800346a:	d904      	bls.n	8003476 <_malloc_r+0x26>
 800346c:	230c      	movs	r3, #12
 800346e:	6033      	str	r3, [r6, #0]
 8003470:	2000      	movs	r0, #0
 8003472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003476:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800354c <_malloc_r+0xfc>
 800347a:	f000 f869 	bl	8003550 <__malloc_lock>
 800347e:	f8d8 3000 	ldr.w	r3, [r8]
 8003482:	461c      	mov	r4, r3
 8003484:	bb44      	cbnz	r4, 80034d8 <_malloc_r+0x88>
 8003486:	4629      	mov	r1, r5
 8003488:	4630      	mov	r0, r6
 800348a:	f7ff ffbf 	bl	800340c <sbrk_aligned>
 800348e:	1c43      	adds	r3, r0, #1
 8003490:	4604      	mov	r4, r0
 8003492:	d158      	bne.n	8003546 <_malloc_r+0xf6>
 8003494:	f8d8 4000 	ldr.w	r4, [r8]
 8003498:	4627      	mov	r7, r4
 800349a:	2f00      	cmp	r7, #0
 800349c:	d143      	bne.n	8003526 <_malloc_r+0xd6>
 800349e:	2c00      	cmp	r4, #0
 80034a0:	d04b      	beq.n	800353a <_malloc_r+0xea>
 80034a2:	6823      	ldr	r3, [r4, #0]
 80034a4:	4639      	mov	r1, r7
 80034a6:	4630      	mov	r0, r6
 80034a8:	eb04 0903 	add.w	r9, r4, r3
 80034ac:	f000 fb5e 	bl	8003b6c <_sbrk_r>
 80034b0:	4581      	cmp	r9, r0
 80034b2:	d142      	bne.n	800353a <_malloc_r+0xea>
 80034b4:	6821      	ldr	r1, [r4, #0]
 80034b6:	4630      	mov	r0, r6
 80034b8:	1a6d      	subs	r5, r5, r1
 80034ba:	4629      	mov	r1, r5
 80034bc:	f7ff ffa6 	bl	800340c <sbrk_aligned>
 80034c0:	3001      	adds	r0, #1
 80034c2:	d03a      	beq.n	800353a <_malloc_r+0xea>
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	442b      	add	r3, r5
 80034c8:	6023      	str	r3, [r4, #0]
 80034ca:	f8d8 3000 	ldr.w	r3, [r8]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	bb62      	cbnz	r2, 800352c <_malloc_r+0xdc>
 80034d2:	f8c8 7000 	str.w	r7, [r8]
 80034d6:	e00f      	b.n	80034f8 <_malloc_r+0xa8>
 80034d8:	6822      	ldr	r2, [r4, #0]
 80034da:	1b52      	subs	r2, r2, r5
 80034dc:	d420      	bmi.n	8003520 <_malloc_r+0xd0>
 80034de:	2a0b      	cmp	r2, #11
 80034e0:	d917      	bls.n	8003512 <_malloc_r+0xc2>
 80034e2:	1961      	adds	r1, r4, r5
 80034e4:	42a3      	cmp	r3, r4
 80034e6:	6025      	str	r5, [r4, #0]
 80034e8:	bf18      	it	ne
 80034ea:	6059      	strne	r1, [r3, #4]
 80034ec:	6863      	ldr	r3, [r4, #4]
 80034ee:	bf08      	it	eq
 80034f0:	f8c8 1000 	streq.w	r1, [r8]
 80034f4:	5162      	str	r2, [r4, r5]
 80034f6:	604b      	str	r3, [r1, #4]
 80034f8:	4630      	mov	r0, r6
 80034fa:	f000 f82f 	bl	800355c <__malloc_unlock>
 80034fe:	f104 000b 	add.w	r0, r4, #11
 8003502:	1d23      	adds	r3, r4, #4
 8003504:	f020 0007 	bic.w	r0, r0, #7
 8003508:	1ac2      	subs	r2, r0, r3
 800350a:	bf1c      	itt	ne
 800350c:	1a1b      	subne	r3, r3, r0
 800350e:	50a3      	strne	r3, [r4, r2]
 8003510:	e7af      	b.n	8003472 <_malloc_r+0x22>
 8003512:	6862      	ldr	r2, [r4, #4]
 8003514:	42a3      	cmp	r3, r4
 8003516:	bf0c      	ite	eq
 8003518:	f8c8 2000 	streq.w	r2, [r8]
 800351c:	605a      	strne	r2, [r3, #4]
 800351e:	e7eb      	b.n	80034f8 <_malloc_r+0xa8>
 8003520:	4623      	mov	r3, r4
 8003522:	6864      	ldr	r4, [r4, #4]
 8003524:	e7ae      	b.n	8003484 <_malloc_r+0x34>
 8003526:	463c      	mov	r4, r7
 8003528:	687f      	ldr	r7, [r7, #4]
 800352a:	e7b6      	b.n	800349a <_malloc_r+0x4a>
 800352c:	461a      	mov	r2, r3
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	42a3      	cmp	r3, r4
 8003532:	d1fb      	bne.n	800352c <_malloc_r+0xdc>
 8003534:	2300      	movs	r3, #0
 8003536:	6053      	str	r3, [r2, #4]
 8003538:	e7de      	b.n	80034f8 <_malloc_r+0xa8>
 800353a:	230c      	movs	r3, #12
 800353c:	4630      	mov	r0, r6
 800353e:	6033      	str	r3, [r6, #0]
 8003540:	f000 f80c 	bl	800355c <__malloc_unlock>
 8003544:	e794      	b.n	8003470 <_malloc_r+0x20>
 8003546:	6005      	str	r5, [r0, #0]
 8003548:	e7d6      	b.n	80034f8 <_malloc_r+0xa8>
 800354a:	bf00      	nop
 800354c:	200006bc 	.word	0x200006bc

08003550 <__malloc_lock>:
 8003550:	4801      	ldr	r0, [pc, #4]	@ (8003558 <__malloc_lock+0x8>)
 8003552:	f7ff bf11 	b.w	8003378 <__retarget_lock_acquire_recursive>
 8003556:	bf00      	nop
 8003558:	200006b4 	.word	0x200006b4

0800355c <__malloc_unlock>:
 800355c:	4801      	ldr	r0, [pc, #4]	@ (8003564 <__malloc_unlock+0x8>)
 800355e:	f7ff bf0c 	b.w	800337a <__retarget_lock_release_recursive>
 8003562:	bf00      	nop
 8003564:	200006b4 	.word	0x200006b4

08003568 <__ssputs_r>:
 8003568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800356c:	461f      	mov	r7, r3
 800356e:	688e      	ldr	r6, [r1, #8]
 8003570:	4682      	mov	sl, r0
 8003572:	42be      	cmp	r6, r7
 8003574:	460c      	mov	r4, r1
 8003576:	4690      	mov	r8, r2
 8003578:	680b      	ldr	r3, [r1, #0]
 800357a:	d82d      	bhi.n	80035d8 <__ssputs_r+0x70>
 800357c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003580:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003584:	d026      	beq.n	80035d4 <__ssputs_r+0x6c>
 8003586:	6965      	ldr	r5, [r4, #20]
 8003588:	6909      	ldr	r1, [r1, #16]
 800358a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800358e:	eba3 0901 	sub.w	r9, r3, r1
 8003592:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003596:	1c7b      	adds	r3, r7, #1
 8003598:	444b      	add	r3, r9
 800359a:	106d      	asrs	r5, r5, #1
 800359c:	429d      	cmp	r5, r3
 800359e:	bf38      	it	cc
 80035a0:	461d      	movcc	r5, r3
 80035a2:	0553      	lsls	r3, r2, #21
 80035a4:	d527      	bpl.n	80035f6 <__ssputs_r+0x8e>
 80035a6:	4629      	mov	r1, r5
 80035a8:	f7ff ff52 	bl	8003450 <_malloc_r>
 80035ac:	4606      	mov	r6, r0
 80035ae:	b360      	cbz	r0, 800360a <__ssputs_r+0xa2>
 80035b0:	464a      	mov	r2, r9
 80035b2:	6921      	ldr	r1, [r4, #16]
 80035b4:	f000 faf8 	bl	8003ba8 <memcpy>
 80035b8:	89a3      	ldrh	r3, [r4, #12]
 80035ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035c2:	81a3      	strh	r3, [r4, #12]
 80035c4:	6126      	str	r6, [r4, #16]
 80035c6:	444e      	add	r6, r9
 80035c8:	6026      	str	r6, [r4, #0]
 80035ca:	463e      	mov	r6, r7
 80035cc:	6165      	str	r5, [r4, #20]
 80035ce:	eba5 0509 	sub.w	r5, r5, r9
 80035d2:	60a5      	str	r5, [r4, #8]
 80035d4:	42be      	cmp	r6, r7
 80035d6:	d900      	bls.n	80035da <__ssputs_r+0x72>
 80035d8:	463e      	mov	r6, r7
 80035da:	4632      	mov	r2, r6
 80035dc:	4641      	mov	r1, r8
 80035de:	6820      	ldr	r0, [r4, #0]
 80035e0:	f000 faaa 	bl	8003b38 <memmove>
 80035e4:	2000      	movs	r0, #0
 80035e6:	68a3      	ldr	r3, [r4, #8]
 80035e8:	1b9b      	subs	r3, r3, r6
 80035ea:	60a3      	str	r3, [r4, #8]
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	4433      	add	r3, r6
 80035f0:	6023      	str	r3, [r4, #0]
 80035f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f6:	462a      	mov	r2, r5
 80035f8:	f000 fae4 	bl	8003bc4 <_realloc_r>
 80035fc:	4606      	mov	r6, r0
 80035fe:	2800      	cmp	r0, #0
 8003600:	d1e0      	bne.n	80035c4 <__ssputs_r+0x5c>
 8003602:	4650      	mov	r0, sl
 8003604:	6921      	ldr	r1, [r4, #16]
 8003606:	f7ff feb9 	bl	800337c <_free_r>
 800360a:	230c      	movs	r3, #12
 800360c:	f8ca 3000 	str.w	r3, [sl]
 8003610:	89a3      	ldrh	r3, [r4, #12]
 8003612:	f04f 30ff 	mov.w	r0, #4294967295
 8003616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800361a:	81a3      	strh	r3, [r4, #12]
 800361c:	e7e9      	b.n	80035f2 <__ssputs_r+0x8a>
	...

08003620 <_svfiprintf_r>:
 8003620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003624:	4698      	mov	r8, r3
 8003626:	898b      	ldrh	r3, [r1, #12]
 8003628:	4607      	mov	r7, r0
 800362a:	061b      	lsls	r3, r3, #24
 800362c:	460d      	mov	r5, r1
 800362e:	4614      	mov	r4, r2
 8003630:	b09d      	sub	sp, #116	@ 0x74
 8003632:	d510      	bpl.n	8003656 <_svfiprintf_r+0x36>
 8003634:	690b      	ldr	r3, [r1, #16]
 8003636:	b973      	cbnz	r3, 8003656 <_svfiprintf_r+0x36>
 8003638:	2140      	movs	r1, #64	@ 0x40
 800363a:	f7ff ff09 	bl	8003450 <_malloc_r>
 800363e:	6028      	str	r0, [r5, #0]
 8003640:	6128      	str	r0, [r5, #16]
 8003642:	b930      	cbnz	r0, 8003652 <_svfiprintf_r+0x32>
 8003644:	230c      	movs	r3, #12
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	f04f 30ff 	mov.w	r0, #4294967295
 800364c:	b01d      	add	sp, #116	@ 0x74
 800364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003652:	2340      	movs	r3, #64	@ 0x40
 8003654:	616b      	str	r3, [r5, #20]
 8003656:	2300      	movs	r3, #0
 8003658:	9309      	str	r3, [sp, #36]	@ 0x24
 800365a:	2320      	movs	r3, #32
 800365c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003660:	2330      	movs	r3, #48	@ 0x30
 8003662:	f04f 0901 	mov.w	r9, #1
 8003666:	f8cd 800c 	str.w	r8, [sp, #12]
 800366a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003804 <_svfiprintf_r+0x1e4>
 800366e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003672:	4623      	mov	r3, r4
 8003674:	469a      	mov	sl, r3
 8003676:	f813 2b01 	ldrb.w	r2, [r3], #1
 800367a:	b10a      	cbz	r2, 8003680 <_svfiprintf_r+0x60>
 800367c:	2a25      	cmp	r2, #37	@ 0x25
 800367e:	d1f9      	bne.n	8003674 <_svfiprintf_r+0x54>
 8003680:	ebba 0b04 	subs.w	fp, sl, r4
 8003684:	d00b      	beq.n	800369e <_svfiprintf_r+0x7e>
 8003686:	465b      	mov	r3, fp
 8003688:	4622      	mov	r2, r4
 800368a:	4629      	mov	r1, r5
 800368c:	4638      	mov	r0, r7
 800368e:	f7ff ff6b 	bl	8003568 <__ssputs_r>
 8003692:	3001      	adds	r0, #1
 8003694:	f000 80a7 	beq.w	80037e6 <_svfiprintf_r+0x1c6>
 8003698:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800369a:	445a      	add	r2, fp
 800369c:	9209      	str	r2, [sp, #36]	@ 0x24
 800369e:	f89a 3000 	ldrb.w	r3, [sl]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 809f 	beq.w	80037e6 <_svfiprintf_r+0x1c6>
 80036a8:	2300      	movs	r3, #0
 80036aa:	f04f 32ff 	mov.w	r2, #4294967295
 80036ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036b2:	f10a 0a01 	add.w	sl, sl, #1
 80036b6:	9304      	str	r3, [sp, #16]
 80036b8:	9307      	str	r3, [sp, #28]
 80036ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036be:	931a      	str	r3, [sp, #104]	@ 0x68
 80036c0:	4654      	mov	r4, sl
 80036c2:	2205      	movs	r2, #5
 80036c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c8:	484e      	ldr	r0, [pc, #312]	@ (8003804 <_svfiprintf_r+0x1e4>)
 80036ca:	f000 fa5f 	bl	8003b8c <memchr>
 80036ce:	9a04      	ldr	r2, [sp, #16]
 80036d0:	b9d8      	cbnz	r0, 800370a <_svfiprintf_r+0xea>
 80036d2:	06d0      	lsls	r0, r2, #27
 80036d4:	bf44      	itt	mi
 80036d6:	2320      	movmi	r3, #32
 80036d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036dc:	0711      	lsls	r1, r2, #28
 80036de:	bf44      	itt	mi
 80036e0:	232b      	movmi	r3, #43	@ 0x2b
 80036e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036e6:	f89a 3000 	ldrb.w	r3, [sl]
 80036ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ec:	d015      	beq.n	800371a <_svfiprintf_r+0xfa>
 80036ee:	4654      	mov	r4, sl
 80036f0:	2000      	movs	r0, #0
 80036f2:	f04f 0c0a 	mov.w	ip, #10
 80036f6:	9a07      	ldr	r2, [sp, #28]
 80036f8:	4621      	mov	r1, r4
 80036fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036fe:	3b30      	subs	r3, #48	@ 0x30
 8003700:	2b09      	cmp	r3, #9
 8003702:	d94b      	bls.n	800379c <_svfiprintf_r+0x17c>
 8003704:	b1b0      	cbz	r0, 8003734 <_svfiprintf_r+0x114>
 8003706:	9207      	str	r2, [sp, #28]
 8003708:	e014      	b.n	8003734 <_svfiprintf_r+0x114>
 800370a:	eba0 0308 	sub.w	r3, r0, r8
 800370e:	fa09 f303 	lsl.w	r3, r9, r3
 8003712:	4313      	orrs	r3, r2
 8003714:	46a2      	mov	sl, r4
 8003716:	9304      	str	r3, [sp, #16]
 8003718:	e7d2      	b.n	80036c0 <_svfiprintf_r+0xa0>
 800371a:	9b03      	ldr	r3, [sp, #12]
 800371c:	1d19      	adds	r1, r3, #4
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	9103      	str	r1, [sp, #12]
 8003722:	2b00      	cmp	r3, #0
 8003724:	bfbb      	ittet	lt
 8003726:	425b      	neglt	r3, r3
 8003728:	f042 0202 	orrlt.w	r2, r2, #2
 800372c:	9307      	strge	r3, [sp, #28]
 800372e:	9307      	strlt	r3, [sp, #28]
 8003730:	bfb8      	it	lt
 8003732:	9204      	strlt	r2, [sp, #16]
 8003734:	7823      	ldrb	r3, [r4, #0]
 8003736:	2b2e      	cmp	r3, #46	@ 0x2e
 8003738:	d10a      	bne.n	8003750 <_svfiprintf_r+0x130>
 800373a:	7863      	ldrb	r3, [r4, #1]
 800373c:	2b2a      	cmp	r3, #42	@ 0x2a
 800373e:	d132      	bne.n	80037a6 <_svfiprintf_r+0x186>
 8003740:	9b03      	ldr	r3, [sp, #12]
 8003742:	3402      	adds	r4, #2
 8003744:	1d1a      	adds	r2, r3, #4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	9203      	str	r2, [sp, #12]
 800374a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800374e:	9305      	str	r3, [sp, #20]
 8003750:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003808 <_svfiprintf_r+0x1e8>
 8003754:	2203      	movs	r2, #3
 8003756:	4650      	mov	r0, sl
 8003758:	7821      	ldrb	r1, [r4, #0]
 800375a:	f000 fa17 	bl	8003b8c <memchr>
 800375e:	b138      	cbz	r0, 8003770 <_svfiprintf_r+0x150>
 8003760:	2240      	movs	r2, #64	@ 0x40
 8003762:	9b04      	ldr	r3, [sp, #16]
 8003764:	eba0 000a 	sub.w	r0, r0, sl
 8003768:	4082      	lsls	r2, r0
 800376a:	4313      	orrs	r3, r2
 800376c:	3401      	adds	r4, #1
 800376e:	9304      	str	r3, [sp, #16]
 8003770:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003774:	2206      	movs	r2, #6
 8003776:	4825      	ldr	r0, [pc, #148]	@ (800380c <_svfiprintf_r+0x1ec>)
 8003778:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800377c:	f000 fa06 	bl	8003b8c <memchr>
 8003780:	2800      	cmp	r0, #0
 8003782:	d036      	beq.n	80037f2 <_svfiprintf_r+0x1d2>
 8003784:	4b22      	ldr	r3, [pc, #136]	@ (8003810 <_svfiprintf_r+0x1f0>)
 8003786:	bb1b      	cbnz	r3, 80037d0 <_svfiprintf_r+0x1b0>
 8003788:	9b03      	ldr	r3, [sp, #12]
 800378a:	3307      	adds	r3, #7
 800378c:	f023 0307 	bic.w	r3, r3, #7
 8003790:	3308      	adds	r3, #8
 8003792:	9303      	str	r3, [sp, #12]
 8003794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003796:	4433      	add	r3, r6
 8003798:	9309      	str	r3, [sp, #36]	@ 0x24
 800379a:	e76a      	b.n	8003672 <_svfiprintf_r+0x52>
 800379c:	460c      	mov	r4, r1
 800379e:	2001      	movs	r0, #1
 80037a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80037a4:	e7a8      	b.n	80036f8 <_svfiprintf_r+0xd8>
 80037a6:	2300      	movs	r3, #0
 80037a8:	f04f 0c0a 	mov.w	ip, #10
 80037ac:	4619      	mov	r1, r3
 80037ae:	3401      	adds	r4, #1
 80037b0:	9305      	str	r3, [sp, #20]
 80037b2:	4620      	mov	r0, r4
 80037b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037b8:	3a30      	subs	r2, #48	@ 0x30
 80037ba:	2a09      	cmp	r2, #9
 80037bc:	d903      	bls.n	80037c6 <_svfiprintf_r+0x1a6>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0c6      	beq.n	8003750 <_svfiprintf_r+0x130>
 80037c2:	9105      	str	r1, [sp, #20]
 80037c4:	e7c4      	b.n	8003750 <_svfiprintf_r+0x130>
 80037c6:	4604      	mov	r4, r0
 80037c8:	2301      	movs	r3, #1
 80037ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80037ce:	e7f0      	b.n	80037b2 <_svfiprintf_r+0x192>
 80037d0:	ab03      	add	r3, sp, #12
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	462a      	mov	r2, r5
 80037d6:	4638      	mov	r0, r7
 80037d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003814 <_svfiprintf_r+0x1f4>)
 80037da:	a904      	add	r1, sp, #16
 80037dc:	f3af 8000 	nop.w
 80037e0:	1c42      	adds	r2, r0, #1
 80037e2:	4606      	mov	r6, r0
 80037e4:	d1d6      	bne.n	8003794 <_svfiprintf_r+0x174>
 80037e6:	89ab      	ldrh	r3, [r5, #12]
 80037e8:	065b      	lsls	r3, r3, #25
 80037ea:	f53f af2d 	bmi.w	8003648 <_svfiprintf_r+0x28>
 80037ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037f0:	e72c      	b.n	800364c <_svfiprintf_r+0x2c>
 80037f2:	ab03      	add	r3, sp, #12
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	462a      	mov	r2, r5
 80037f8:	4638      	mov	r0, r7
 80037fa:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <_svfiprintf_r+0x1f4>)
 80037fc:	a904      	add	r1, sp, #16
 80037fe:	f000 f87d 	bl	80038fc <_printf_i>
 8003802:	e7ed      	b.n	80037e0 <_svfiprintf_r+0x1c0>
 8003804:	080044be 	.word	0x080044be
 8003808:	080044c4 	.word	0x080044c4
 800380c:	080044c8 	.word	0x080044c8
 8003810:	00000000 	.word	0x00000000
 8003814:	08003569 	.word	0x08003569

08003818 <_printf_common>:
 8003818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800381c:	4616      	mov	r6, r2
 800381e:	4698      	mov	r8, r3
 8003820:	688a      	ldr	r2, [r1, #8]
 8003822:	690b      	ldr	r3, [r1, #16]
 8003824:	4607      	mov	r7, r0
 8003826:	4293      	cmp	r3, r2
 8003828:	bfb8      	it	lt
 800382a:	4613      	movlt	r3, r2
 800382c:	6033      	str	r3, [r6, #0]
 800382e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003832:	460c      	mov	r4, r1
 8003834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003838:	b10a      	cbz	r2, 800383e <_printf_common+0x26>
 800383a:	3301      	adds	r3, #1
 800383c:	6033      	str	r3, [r6, #0]
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	0699      	lsls	r1, r3, #26
 8003842:	bf42      	ittt	mi
 8003844:	6833      	ldrmi	r3, [r6, #0]
 8003846:	3302      	addmi	r3, #2
 8003848:	6033      	strmi	r3, [r6, #0]
 800384a:	6825      	ldr	r5, [r4, #0]
 800384c:	f015 0506 	ands.w	r5, r5, #6
 8003850:	d106      	bne.n	8003860 <_printf_common+0x48>
 8003852:	f104 0a19 	add.w	sl, r4, #25
 8003856:	68e3      	ldr	r3, [r4, #12]
 8003858:	6832      	ldr	r2, [r6, #0]
 800385a:	1a9b      	subs	r3, r3, r2
 800385c:	42ab      	cmp	r3, r5
 800385e:	dc2b      	bgt.n	80038b8 <_printf_common+0xa0>
 8003860:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003864:	6822      	ldr	r2, [r4, #0]
 8003866:	3b00      	subs	r3, #0
 8003868:	bf18      	it	ne
 800386a:	2301      	movne	r3, #1
 800386c:	0692      	lsls	r2, r2, #26
 800386e:	d430      	bmi.n	80038d2 <_printf_common+0xba>
 8003870:	4641      	mov	r1, r8
 8003872:	4638      	mov	r0, r7
 8003874:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003878:	47c8      	blx	r9
 800387a:	3001      	adds	r0, #1
 800387c:	d023      	beq.n	80038c6 <_printf_common+0xae>
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	6922      	ldr	r2, [r4, #16]
 8003882:	f003 0306 	and.w	r3, r3, #6
 8003886:	2b04      	cmp	r3, #4
 8003888:	bf14      	ite	ne
 800388a:	2500      	movne	r5, #0
 800388c:	6833      	ldreq	r3, [r6, #0]
 800388e:	f04f 0600 	mov.w	r6, #0
 8003892:	bf08      	it	eq
 8003894:	68e5      	ldreq	r5, [r4, #12]
 8003896:	f104 041a 	add.w	r4, r4, #26
 800389a:	bf08      	it	eq
 800389c:	1aed      	subeq	r5, r5, r3
 800389e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80038a2:	bf08      	it	eq
 80038a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038a8:	4293      	cmp	r3, r2
 80038aa:	bfc4      	itt	gt
 80038ac:	1a9b      	subgt	r3, r3, r2
 80038ae:	18ed      	addgt	r5, r5, r3
 80038b0:	42b5      	cmp	r5, r6
 80038b2:	d11a      	bne.n	80038ea <_printf_common+0xd2>
 80038b4:	2000      	movs	r0, #0
 80038b6:	e008      	b.n	80038ca <_printf_common+0xb2>
 80038b8:	2301      	movs	r3, #1
 80038ba:	4652      	mov	r2, sl
 80038bc:	4641      	mov	r1, r8
 80038be:	4638      	mov	r0, r7
 80038c0:	47c8      	blx	r9
 80038c2:	3001      	adds	r0, #1
 80038c4:	d103      	bne.n	80038ce <_printf_common+0xb6>
 80038c6:	f04f 30ff 	mov.w	r0, #4294967295
 80038ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ce:	3501      	adds	r5, #1
 80038d0:	e7c1      	b.n	8003856 <_printf_common+0x3e>
 80038d2:	2030      	movs	r0, #48	@ 0x30
 80038d4:	18e1      	adds	r1, r4, r3
 80038d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038da:	1c5a      	adds	r2, r3, #1
 80038dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038e0:	4422      	add	r2, r4
 80038e2:	3302      	adds	r3, #2
 80038e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038e8:	e7c2      	b.n	8003870 <_printf_common+0x58>
 80038ea:	2301      	movs	r3, #1
 80038ec:	4622      	mov	r2, r4
 80038ee:	4641      	mov	r1, r8
 80038f0:	4638      	mov	r0, r7
 80038f2:	47c8      	blx	r9
 80038f4:	3001      	adds	r0, #1
 80038f6:	d0e6      	beq.n	80038c6 <_printf_common+0xae>
 80038f8:	3601      	adds	r6, #1
 80038fa:	e7d9      	b.n	80038b0 <_printf_common+0x98>

080038fc <_printf_i>:
 80038fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003900:	7e0f      	ldrb	r7, [r1, #24]
 8003902:	4691      	mov	r9, r2
 8003904:	2f78      	cmp	r7, #120	@ 0x78
 8003906:	4680      	mov	r8, r0
 8003908:	460c      	mov	r4, r1
 800390a:	469a      	mov	sl, r3
 800390c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800390e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003912:	d807      	bhi.n	8003924 <_printf_i+0x28>
 8003914:	2f62      	cmp	r7, #98	@ 0x62
 8003916:	d80a      	bhi.n	800392e <_printf_i+0x32>
 8003918:	2f00      	cmp	r7, #0
 800391a:	f000 80d1 	beq.w	8003ac0 <_printf_i+0x1c4>
 800391e:	2f58      	cmp	r7, #88	@ 0x58
 8003920:	f000 80b8 	beq.w	8003a94 <_printf_i+0x198>
 8003924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003928:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800392c:	e03a      	b.n	80039a4 <_printf_i+0xa8>
 800392e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003932:	2b15      	cmp	r3, #21
 8003934:	d8f6      	bhi.n	8003924 <_printf_i+0x28>
 8003936:	a101      	add	r1, pc, #4	@ (adr r1, 800393c <_printf_i+0x40>)
 8003938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800393c:	08003995 	.word	0x08003995
 8003940:	080039a9 	.word	0x080039a9
 8003944:	08003925 	.word	0x08003925
 8003948:	08003925 	.word	0x08003925
 800394c:	08003925 	.word	0x08003925
 8003950:	08003925 	.word	0x08003925
 8003954:	080039a9 	.word	0x080039a9
 8003958:	08003925 	.word	0x08003925
 800395c:	08003925 	.word	0x08003925
 8003960:	08003925 	.word	0x08003925
 8003964:	08003925 	.word	0x08003925
 8003968:	08003aa7 	.word	0x08003aa7
 800396c:	080039d3 	.word	0x080039d3
 8003970:	08003a61 	.word	0x08003a61
 8003974:	08003925 	.word	0x08003925
 8003978:	08003925 	.word	0x08003925
 800397c:	08003ac9 	.word	0x08003ac9
 8003980:	08003925 	.word	0x08003925
 8003984:	080039d3 	.word	0x080039d3
 8003988:	08003925 	.word	0x08003925
 800398c:	08003925 	.word	0x08003925
 8003990:	08003a69 	.word	0x08003a69
 8003994:	6833      	ldr	r3, [r6, #0]
 8003996:	1d1a      	adds	r2, r3, #4
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6032      	str	r2, [r6, #0]
 800399c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039a4:	2301      	movs	r3, #1
 80039a6:	e09c      	b.n	8003ae2 <_printf_i+0x1e6>
 80039a8:	6833      	ldr	r3, [r6, #0]
 80039aa:	6820      	ldr	r0, [r4, #0]
 80039ac:	1d19      	adds	r1, r3, #4
 80039ae:	6031      	str	r1, [r6, #0]
 80039b0:	0606      	lsls	r6, r0, #24
 80039b2:	d501      	bpl.n	80039b8 <_printf_i+0xbc>
 80039b4:	681d      	ldr	r5, [r3, #0]
 80039b6:	e003      	b.n	80039c0 <_printf_i+0xc4>
 80039b8:	0645      	lsls	r5, r0, #25
 80039ba:	d5fb      	bpl.n	80039b4 <_printf_i+0xb8>
 80039bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039c0:	2d00      	cmp	r5, #0
 80039c2:	da03      	bge.n	80039cc <_printf_i+0xd0>
 80039c4:	232d      	movs	r3, #45	@ 0x2d
 80039c6:	426d      	negs	r5, r5
 80039c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039cc:	230a      	movs	r3, #10
 80039ce:	4858      	ldr	r0, [pc, #352]	@ (8003b30 <_printf_i+0x234>)
 80039d0:	e011      	b.n	80039f6 <_printf_i+0xfa>
 80039d2:	6821      	ldr	r1, [r4, #0]
 80039d4:	6833      	ldr	r3, [r6, #0]
 80039d6:	0608      	lsls	r0, r1, #24
 80039d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80039dc:	d402      	bmi.n	80039e4 <_printf_i+0xe8>
 80039de:	0649      	lsls	r1, r1, #25
 80039e0:	bf48      	it	mi
 80039e2:	b2ad      	uxthmi	r5, r5
 80039e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80039e6:	6033      	str	r3, [r6, #0]
 80039e8:	bf14      	ite	ne
 80039ea:	230a      	movne	r3, #10
 80039ec:	2308      	moveq	r3, #8
 80039ee:	4850      	ldr	r0, [pc, #320]	@ (8003b30 <_printf_i+0x234>)
 80039f0:	2100      	movs	r1, #0
 80039f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039f6:	6866      	ldr	r6, [r4, #4]
 80039f8:	2e00      	cmp	r6, #0
 80039fa:	60a6      	str	r6, [r4, #8]
 80039fc:	db05      	blt.n	8003a0a <_printf_i+0x10e>
 80039fe:	6821      	ldr	r1, [r4, #0]
 8003a00:	432e      	orrs	r6, r5
 8003a02:	f021 0104 	bic.w	r1, r1, #4
 8003a06:	6021      	str	r1, [r4, #0]
 8003a08:	d04b      	beq.n	8003aa2 <_printf_i+0x1a6>
 8003a0a:	4616      	mov	r6, r2
 8003a0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a10:	fb03 5711 	mls	r7, r3, r1, r5
 8003a14:	5dc7      	ldrb	r7, [r0, r7]
 8003a16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a1a:	462f      	mov	r7, r5
 8003a1c:	42bb      	cmp	r3, r7
 8003a1e:	460d      	mov	r5, r1
 8003a20:	d9f4      	bls.n	8003a0c <_printf_i+0x110>
 8003a22:	2b08      	cmp	r3, #8
 8003a24:	d10b      	bne.n	8003a3e <_printf_i+0x142>
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	07df      	lsls	r7, r3, #31
 8003a2a:	d508      	bpl.n	8003a3e <_printf_i+0x142>
 8003a2c:	6923      	ldr	r3, [r4, #16]
 8003a2e:	6861      	ldr	r1, [r4, #4]
 8003a30:	4299      	cmp	r1, r3
 8003a32:	bfde      	ittt	le
 8003a34:	2330      	movle	r3, #48	@ 0x30
 8003a36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a3e:	1b92      	subs	r2, r2, r6
 8003a40:	6122      	str	r2, [r4, #16]
 8003a42:	464b      	mov	r3, r9
 8003a44:	4621      	mov	r1, r4
 8003a46:	4640      	mov	r0, r8
 8003a48:	f8cd a000 	str.w	sl, [sp]
 8003a4c:	aa03      	add	r2, sp, #12
 8003a4e:	f7ff fee3 	bl	8003818 <_printf_common>
 8003a52:	3001      	adds	r0, #1
 8003a54:	d14a      	bne.n	8003aec <_printf_i+0x1f0>
 8003a56:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5a:	b004      	add	sp, #16
 8003a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	f043 0320 	orr.w	r3, r3, #32
 8003a66:	6023      	str	r3, [r4, #0]
 8003a68:	2778      	movs	r7, #120	@ 0x78
 8003a6a:	4832      	ldr	r0, [pc, #200]	@ (8003b34 <_printf_i+0x238>)
 8003a6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	6831      	ldr	r1, [r6, #0]
 8003a74:	061f      	lsls	r7, r3, #24
 8003a76:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a7a:	d402      	bmi.n	8003a82 <_printf_i+0x186>
 8003a7c:	065f      	lsls	r7, r3, #25
 8003a7e:	bf48      	it	mi
 8003a80:	b2ad      	uxthmi	r5, r5
 8003a82:	6031      	str	r1, [r6, #0]
 8003a84:	07d9      	lsls	r1, r3, #31
 8003a86:	bf44      	itt	mi
 8003a88:	f043 0320 	orrmi.w	r3, r3, #32
 8003a8c:	6023      	strmi	r3, [r4, #0]
 8003a8e:	b11d      	cbz	r5, 8003a98 <_printf_i+0x19c>
 8003a90:	2310      	movs	r3, #16
 8003a92:	e7ad      	b.n	80039f0 <_printf_i+0xf4>
 8003a94:	4826      	ldr	r0, [pc, #152]	@ (8003b30 <_printf_i+0x234>)
 8003a96:	e7e9      	b.n	8003a6c <_printf_i+0x170>
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	f023 0320 	bic.w	r3, r3, #32
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	e7f6      	b.n	8003a90 <_printf_i+0x194>
 8003aa2:	4616      	mov	r6, r2
 8003aa4:	e7bd      	b.n	8003a22 <_printf_i+0x126>
 8003aa6:	6833      	ldr	r3, [r6, #0]
 8003aa8:	6825      	ldr	r5, [r4, #0]
 8003aaa:	1d18      	adds	r0, r3, #4
 8003aac:	6961      	ldr	r1, [r4, #20]
 8003aae:	6030      	str	r0, [r6, #0]
 8003ab0:	062e      	lsls	r6, r5, #24
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	d501      	bpl.n	8003aba <_printf_i+0x1be>
 8003ab6:	6019      	str	r1, [r3, #0]
 8003ab8:	e002      	b.n	8003ac0 <_printf_i+0x1c4>
 8003aba:	0668      	lsls	r0, r5, #25
 8003abc:	d5fb      	bpl.n	8003ab6 <_printf_i+0x1ba>
 8003abe:	8019      	strh	r1, [r3, #0]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	4616      	mov	r6, r2
 8003ac4:	6123      	str	r3, [r4, #16]
 8003ac6:	e7bc      	b.n	8003a42 <_printf_i+0x146>
 8003ac8:	6833      	ldr	r3, [r6, #0]
 8003aca:	2100      	movs	r1, #0
 8003acc:	1d1a      	adds	r2, r3, #4
 8003ace:	6032      	str	r2, [r6, #0]
 8003ad0:	681e      	ldr	r6, [r3, #0]
 8003ad2:	6862      	ldr	r2, [r4, #4]
 8003ad4:	4630      	mov	r0, r6
 8003ad6:	f000 f859 	bl	8003b8c <memchr>
 8003ada:	b108      	cbz	r0, 8003ae0 <_printf_i+0x1e4>
 8003adc:	1b80      	subs	r0, r0, r6
 8003ade:	6060      	str	r0, [r4, #4]
 8003ae0:	6863      	ldr	r3, [r4, #4]
 8003ae2:	6123      	str	r3, [r4, #16]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aea:	e7aa      	b.n	8003a42 <_printf_i+0x146>
 8003aec:	4632      	mov	r2, r6
 8003aee:	4649      	mov	r1, r9
 8003af0:	4640      	mov	r0, r8
 8003af2:	6923      	ldr	r3, [r4, #16]
 8003af4:	47d0      	blx	sl
 8003af6:	3001      	adds	r0, #1
 8003af8:	d0ad      	beq.n	8003a56 <_printf_i+0x15a>
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	079b      	lsls	r3, r3, #30
 8003afe:	d413      	bmi.n	8003b28 <_printf_i+0x22c>
 8003b00:	68e0      	ldr	r0, [r4, #12]
 8003b02:	9b03      	ldr	r3, [sp, #12]
 8003b04:	4298      	cmp	r0, r3
 8003b06:	bfb8      	it	lt
 8003b08:	4618      	movlt	r0, r3
 8003b0a:	e7a6      	b.n	8003a5a <_printf_i+0x15e>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4632      	mov	r2, r6
 8003b10:	4649      	mov	r1, r9
 8003b12:	4640      	mov	r0, r8
 8003b14:	47d0      	blx	sl
 8003b16:	3001      	adds	r0, #1
 8003b18:	d09d      	beq.n	8003a56 <_printf_i+0x15a>
 8003b1a:	3501      	adds	r5, #1
 8003b1c:	68e3      	ldr	r3, [r4, #12]
 8003b1e:	9903      	ldr	r1, [sp, #12]
 8003b20:	1a5b      	subs	r3, r3, r1
 8003b22:	42ab      	cmp	r3, r5
 8003b24:	dcf2      	bgt.n	8003b0c <_printf_i+0x210>
 8003b26:	e7eb      	b.n	8003b00 <_printf_i+0x204>
 8003b28:	2500      	movs	r5, #0
 8003b2a:	f104 0619 	add.w	r6, r4, #25
 8003b2e:	e7f5      	b.n	8003b1c <_printf_i+0x220>
 8003b30:	080044cf 	.word	0x080044cf
 8003b34:	080044e0 	.word	0x080044e0

08003b38 <memmove>:
 8003b38:	4288      	cmp	r0, r1
 8003b3a:	b510      	push	{r4, lr}
 8003b3c:	eb01 0402 	add.w	r4, r1, r2
 8003b40:	d902      	bls.n	8003b48 <memmove+0x10>
 8003b42:	4284      	cmp	r4, r0
 8003b44:	4623      	mov	r3, r4
 8003b46:	d807      	bhi.n	8003b58 <memmove+0x20>
 8003b48:	1e43      	subs	r3, r0, #1
 8003b4a:	42a1      	cmp	r1, r4
 8003b4c:	d008      	beq.n	8003b60 <memmove+0x28>
 8003b4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b56:	e7f8      	b.n	8003b4a <memmove+0x12>
 8003b58:	4601      	mov	r1, r0
 8003b5a:	4402      	add	r2, r0
 8003b5c:	428a      	cmp	r2, r1
 8003b5e:	d100      	bne.n	8003b62 <memmove+0x2a>
 8003b60:	bd10      	pop	{r4, pc}
 8003b62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b6a:	e7f7      	b.n	8003b5c <memmove+0x24>

08003b6c <_sbrk_r>:
 8003b6c:	b538      	push	{r3, r4, r5, lr}
 8003b6e:	2300      	movs	r3, #0
 8003b70:	4d05      	ldr	r5, [pc, #20]	@ (8003b88 <_sbrk_r+0x1c>)
 8003b72:	4604      	mov	r4, r0
 8003b74:	4608      	mov	r0, r1
 8003b76:	602b      	str	r3, [r5, #0]
 8003b78:	f7fc feb8 	bl	80008ec <_sbrk>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d102      	bne.n	8003b86 <_sbrk_r+0x1a>
 8003b80:	682b      	ldr	r3, [r5, #0]
 8003b82:	b103      	cbz	r3, 8003b86 <_sbrk_r+0x1a>
 8003b84:	6023      	str	r3, [r4, #0]
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	200006b0 	.word	0x200006b0

08003b8c <memchr>:
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	b510      	push	{r4, lr}
 8003b90:	b2c9      	uxtb	r1, r1
 8003b92:	4402      	add	r2, r0
 8003b94:	4293      	cmp	r3, r2
 8003b96:	4618      	mov	r0, r3
 8003b98:	d101      	bne.n	8003b9e <memchr+0x12>
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	e003      	b.n	8003ba6 <memchr+0x1a>
 8003b9e:	7804      	ldrb	r4, [r0, #0]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	428c      	cmp	r4, r1
 8003ba4:	d1f6      	bne.n	8003b94 <memchr+0x8>
 8003ba6:	bd10      	pop	{r4, pc}

08003ba8 <memcpy>:
 8003ba8:	440a      	add	r2, r1
 8003baa:	4291      	cmp	r1, r2
 8003bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bb0:	d100      	bne.n	8003bb4 <memcpy+0xc>
 8003bb2:	4770      	bx	lr
 8003bb4:	b510      	push	{r4, lr}
 8003bb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bba:	4291      	cmp	r1, r2
 8003bbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bc0:	d1f9      	bne.n	8003bb6 <memcpy+0xe>
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <_realloc_r>:
 8003bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc8:	4607      	mov	r7, r0
 8003bca:	4614      	mov	r4, r2
 8003bcc:	460d      	mov	r5, r1
 8003bce:	b921      	cbnz	r1, 8003bda <_realloc_r+0x16>
 8003bd0:	4611      	mov	r1, r2
 8003bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bd6:	f7ff bc3b 	b.w	8003450 <_malloc_r>
 8003bda:	b92a      	cbnz	r2, 8003be8 <_realloc_r+0x24>
 8003bdc:	f7ff fbce 	bl	800337c <_free_r>
 8003be0:	4625      	mov	r5, r4
 8003be2:	4628      	mov	r0, r5
 8003be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003be8:	f000 f81a 	bl	8003c20 <_malloc_usable_size_r>
 8003bec:	4284      	cmp	r4, r0
 8003bee:	4606      	mov	r6, r0
 8003bf0:	d802      	bhi.n	8003bf8 <_realloc_r+0x34>
 8003bf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bf6:	d8f4      	bhi.n	8003be2 <_realloc_r+0x1e>
 8003bf8:	4621      	mov	r1, r4
 8003bfa:	4638      	mov	r0, r7
 8003bfc:	f7ff fc28 	bl	8003450 <_malloc_r>
 8003c00:	4680      	mov	r8, r0
 8003c02:	b908      	cbnz	r0, 8003c08 <_realloc_r+0x44>
 8003c04:	4645      	mov	r5, r8
 8003c06:	e7ec      	b.n	8003be2 <_realloc_r+0x1e>
 8003c08:	42b4      	cmp	r4, r6
 8003c0a:	4622      	mov	r2, r4
 8003c0c:	4629      	mov	r1, r5
 8003c0e:	bf28      	it	cs
 8003c10:	4632      	movcs	r2, r6
 8003c12:	f7ff ffc9 	bl	8003ba8 <memcpy>
 8003c16:	4629      	mov	r1, r5
 8003c18:	4638      	mov	r0, r7
 8003c1a:	f7ff fbaf 	bl	800337c <_free_r>
 8003c1e:	e7f1      	b.n	8003c04 <_realloc_r+0x40>

08003c20 <_malloc_usable_size_r>:
 8003c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c24:	1f18      	subs	r0, r3, #4
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bfbc      	itt	lt
 8003c2a:	580b      	ldrlt	r3, [r1, r0]
 8003c2c:	18c0      	addlt	r0, r0, r3
 8003c2e:	4770      	bx	lr

08003c30 <_init>:
 8003c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c32:	bf00      	nop
 8003c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c36:	bc08      	pop	{r3}
 8003c38:	469e      	mov	lr, r3
 8003c3a:	4770      	bx	lr

08003c3c <_fini>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr
