-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_rdc_mont_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ma_ce0 : OUT STD_LOGIC;
    ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_Z_ce0 : OUT STD_LOGIC;
    R_Z_we0 : OUT STD_LOGIC;
    R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_rdc_mont_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_220 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln184_fu_262_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln184_reg_707 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln185_fu_272_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln185_reg_715 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal v_21_fu_316_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_21_reg_763 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_22_fu_410_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_22_reg_770 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal i_5_reg_775 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sub66_fu_469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub66_reg_784 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_15_load_1_reg_797 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal trunc_ln202_fu_498_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_reg_802 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_3_fu_503_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln202_3_reg_807 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln214_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln214_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal v_24_fu_525_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_24_reg_825 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_619_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_reg_832 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_ce0 : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_we0 : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_ce0 : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_t_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_t_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_ce0 : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_t_10_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_t_10_out_ap_vld : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal R_Z_we0_out : STD_LOGIC;
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln184_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln185_fu_309_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln196_fu_423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln202_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal i_3_fu_62 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln184_fu_256_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_fu_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal v_fu_70 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_26_fu_360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal count_fu_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal count_2_fu_461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_13_fu_102 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal v_15_fu_106 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal tempReg_fu_569_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvars_iv_fu_110 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln202_2_fu_507_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_4_fu_114 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln202_fu_475_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ma_ce0_local : STD_LOGIC;
    signal ma_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal R_Z_we0_local : STD_LOGIC;
    signal R_Z_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal R_Z_ce0_local : STD_LOGIC;
    signal R_Z_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal v_23_fu_634_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln185_2_fu_268_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln105_22_fu_332_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_328_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_337_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_23_fu_343_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel1_fu_366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_31_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_fu_380_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_s_fu_384_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_fu_392_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_10_fu_398_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_11_fu_406_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln196_1_fu_416_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln203_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_fu_455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln105_33_fu_541_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_32_fu_537_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_6_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_34_fu_552_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_11_fu_557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_12_fu_565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel2_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_35_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_8_fu_589_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_1_fu_593_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_2_fu_601_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_12_fu_607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_13_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_837_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_837_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_837_ce : STD_LOGIC;
    signal grp_fu_841_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_841_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_ce : STD_LOGIC;
    signal grp_fu_845_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_845_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_ce : STD_LOGIC;
    signal grp_fu_849_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_849_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_180_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_we0 : OUT STD_LOGIC;
        R_Z_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_185_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v : IN STD_LOGIC_VECTOR (63 downto 0);
        u : IN STD_LOGIC_VECTOR (63 downto 0);
        i_3 : IN STD_LOGIC_VECTOR (2 downto 0);
        add_ln185 : IN STD_LOGIC_VECTOR (3 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_18_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_18_out_ap_vld : OUT STD_LOGIC;
        u_16_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        u_16_out_ap_vld : OUT STD_LOGIC;
        t_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_out_ap_vld : OUT STD_LOGIC;
        grp_fu_837_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_837_p_ce : OUT STD_LOGIC;
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_206_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
        v_15 : IN STD_LOGIC_VECTOR (63 downto 0);
        u_13 : IN STD_LOGIC_VECTOR (63 downto 0);
        sub66 : IN STD_LOGIC_VECTOR (31 downto 0);
        R_Z_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        R_Z_ce0 : OUT STD_LOGIC;
        R_Z_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        empty : IN STD_LOGIC_VECTOR (2 downto 0);
        v_22_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        v_22_out_ap_vld : OUT STD_LOGIC;
        u_20_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        u_20_out_ap_vld : OUT STD_LOGIC;
        t_10_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_10_out_ap_vld : OUT STD_LOGIC;
        grp_fu_837_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_837_p_ce : OUT STD_LOGIC;
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178 : component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_180_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start,
        ap_done => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done,
        ap_idle => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_idle,
        ap_ready => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_ready,
        R_Z_address0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_address0,
        R_Z_ce0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_ce0,
        R_Z_we0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_we0,
        R_Z_d0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_d0);

    grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184 : component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_185_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start,
        ap_done => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done,
        ap_idle => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_idle,
        ap_ready => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_ready,
        v => v_fu_70,
        u => u_fu_66,
        i_3 => trunc_ln184_reg_707,
        add_ln185 => add_ln185_reg_715,
        R_Z_address0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_address0,
        R_Z_ce0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        empty => trunc_ln184_reg_707,
        v_18_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out,
        v_18_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out_ap_vld,
        u_16_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out,
        u_16_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out_ap_vld,
        t_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_t_out,
        t_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_t_out_ap_vld,
        grp_fu_837_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din0,
        grp_fu_837_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din1,
        grp_fu_837_p_dout0 => grp_fu_837_p2,
        grp_fu_837_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_ce,
        grp_fu_841_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din1,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din1,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_ce,
        grp_fu_849_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_ce);

    grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200 : component sikep503_kem_enc_hw_rdc_mont_4_Pipeline_VITIS_LOOP_206_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start,
        ap_done => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done,
        ap_idle => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_idle,
        ap_ready => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_ready,
        indvars_iv => trunc_ln202_reg_802,
        v_15 => v_15_load_1_reg_797,
        u_13 => u_13_fu_102,
        sub66 => sub66_reg_784,
        R_Z_address0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_address0,
        R_Z_ce0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_ce0,
        R_Z_q0 => R_Z_q0,
        empty => trunc_ln202_3_reg_807,
        v_22_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out,
        v_22_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out_ap_vld,
        u_20_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out,
        u_20_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out_ap_vld,
        t_10_out => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_t_10_out,
        t_10_out_ap_vld => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_t_10_out_ap_vld,
        grp_fu_837_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din0,
        grp_fu_837_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din1,
        grp_fu_837_p_dout0 => grp_fu_837_p2,
        grp_fu_837_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_ce,
        grp_fu_841_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din1,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din1,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_ce,
        grp_fu_849_p_din0 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_ce);

    mul_32ns_32ns_64_2_1_U1092 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_837_p0,
        din1 => grp_fu_837_p1,
        ce => grp_fu_837_ce,
        dout => grp_fu_837_p2);

    mul_32ns_32ns_64_2_1_U1093 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_841_p0,
        din1 => grp_fu_841_p1,
        ce => grp_fu_841_ce,
        dout => grp_fu_841_p2);

    mul_32ns_32ns_64_2_1_U1094 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_845_p0,
        din1 => grp_fu_845_p1,
        ce => grp_fu_845_ce,
        dout => grp_fu_845_p2);

    mul_32ns_32ns_64_2_1_U1095 : component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_849_p0,
        din1 => grp_fu_849_p1,
        ce => grp_fu_849_ce,
        dout => grp_fu_849_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln184_fu_250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                count_fu_98 <= ap_const_lv32_3;
            elsif (((icmp_ln202_fu_440_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                count_fu_98 <= count_2_fu_461_p3;
            end if; 
        end if;
    end process;

    i_3_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_3_fu_62 <= ap_const_lv4_0;
            elsif (((icmp_ln184_fu_250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_3_fu_62 <= add_ln184_fu_256_p2;
            end if; 
        end if;
    end process;

    i_4_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_4_fu_114 <= ap_const_lv4_8;
            elsif (((icmp_ln202_fu_440_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_4_fu_114 <= add_ln202_fu_475_p2;
            end if; 
        end if;
    end process;

    indvars_iv_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                indvars_iv_fu_110 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvars_iv_fu_110 <= add_ln202_2_fu_507_p2;
            end if; 
        end if;
    end process;

    u_13_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                u_13_fu_102 <= u_fu_66;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                u_13_fu_102 <= t_reg_832;
            end if; 
        end if;
    end process;

    u_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                u_fu_66 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                u_fu_66 <= u_22_reg_770;
            end if; 
        end if;
    end process;

    v_15_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                v_15_fu_106 <= v_fu_70;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                v_15_fu_106 <= tempReg_fu_569_p2;
            end if; 
        end if;
    end process;

    v_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                v_fu_70 <= ap_const_lv64_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                v_fu_70 <= v_26_fu_360_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln185_reg_715 <= add_ln185_fu_272_p2;
                trunc_ln184_reg_707 <= trunc_ln184_fu_262_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_5_reg_775 <= i_4_fu_114;
                sub66_reg_784 <= sub66_fu_469_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then
                reg_220 <= ma_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                t_reg_832 <= t_fu_619_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln202_3_reg_807 <= trunc_ln202_3_fu_503_p1;
                trunc_ln202_reg_802 <= trunc_ln202_fu_498_p1;
                v_15_load_1_reg_797 <= v_15_fu_106;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                u_22_reg_770 <= u_22_fu_410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                v_21_reg_763 <= v_21_fu_316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                v_24_reg_825 <= v_24_fu_525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    zext_ln214_reg_812(3 downto 0) <= zext_ln214_fu_518_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln214_reg_812(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done, ap_CS_fsm_state2, icmp_ln184_fu_250_p2, icmp_ln202_fu_440_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln184_fu_250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln202_fu_440_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    R_Z_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_address0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_address0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_address0, ap_CS_fsm_state2, R_Z_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R_Z_address0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R_Z_address0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R_Z_address0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_address0;
        else 
            R_Z_address0 <= R_Z_address0_local;
        end if; 
    end process;


    R_Z_address0_local_assign_proc : process(ap_CS_fsm_state6, zext_ln214_reg_812, ap_CS_fsm_state12, zext_ln196_fu_423_p1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            R_Z_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R_Z_address0_local <= zext_ln214_reg_812(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R_Z_address0_local <= zext_ln196_fu_423_p1(4 - 1 downto 0);
        else 
            R_Z_address0_local <= "XXXX";
        end if; 
    end process;


    R_Z_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_ce0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_ce0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_ce0, ap_CS_fsm_state2, R_Z_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            R_Z_ce0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            R_Z_ce0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_R_Z_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R_Z_ce0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_ce0;
        else 
            R_Z_ce0 <= R_Z_ce0_local;
        end if; 
    end process;


    R_Z_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            R_Z_ce0_local <= ap_const_logic_1;
        else 
            R_Z_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    R_Z_d0_assign_proc : process(grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_d0, ap_CS_fsm_state2, R_Z_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R_Z_d0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_d0;
        else 
            R_Z_d0 <= R_Z_d0_local;
        end if; 
    end process;


    R_Z_d0_local_assign_proc : process(v_21_reg_763, ap_CS_fsm_state6, v_24_reg_825, ap_CS_fsm_state12, ap_CS_fsm_state15, v_23_fu_634_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            R_Z_d0_local <= v_23_fu_634_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            R_Z_d0_local <= v_24_reg_825;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            R_Z_d0_local <= v_21_reg_763;
        else 
            R_Z_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    R_Z_we0_assign_proc : process(grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_we0, ap_CS_fsm_state2, R_Z_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            R_Z_we0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_R_Z_we0;
        else 
            R_Z_we0 <= (ap_const_logic_0 or R_Z_we0_out);
        end if; 
    end process;


    R_Z_we0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            R_Z_we0_local <= ap_const_logic_1;
        else 
            R_Z_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    R_Z_we0_out <= R_Z_we0_local;
    add_ln184_fu_256_p2 <= std_logic_vector(unsigned(i_3_fu_62) + unsigned(ap_const_lv4_1));
    add_ln185_fu_272_p2 <= std_logic_vector(unsigned(zext_ln185_2_fu_268_p1) + unsigned(ap_const_lv4_E));
    add_ln202_2_fu_507_p2 <= std_logic_vector(unsigned(indvars_iv_fu_110) + unsigned(ap_const_lv4_1));
    add_ln202_fu_475_p2 <= std_logic_vector(unsigned(i_4_fu_114) + unsigned(ap_const_lv4_1));
    add_ln204_fu_455_p2 <= std_logic_vector(unsigned(count_fu_98) + unsigned(ap_const_lv32_FFFFFFFF));
    and_ln105_2_fu_601_p2 <= (xor_ln105_1_fu_593_p3 and grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out);
    and_ln105_fu_392_p2 <= (xor_ln105_s_fu_384_p3 and grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done)
    begin
        if ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done)
    begin
        if ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done)
    begin
        if ((grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bit_sel1_fu_366_p3 <= v_26_fu_360_p2(63 downto 63);
    bit_sel2_fu_575_p3 <= tempReg_fu_569_p2(63 downto 63);
    carry_10_fu_398_p3 <= and_ln105_fu_392_p2(63 downto 63);
    carry_11_fu_557_p3 <= xor_ln105_34_fu_552_p2(63 downto 63);
    carry_12_fu_607_p3 <= and_ln105_2_fu_601_p2(63 downto 63);
    carry_fu_348_p3 <= xor_ln105_23_fu_343_p2(63 downto 63);
    count_2_fu_461_p3 <= 
        add_ln204_fu_455_p2 when (icmp_ln203_fu_449_p2(0) = '1') else 
        ap_const_lv32_0;

    grp_fu_837_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_ce, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_837_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_837_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_ce;
        else 
            grp_fu_837_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_837_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_837_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_837_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din0;
        else 
            grp_fu_837_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_837_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din1, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_837_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_837_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_837_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_837_p_din1;
        else 
            grp_fu_837_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_841_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_ce, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_841_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_841_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_ce;
        else 
            grp_fu_841_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_841_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_841_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_841_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din0;
        else 
            grp_fu_841_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_841_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din1, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_841_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_841_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_841_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_841_p_din1;
        else 
            grp_fu_841_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_ce, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_845_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_845_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_ce;
        else 
            grp_fu_845_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_845_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_845_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_845_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din0;
        else 
            grp_fu_845_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din1, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_845_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_845_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_845_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_845_p_din1;
        else 
            grp_fu_845_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_ce_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_ce, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_849_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_849_ce <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_ce;
        else 
            grp_fu_849_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_849_p0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din0, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_849_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_849_p0 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din0;
        else 
            grp_fu_849_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_p1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din1, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_849_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_grp_fu_849_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_849_p1 <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_grp_fu_849_p_din1;
        else 
            grp_fu_849_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg;
    grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg;
    grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start <= grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg;
    icmp_ln184_fu_250_p2 <= "1" when (i_3_fu_62 = ap_const_lv4_8) else "0";
    icmp_ln202_fu_440_p2 <= "1" when (i_4_fu_114 = ap_const_lv4_F) else "0";
    icmp_ln203_fu_449_p2 <= "0" when (count_fu_98 = ap_const_lv32_0) else "1";
    ma_address0 <= ma_address0_local;

    ma_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, zext_ln214_fu_518_p1, ap_CS_fsm_state10, zext_ln185_fu_309_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ma_address0_local <= zext_ln214_fu_518_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ma_address0_local <= ap_const_lv32_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ma_address0_local <= zext_ln185_fu_309_p1(4 - 1 downto 0);
        else 
            ma_address0_local <= "XXXX";
        end if; 
    end process;

    ma_ce0 <= ma_ce0_local;

    ma_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done, grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_done = ap_const_logic_1)))) then 
            ma_ce0_local <= ap_const_logic_1;
        else 
            ma_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln105_6_fu_546_p2 <= (xor_ln105_33_fu_541_p2 or xor_ln105_32_fu_537_p2);
    or_ln105_fu_337_p2 <= (xor_ln105_fu_328_p2 or xor_ln105_22_fu_332_p2);
    sub66_fu_469_p2 <= std_logic_vector(unsigned(ap_const_lv32_8) - unsigned(count_2_fu_461_p3));
    t_fu_619_p2 <= std_logic_vector(unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_t_10_out) + unsigned(zext_ln105_13_fu_615_p1));
    tempReg_fu_569_p2 <= std_logic_vector(unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_u_20_out) + unsigned(zext_ln105_12_fu_565_p1));
    trunc_ln105_8_fu_589_p1 <= tempReg_fu_569_p2(63 - 1 downto 0);
    trunc_ln105_fu_380_p1 <= v_26_fu_360_p2(63 - 1 downto 0);
    trunc_ln184_fu_262_p1 <= i_3_fu_62(3 - 1 downto 0);
    trunc_ln202_3_fu_503_p1 <= i_5_reg_775(3 - 1 downto 0);
    trunc_ln202_fu_498_p1 <= indvars_iv_fu_110(3 - 1 downto 0);
    u_22_fu_410_p2 <= std_logic_vector(unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_t_out) + unsigned(zext_ln105_11_fu_406_p1));
    v_21_fu_316_p2 <= std_logic_vector(unsigned(ma_q0) + unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out));
    v_23_fu_634_p2 <= std_logic_vector(unsigned(reg_220) + unsigned(v_15_fu_106));
    v_24_fu_525_p2 <= std_logic_vector(unsigned(ma_q0) + unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out));
    v_26_fu_360_p2 <= std_logic_vector(unsigned(grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_u_16_out) + unsigned(zext_ln105_fu_356_p1));
    xor_ln105_1_fu_593_p3 <= (xor_ln105_35_fu_583_p2 & trunc_ln105_8_fu_589_p1);
    xor_ln105_22_fu_332_p2 <= (reg_220 xor grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out);
    xor_ln105_23_fu_343_p2 <= (v_21_reg_763 xor or_ln105_fu_337_p2);
    xor_ln105_31_fu_374_p2 <= (bit_sel1_fu_366_p3 xor ap_const_lv1_1);
    xor_ln105_32_fu_537_p2 <= (v_24_reg_825 xor grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out);
    xor_ln105_33_fu_541_p2 <= (reg_220 xor grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_v_22_out);
    xor_ln105_34_fu_552_p2 <= (v_24_reg_825 xor or_ln105_6_fu_546_p2);
    xor_ln105_35_fu_583_p2 <= (bit_sel2_fu_575_p3 xor ap_const_lv1_1);
    xor_ln105_fu_328_p2 <= (v_21_reg_763 xor grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_v_18_out);
    xor_ln105_s_fu_384_p3 <= (xor_ln105_31_fu_374_p2 & trunc_ln105_fu_380_p1);
    zext_ln105_11_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_10_fu_398_p3),64));
    zext_ln105_12_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_11_fu_557_p3),64));
    zext_ln105_13_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_12_fu_607_p3),64));
    zext_ln105_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_348_p3),64));
    zext_ln185_2_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln184_fu_262_p1),4));
    zext_ln185_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln184_reg_707),32));
    zext_ln196_1_fu_416_p3 <= (ap_const_lv1_1 & trunc_ln184_reg_707);
    zext_ln196_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln196_1_fu_416_p3),32));
    zext_ln214_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_reg_775),32));
end behav;
