LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY C IS
  PORT (
    S0, S1, S2, S3 : IN STD_LOGIC;
    L3, L2, L1, L0 : OUT STD_LOGIC
  );
END C;

ARCHITECTURE Behavior OF C IS
BEGIN
  
  PROCESS (S0, S1, S2, S3)
  BEGIN
    L3 <= (S2 AND NOT S1) OR (S2 AND S0) OR (S3 AND NOT S0) OR (S3 AND S1); -- L3
	 L2 <= (NOT S3 AND NOT S2 AND NOT S1 AND S0) OR (S2 AND S1 AND NOT S0) OR (S3 AND S1) OR (S3 AND S2); -- L2
	 L1 <= (S3 AND S0) OR (S3 AND S1) OR (S3 AND S2); -- L1
	 L0 <= (NOT S3 AND NOT S2 AND NOT S1) OR (NOT S3 AND S2 AND NOT S0); -- L0
  END PROCESS;
  
END Behavior;
