Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 11:50:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_107_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.147ns (33.577%)  route 2.269ns (66.423%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 6.537 - 4.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 0.937ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.853ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=66999, routed)       2.100     3.131    Delay1No19_instance/clk_IBUF_BUFG
    SLICE_X135Y462       FDCE                                         r  Delay1No19_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y462       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.210 r  Delay1No19_instance/Y_reg[32]/Q
                         net (fo=6, routed)           1.066     4.276    Delay1No18_instance/Y_reg[33]_0[32]
    SLICE_X161Y415       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     4.428 r  Delay1No18_instance/geqOp_carry__0_i_9__4/O
                         net (fo=1, routed)           0.015     4.443    Sum10_4_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X161Y415       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.560 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.586    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y416       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.638 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.161     4.799    Delay1No19_instance/CO[0]
    SLICE_X161Y417       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.934 f  Delay1No19_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.191     5.125    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X161Y417       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.250 f  Delay1No18_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.102     5.352    Delay1No18_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X161Y416       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.440 r  Delay1No18_instance/shiftedFracY_d1[45]_i_4__4/O
                         net (fo=31, routed)          0.266     5.706    Delay1No19_instance/Y_reg[23]_0
    SLICE_X162Y410       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.831 r  Delay1No19_instance/shiftedFracY_d1[8]_i_2__4/O
                         net (fo=4, routed)           0.184     6.015    Delay1No19_instance/Sum10_4_impl_instance/level2[9]
    SLICE_X162Y412       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     6.167 r  Delay1No19_instance/shiftedFracY_d1[32]_i_4__4/O
                         net (fo=2, routed)           0.209     6.376    Delay1No18_instance/Y_reg[26]_0[9]
    SLICE_X160Y410       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.498 r  Delay1No18_instance/shiftedFracY_d1[16]_i_1__4/O
                         net (fo=1, routed)           0.049     6.547    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X160Y410       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=66999, routed)       1.798     6.537    Sum10_4_impl_instance/FPAddSubOp_instance/clk
    SLICE_X160Y410       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.384     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X160Y410       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.911    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  0.364    




