<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Hold: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[2]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.215</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.215</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.367</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.239</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.391</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.257</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.409</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.307</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.459</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.319</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.001</TD>
<TD >0.472</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.319</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.001</TD>
<TD >0.472</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.364</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.516</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.368</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.520</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.375</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.527</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.376</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.528</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.379</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.531</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.383</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.535</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.385</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.415</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.002</TD>
<TD >0.569</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.425</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.001</TD>
<TD >0.576</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.433</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.002</TD>
<TD >0.587</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.438</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.002</TD>
<TD >0.592</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.448</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.001</TD>
<TD >0.601</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.448</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.001</TD>
<TD >0.601</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.452</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.001</TD>
<TD >0.603</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.456</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.001</TD>
<TD >0.607</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.457</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.609</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.463</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.001</TD>
<TD >0.614</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.476</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.002</TD>
<TD >0.626</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.486</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.002</TD>
<TD >0.636</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.548</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.700</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.549</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.701</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.551</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.002</TD>
<TD >0.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.567</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.002</TD>
<TD >0.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.575</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.727</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.591</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.743</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.607</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >-0.002</TD>
<TD >0.757</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.645</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.797</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.657</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.809</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.776</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >0.928</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >0.992</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.144</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.001</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.153</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.052</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.204</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.063</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.215</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.113</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.265</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.134</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.286</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.145</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.145</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.145</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.145</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.145</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
<TD >0.000</TD>
<TD >0.000</TD>
<TD >1.297</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
