$comment
	File created using the following command:
		vcd file Extensor_8_to_16_bits.msim.vcd -direction
$end
$date
	Fri Oct 26 15:59:13 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module extensor_8_to_16_bits_vhd_vec_tst $end
$var wire 1 ! entrada [7] $end
$var wire 1 " entrada [6] $end
$var wire 1 # entrada [5] $end
$var wire 1 $ entrada [4] $end
$var wire 1 % entrada [3] $end
$var wire 1 & entrada [2] $end
$var wire 1 ' entrada [1] $end
$var wire 1 ( entrada [0] $end
$var wire 1 ) saida [15] $end
$var wire 1 * saida [14] $end
$var wire 1 + saida [13] $end
$var wire 1 , saida [12] $end
$var wire 1 - saida [11] $end
$var wire 1 . saida [10] $end
$var wire 1 / saida [9] $end
$var wire 1 0 saida [8] $end
$var wire 1 1 saida [7] $end
$var wire 1 2 saida [6] $end
$var wire 1 3 saida [5] $end
$var wire 1 4 saida [4] $end
$var wire 1 5 saida [3] $end
$var wire 1 6 saida [2] $end
$var wire 1 7 saida [1] $end
$var wire 1 8 saida [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_entrada [7] $end
$var wire 1 C ww_entrada [6] $end
$var wire 1 D ww_entrada [5] $end
$var wire 1 E ww_entrada [4] $end
$var wire 1 F ww_entrada [3] $end
$var wire 1 G ww_entrada [2] $end
$var wire 1 H ww_entrada [1] $end
$var wire 1 I ww_entrada [0] $end
$var wire 1 J ww_saida [15] $end
$var wire 1 K ww_saida [14] $end
$var wire 1 L ww_saida [13] $end
$var wire 1 M ww_saida [12] $end
$var wire 1 N ww_saida [11] $end
$var wire 1 O ww_saida [10] $end
$var wire 1 P ww_saida [9] $end
$var wire 1 Q ww_saida [8] $end
$var wire 1 R ww_saida [7] $end
$var wire 1 S ww_saida [6] $end
$var wire 1 T ww_saida [5] $end
$var wire 1 U ww_saida [4] $end
$var wire 1 V ww_saida [3] $end
$var wire 1 W ww_saida [2] $end
$var wire 1 X ww_saida [1] $end
$var wire 1 Y ww_saida [0] $end
$var wire 1 Z \saida[0]~output_o\ $end
$var wire 1 [ \saida[1]~output_o\ $end
$var wire 1 \ \saida[2]~output_o\ $end
$var wire 1 ] \saida[3]~output_o\ $end
$var wire 1 ^ \saida[4]~output_o\ $end
$var wire 1 _ \saida[5]~output_o\ $end
$var wire 1 ` \saida[6]~output_o\ $end
$var wire 1 a \saida[7]~output_o\ $end
$var wire 1 b \saida[8]~output_o\ $end
$var wire 1 c \saida[9]~output_o\ $end
$var wire 1 d \saida[10]~output_o\ $end
$var wire 1 e \saida[11]~output_o\ $end
$var wire 1 f \saida[12]~output_o\ $end
$var wire 1 g \saida[13]~output_o\ $end
$var wire 1 h \saida[14]~output_o\ $end
$var wire 1 i \saida[15]~output_o\ $end
$var wire 1 j \entrada[0]~input_o\ $end
$var wire 1 k \entrada[1]~input_o\ $end
$var wire 1 l \entrada[2]~input_o\ $end
$var wire 1 m \entrada[3]~input_o\ $end
$var wire 1 n \entrada[4]~input_o\ $end
$var wire 1 o \entrada[5]~input_o\ $end
$var wire 1 p \entrada[6]~input_o\ $end
$var wire 1 q \entrada[7]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
1:
x;
1<
1=
1>
1?
1@
1A
0Z
0[
1\
0]
1^
0_
0`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
1l
0m
1n
0o
0p
1q
1!
0"
0#
1$
0%
1&
0'
0(
1B
0C
0D
1E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
1W
0X
0Y
0)
0*
0+
0,
0-
0.
0/
00
11
02
03
14
05
16
07
08
$end
#1000000
