// Seed: 3927174360
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  logic id_7;
  assign id_2 = 1;
  initial begin
    if (1 - 1 && 1 == 1) begin
      id_2 <= 1 ^ 1;
      #1 SystemTFIdentifier;
    end
  end
endmodule
