// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_combine_and_peak (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        re_out_dout,
        re_out_empty_n,
        re_out_read,
        re_out_num_data_valid,
        re_out_fifo_cap,
        im_out_dout,
        im_out_empty_n,
        im_out_read,
        im_out_num_data_valid,
        im_out_fifo_cap,
        sum_out_dout,
        sum_out_empty_n,
        sum_out_read,
        sum_out_num_data_valid,
        sum_out_fifo_cap,
        m3_fineOffset_din,
        m3_fineOffset_full_n,
        m3_fineOffset_write,
        m3_fineOffset_num_data_valid,
        m3_fineOffset_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [39:0] re_out_dout;
input   re_out_empty_n;
output   re_out_read;
input  [2:0] re_out_num_data_valid;
input  [2:0] re_out_fifo_cap;
input  [39:0] im_out_dout;
input   im_out_empty_n;
output   im_out_read;
input  [2:0] im_out_num_data_valid;
input  [2:0] im_out_fifo_cap;
input  [39:0] sum_out_dout;
input   sum_out_empty_n;
output   sum_out_read;
input  [2:0] sum_out_num_data_valid;
input  [2:0] sum_out_fifo_cap;
output  [15:0] m3_fineOffset_din;
input   m3_fineOffset_full_n;
output   m3_fineOffset_write;
input  [2:0] m3_fineOffset_num_data_valid;
input  [2:0] m3_fineOffset_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m3_fineOffset_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    m3_fineOffset_blk_n;
wire    ap_CS_fsm_state3;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_done;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_idle;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_ready;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_re_out_read;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_im_out_read;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_sum_out_read;
wire   [31:0] grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out_ap_vld;
reg    grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg;
reg    ap_block_state1_ignore_call5;
wire    ap_CS_fsm_state2;
reg   [31:0] max_pos_2_loc_fu_34;
wire   [31:0] fineOffset_fu_73_p2;
wire   [0:0] tmp_fu_79_p3;
wire   [15:0] trunc_ln80_fu_87_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg = 1'b0;
end

system_top_combine_and_peak_Pipeline_COMBINE grp_combine_and_peak_Pipeline_COMBINE_fu_45(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start),
    .ap_done(grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_done),
    .ap_idle(grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_idle),
    .ap_ready(grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_ready),
    .re_out_dout(re_out_dout),
    .re_out_empty_n(re_out_empty_n),
    .re_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_45_re_out_read),
    .re_out_num_data_valid(3'd0),
    .re_out_fifo_cap(3'd0),
    .im_out_dout(im_out_dout),
    .im_out_empty_n(im_out_empty_n),
    .im_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_45_im_out_read),
    .im_out_num_data_valid(3'd0),
    .im_out_fifo_cap(3'd0),
    .sum_out_dout(sum_out_dout),
    .sum_out_empty_n(sum_out_empty_n),
    .sum_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_45_sum_out_read),
    .sum_out_num_data_valid(3'd0),
    .sum_out_fifo_cap(3'd0),
    .max_pos_2_out(grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out),
    .max_pos_2_out_ap_vld(grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m3_fineOffset_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call5) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg <= 1'b1;
        end else if ((grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_ready == 1'b1)) begin
            grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        max_pos_2_loc_fu_34 <= grp_combine_and_peak_Pipeline_COMBINE_fu_45_max_pos_2_out;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m3_fineOffset_full_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m3_fineOffset_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m3_fineOffset_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m3_fineOffset_blk_n = m3_fineOffset_full_n;
    end else begin
        m3_fineOffset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((m3_fineOffset_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m3_fineOffset_write = 1'b1;
    end else begin
        m3_fineOffset_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((m3_fineOffset_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call5 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign fineOffset_fu_73_p2 = ($signed(max_pos_2_loc_fu_34) + $signed(32'd4294967136));

assign grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start = grp_combine_and_peak_Pipeline_COMBINE_fu_45_ap_start_reg;

assign im_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_45_im_out_read;

assign m3_fineOffset_din = ((tmp_fu_79_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln80_fu_87_p1);

assign re_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_45_re_out_read;

assign sum_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_45_sum_out_read;

assign tmp_fu_79_p3 = fineOffset_fu_73_p2[32'd31];

assign trunc_ln80_fu_87_p1 = fineOffset_fu_73_p2[15:0];

endmodule //system_top_combine_and_peak
