#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun 30 03:17:03 2018
# Process ID: 9684
# Current directory: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5128 C:\Users\gplovesy\Desktop\cpu_final1\cpu_final\cpu_final.xpr
# Log file: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/vivado.log
# Journal file: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gp1998/Documents/nuts/cpu/cpu_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 914.578 ; gain = 167.840
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1410 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1786.469 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1786.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 979 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 416 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 512 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1892.195 ; gain = 966.582
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.969 ; gain = 33.051
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1977.309 ; gain = 3.023
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {90.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.000} CONFIG.CLKOUT1_JITTER {247.412} CONFIG.CLKOUT1_PHASE_ERROR {296.868}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files -ipstatic_source_dir C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/modelsim} {questa=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/questa} {riviera=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/riviera} {activehdl=C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
[Sat Jun 30 03:22:09 2018] Launched synth_1...
Run output will be captured here: C:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 1383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'analyser/inst'
Finished Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'analyser/inst'
Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'analyser/inst'
Finished Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'analyser/inst'
Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/gplovesy/Desktop/cpu_final1/cpu_final/cpu_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [C:/Users/gplovesy/Desktop/cpu_final1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/gplovesy/Desktop/cpu_final1/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 961 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 416 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 512 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.656 ; gain = 224.785
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2342.336 ; gain = 61.680
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 30 03:53:50 2018...
