###############################################################################
#Board Varaints and Versions are defined below:
#BOARD_VARIANT_NXPREF    0x01
#BOARD_NXPREF_VERSIONS(0x01, 0x02)

#BOARD_VARIANT_CUSTREF1  0x2A
#BOARD_CUSTREF1_VERSIONS(0x01,0x02,0x03)

UWB_BOARD_VARIANT_CONFIG=0x2A
UWB_BOARD_VARIANT_VERSION=0x03

###############################################################################
#                          Extended CofigID
#DELAY_CALIBRATION_VALUE    E400
#AOA_CALIBRATION_CTRL       E401
#DPD_WAKEUP_SRC             E402
#WTX_COUNT_CONFIG           E403
#WIFI_COEX_FEATURE          E405
  ##Note: WIFI COEX CONFIG Disabled by default, if required add the
  ##      config (E4, 05, 04, 00, 3C, 1E, 1E) and update the
  ##      Lentgh and number of parameter accordingly in the header part.
  ##      WIFI COEX feature supports only in user binary.
#CLK_CONFIG_CTRL            E430
  ##Note: Config for clock source selection and refer UCI specification
  ##      for more information.
#UWB_WLAN_5GHZ_CHANNEL_INTERFERENCE_LIST  E432
  ##Note: List of problematic channels in 5GHz Range, if required add
  ##      config (E4, 32, 03, 120, 124, 128) and update the
  ##      Length and number of parameters accordingly in header part.
#TX_PULSE_SHAPE_CONFIG      E428
# Refer the NXP UCI specification for below configs
#ANTENNA_RX_IDX_DEFINE   E460
#ANTENNA_TX_IDX_DEFINE   E461

# UWB_CORE_EXT_DEVICE_DEFAULT_CONFIG={20, 04, 00, 23, 05,
#     E4, 02, 01, 00,
#     E4, 03, 01, b4,
#     E4, 28, 04, 2F, 2F, 2F, 00,
#     E4, 60, 07, 01, 01, 02, 01, 00, 01, 00,
#     E4, 61, 06, 01, 01, 01, 00, 00, 00
# }

UWB_CORE_EXT_DEVICE_DEFAULT_CONFIG={20, 04, 00, 4A, 06,
    E4, 02, 01, 00,
    E4, 03, 01, b4,
    E4, 28, 04, 2F, 2F, 2F, 00,
    E4, 60, 19, 04,
        01, 01, 02, 00, 02, 00,
        02, 01, 02, 00, 00, 00,
        03, 02, 01, 00, 01, 00,
        04, 02, 01, 00, 00, 00,
    E4, 61, 0B, 02,
        01, 01, 00, 00, 00,
        02, 01, 00, 01, 00,
    E4, 62, 0D, 02,
        01, 01, 04, 00, 00, 00,
        02, 02, 04, 00, 00, 00
}

##Note: Session specific default app config configured here
#ANTENNAS_CONFIGURATION_RX E31C


##Note: Below configs are applicable in User_Mode FW only
##Note: WIFI COEX CONFIG Disabled by default, if required add the
  ##      config (E4, 05, 04, 00, 3C, 1E, 1E) and update the
  ##      Lentgh and number of parameter accordingly in the header part.
  ##      WIFI COEX feature supports only in user binary.
#WIFI_COEX_UART_USER_CFG E437
  ## UART based WiFi-CoEx Interface User Configuration. default value 0
#FREQ_OF_UWB_REQ_WLAN_CHANNEL_INFO E439
  ## Configure the frequency of UWB Requests to WLAN for getting WLAN Channel Information. Default value 3
  ## if required add the
  ##      config (E4, 39, 01, 03) and update the
  ##      Length and number of parameter accordingly in the header part

UWB_USER_FW_BOOT_MODE_CONFIG={20, 04, 00, 08, 01,
    E4, 05, 04, 00, 3C, 1E, 1E
}

###############################################################################
# Helios PROD Mode FW version
# Make sure you push the Production FW while using this Macro
NXP_UWB_PROD_FW_FILENAME="libsr100t_prod_fw.bin"

# Helios Dev Mode FW version
# Make sure you push the Dev Mode FW while using this Macro
NXP_UWB_DEV_FW_FILENAME="libsr100t_dev_fw.bin"
###############################################################################

###############################################################################
#enable or disable fw download logging
UWB_FW_DOWNLOAD_LOG=0x00
###############################################################################

###############################################################################
# set Crystal calibration seetings
# byte[6] 38.4 MHz XTAL CAP1
# byte[7] 38.4 MHz XTAL CAP2
# byte[8] 38.4 MHz XTAL GM CONTROL

# NXP_UWB_XTAL_38MHZ_CONFIG={2E, 11, 00, 05, 05, 02, FF, FF, 21}

###############################################################################
# This config enable/disable the Vendor extended notifications
# 00 for disable
# 01 for enable
NXP_UWB_EXTENDED_NTF_CONFIG={20, 04, 00, 05, 01, E4, 33, 01, 01}

###############################################################################
###############################################################################
# Core Device configurations
# Below sections needs to be updated with the correct values for needed core device configurations

NXP_CORE_CONF_BLK_1={2E, 11, 00, 0F,
    05, 0F, 04,
      01, C2, 3A,
      02, C2, 3A,
      03, C2, 3A,
      04, C2, 3A
}


NXP_CORE_CONF_BLK_2={2E, 11, 00, 0F,
    09, 0F, 04,
      01, C2, 3A,
      02, C2, 3A,
      03, C2, 3A,
      04, C2, 3A
}


#SET_PDOA_OFFSET_CALIB for channel 5
NXP_CORE_CONF_BLK_3={2E, 11, 00, 09,
    05, 10, 02,
      01, 9B, 37,
      02, 6D, 53
}


#SET_PDOA_OFFSET_CALIB for channel 9
NXP_CORE_CONF_BLK_4={2E, 11, 00, 09,
    09, 10, 02,
      01, D3, BD,
      02, 71, C9
}


#AOA_THRESHOLD_PDOA for channel 5
NXP_CORE_CONF_BLK_5={2E, 11, 00, 09,
    05, 12, 02,
      01, 9C, DD,
      02, 6E, F9
}


#AOA_THRESHOLD_PDOA for channel 9
NXP_CORE_CONF_BLK_6={2E, 11, 00, 09,
    09, 12, 02,
      01, D2, 17,
      02, 70, 23
}


#UWB_CORE_SET_AOA_ANTENNAS_PDOA_CALIB_PAIR1_CH5
NXP_CORE_CONF_BLK_7={2E, 11, 00, F6,
    05, 0C, 01, 01,
    95, D9, B4, D2, 26, D3, 84, E1, 05, F3, 83, 05, AD, 16, D6, 1F, 86, 2C, B5, 38, 68, 3F,
    7B, DA, B7, D6, 0F, D8, E3, E1, F5, F3, 22, 06, FC, 14, 5C, 21, 12, 2C, 4D, 37, AB, 3E,
    68, D9, 2D, DA, 9B, DC, 1E, E3, 36, F1, C5, 03, D6, 14, 1C, 22, 70, 2C, 2F, 35, 32, 40,
    67, DA, 9B, DB, 60, DF, 76, E5, 0B, F0, EB, 00, 97, 13, 0D, 22, 2B, 2E, 1A, 37, 84, 41,
    68, DA, 8C, DD, 6C, E3, 49, E8, 19, F1, 2C, FD, 93, 0E, 93, 20, A0, 2D, 9B, 39, 69, 41,
    DD, D6, D9, E0, 2F, E3, 09, EB, 66, F3, 00, 00, A8, 0E, 97, 1D, 4E, 2C, 4C, 39, 93, 41,
    9F, D2, C4, DC, 31, E4, 12, EC, 99, F6, 31, 01, 13, 0D, 18, 1B, 21, 2C, 81, 36, E2, 3F,
    13, D2, D6, D8, C1, E0, 41, EC, 77, F8, 98, 05, F4, 11, D5, 1D, 21, 2A, 4E, 34, 8E, 41,
    B8, CC, BC, D2, 7B, DB, CB, E7, 3F, F9, 17, 0A, FF, 13, DE, 20, F9, 28, 65, 33, B1, 40,
    3E, C7, 8B, CB, A2, D6, 6B, E2, F6, F6, 8B, 0B, 31, 18, A9, 22, CF, 28, 78, 30, 2D, 41,
    B3, C5, 66, CB, 35, D3, B7, DE, C2, F7, 58, 07, 9D, 1C, 1B, 24, 30, 25, 57, 2B, 70, 48
}


#UWB_CORE_SET_AOA_ANTENNAS_PDOA_CALIB_PAIR2_CH5
NXP_CORE_CONF_BLK_8={2E, 11, 00, F6,
    05, 0C, 01, 02,
    2C, 1C, 59, 19, 24, 16, EA, 13, D6, 0D, 57, 03, EC, FA, 5F, F3, E8, E9, C6, DF, 96, D6,
    90, 1F, C7, 1D, 06, 1A, 63, 15, 75, 10, A3, 08, E8, FC, FB, F1, 10, E4, AC, D9, 7D, D3,
    89, 1F, 74, 1E, B0, 1B, 93, 16, 27, 11, 36, 07, 94, FE, 23, F2, D4, E3, DC, D9, 86, D1,
    32, 27, 20, 22, 9A, 1C, 77, 16, 32, 0F, 10, 07, 99, FD, 3A, F3, 08, E6, 9A, D8, 55, CC,
    F5, 2E, F6, 29, 43, 20, C5, 16, D4, 0C, 80, 03, AB, FA, A9, F1, D4, E6, BD, DB, 67, CE,
    46, 34, 95, 2E, 8E, 25, C0, 18, BB, 0B, 00, 00, 96, F6, 4B, EE, C9, E5, 55, DC, B7, D1,
    8B, 34, 33, 2E, 7E, 27, 9A, 1B, 4A, 0D, CF, FE, 9B, F3, C7, E9, 6E, E3, CA, DB, F8, D8,
    65, 31, C2, 2D, 1C, 25, 88, 1D, 2E, 0F, 45, 00, B5, F3, 08, E7, 10, E0, 94, DB, 79, D8,
    B8, 31, 81, 24, DA, 22, 98, 1C, 78, 0E, B0, 07, 1D, F4, DD, E9, 37, E1, 59, DB, 92, D6,
    97, 2C, DA, 25, C4, 1D, E4, 13, 36, 11, BA, 04, E5, FB, 21, F1, 11, E8, 99, E0, DB, D7,
    CD, 28, 4E, 1F, A4, 12, EE, 0E, 6E, 0C, D1, 0A, 81, 02, 5D, FA, 0D, F6, BE, F2, 62, F1
}


#UWB_CORE_SET_AOA_ANTENNAS_PDOA_CALIB_PAIR1_CH9
NXP_CORE_CONF_BLK_9={2E, 11, 00, F6,
    09, 0C, 01, 01,
    2F, B3, F5, CE, 5F, D6, FB, DB, 75, E8, 09, FC, A5, 12, 65, 26, C5, 36, ED, 45, 59, 52,
    89, B3, A4, CA, AF, D3, 9E, DD, 22, EB, CF, FD, 54, 12, A8, 24, 12, 35, F7, 44, 39, 4E,
    35, B2, 22, C4, D6, D1, 26, DE, E5, EC, 65, FE, BB, 11, 4A, 25, 38, 35, F4, 41, FF, 4B,
    68, B4, 33, BF, B6, CD, 7E, DD, 81, EE, 43, 01, 14, 14, BE, 24, 90, 33, 65, 40, 90, 4A,
    47, B6, 4F, C0, 83, CA, FB, D8, 9D, EB, 15, 01, 6C, 15, 89, 26, 08, 34, BC, 3F, 3F, 48,
    81, BA, 99, C1, 83, CB, EC, D9, 48, EB, 00, 00, 7A, 14, A6, 26, 65, 33, D5, 3D, 96, 45,
    CF, BE, CF, C4, E1, CF, 93, DB, FE, EA, AF, FF, 51, 14, A3, 24, BA, 33, 73, 3E, 0A, 45,
    C2, C1, E0, C8, C1, CF, 8C, DB, 5A, EB, 8F, FC, 7F, 13, 83, 26, 68, 33, CF, 39, 63, 43,
    12, C5, 95, CE, 0C, D6, 8A, E0, B7, ED, 92, FF, A8, 12, 96, 25, D6, 34, 0D, 3F, 28, 40,
    F2, C4, 59, CB, CB, D3, FE, E2, 82, F0, AD, 06, 90, 15, 5C, 29, 32, 31, 65, 38, B1, 42,
    35, C7, 10, C2, 94, D0, 2C, E0, 6B, F4, F2, 01, FB, 13, 83, 27, 14, 31, 1D, 3E, 7D, 3C
}


#AOA_ANTENNAS_PDOA_CALIB_PAIR2_CH9
NXP_CORE_CONF_BLK_10={2E, 11, 00, F6,
    09, 0C, 01, 02,
    8D, 10, B1, 0F, DC, 0C, 9B, 09, 66, 03, 51, 00, 7E, F9, 4B, F2, C9, EC, 0E, E4, 76, DD,
    36, 32, 68, 2A, 44, 1D, DD, 12, B7, 08, 55, FE, 22, F5, E5, EB, 1A, E4, 08, D7, 47, CF,
    CC, 3D, 00, 35, 25, 2B, B8, 1B, 26, 0C, 66, FC, 7E, F1, E2, E5, 77, DC, FA, D1, 62, CA,
    49, 41, A4, 3A, 78, 30, 61, 22, FA, 0E, D8, FB, 15, EE, E5, E2, 55, D6, 05, D0, 49, C7,
    EF, 42, F0, 3C, 7F, 32, 9A, 25, 7B, 11, F5, FC, AA, EC, B9, DF, F2, D4, 8C, CD, E8, C5,
    AD, 44, B3, 3E, 5A, 33, AC, 26, 07, 14, 00, 00, D2, ED, E4, DF, 46, D4, 81, CC, B4, C5,
    2F, 47, 4B, 3E, 47, 33, 29, 26, 80, 14, CA, 01, 1C, F0, 5D, E2, DD, D5, 96, CE, F9, C7,
    00, 42, E9, 3B, D7, 2F, 72, 24, CF, 13, 54, 01, B5, F3, 64, E4, E5, DA, 8C, D5, C6, CC,
    53, 3F, 3A, 33, 3B, 2C, 1C, 1E, BA, 11, 95, 01, 29, F5, 6C, E5, BD, E1, 4B, D7, 10, D5,
    5E, 2C, 33, 2D, 88, 23, 57, 19, E6, 0B, A1, FF, A6, F4, 88, E7, 04, E7, B5, D9, 77, DB,
    9B, 24, 8C, 1B, 7D, 17, E2, 11, 9C, 05, 23, FD, 9C, F6, 8A, EE, 9C, E2, 03, E3, B5, DA
}


NXP_CORE_CONF_BLK_11={2E, 11, 00, 09,
    05, 17, 02,
      01, 0E, 02,
      02, 12, 02
}


NXP_CORE_CONF_BLK_12={2E, 11, 00, 09,
    09, 17, 02,
      01, 0E, 02,
      02, 0E, 02
}


NXP_CORE_CONF_BLK_13={2E, 11, 00, 09,
    05, 11, 02,
      01, 58, 39,
      02, 88, 58
}


NXP_CORE_CONF_BLK_14={2E, 11, 00, 09,
    09, 11, 02,
      01, 71, BD,
      02, B6, C6
}


#NXP_CORE_CONF_BLK_15={}

#NXP_CORE_CONF_BLK_16={}

#NXP_CORE_CONF_BLK_17={}

#NXP_CORE_CONF_BLK_18={}

#NXP_CORE_CONF_BLK_19={}

#NXP_CORE_CONF_BLK_20={}


NXP_LOG_JNI_LOGLEVEL=0x05
NXP_LOG_UCI_CORE_LOGLEVEL=0x05
NXP_LOG_UCIHAL_LOGLEVEL=0x05
NXP_LOG_FWDNLD_LOGLEVEL=0x05
NXP_LOG_TML_LOGLEVEL=0x05
NXP_LOG_UCIX_LOGLEVEL=0x05
NXP_LOG_UCIR_LOGLEVEL=0x05

