{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:56:17 2011 " "Info: Processing started: Mon Nov 28 08:56:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IrDX_Send -c IrDX_Send " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IrDX_Send -c IrDX_Send" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[12\] " "Warning: Node \"irda_send_loop:inst\|data_code\[12\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[13\] " "Warning: Node \"irda_send_loop:inst\|data_code\[13\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[4\] " "Warning: Node \"irda_send_loop:inst\|data_code\[4\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[5\] " "Warning: Node \"irda_send_loop:inst\|data_code\[5\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[9\] " "Warning: Node \"irda_send_loop:inst\|data_code\[9\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[1\] " "Warning: Node \"irda_send_loop:inst\|data_code\[1\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[0\] " "Warning: Node \"irda_send_loop:inst\|data_code\[0\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "irda_send_loop:inst\|data_code\[8\] " "Warning: Node \"irda_send_loop:inst\|data_code\[8\]\" is a latch" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 64 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register irda_send_loop:inst\|clk_cnt_0565\[14\] register irda_send_loop:inst\|clear_cnt_flag 83.54 MHz 11.971 ns Internal " "Info: Clock \"clk\" has Internal fmax of 83.54 MHz between source register \"irda_send_loop:inst\|clk_cnt_0565\[14\]\" and destination register \"irda_send_loop:inst\|clear_cnt_flag\" (period= 11.971 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.262 ns + Longest register register " "Info: + Longest register to register delay is 11.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_send_loop:inst\|clk_cnt_0565\[14\] 1 REG LC_X5_Y2_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N6; Fanout = 4; REG Node = 'irda_send_loop:inst\|clk_cnt_0565\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_send_loop:inst|clk_cnt_0565[14] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.914 ns) 1.831 ns irda_send_loop:inst\|Equal3~143 2 COMB LC_X5_Y2_N9 1 " "Info: 2: + IC(0.917 ns) + CELL(0.914 ns) = 1.831 ns; Loc. = LC_X5_Y2_N9; Fanout = 1; COMB Node = 'irda_send_loop:inst\|Equal3~143'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { irda_send_loop:inst|clk_cnt_0565[14] irda_send_loop:inst|Equal3~143 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(0.914 ns) 4.927 ns irda_send_loop:inst\|Equal3~144 3 COMB LC_X5_Y1_N4 2 " "Info: 3: + IC(2.182 ns) + CELL(0.914 ns) = 4.927 ns; Loc. = LC_X5_Y1_N4; Fanout = 2; COMB Node = 'irda_send_loop:inst\|Equal3~144'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { irda_send_loop:inst|Equal3~143 irda_send_loop:inst|Equal3~144 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.511 ns) 7.333 ns irda_send_loop:inst\|carrier_ok~346 4 COMB LC_X4_Y3_N3 3 " "Info: 4: + IC(1.895 ns) + CELL(0.511 ns) = 7.333 ns; Loc. = LC_X4_Y3_N3; Fanout = 3; COMB Node = 'irda_send_loop:inst\|carrier_ok~346'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.406 ns" { irda_send_loop:inst|Equal3~144 irda_send_loop:inst|carrier_ok~346 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.200 ns) 9.398 ns irda_send_loop:inst\|clear_cnt_flag~319 5 COMB LC_X2_Y3_N9 1 " "Info: 5: + IC(1.865 ns) + CELL(0.200 ns) = 9.398 ns; Loc. = LC_X2_Y3_N9; Fanout = 1; COMB Node = 'irda_send_loop:inst\|clear_cnt_flag~319'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { irda_send_loop:inst|carrier_ok~346 irda_send_loop:inst|clear_cnt_flag~319 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.200 ns) 10.366 ns irda_send_loop:inst\|clear_cnt_flag~321 6 COMB LC_X2_Y3_N1 1 " "Info: 6: + IC(0.768 ns) + CELL(0.200 ns) = 10.366 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'irda_send_loop:inst\|clear_cnt_flag~321'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { irda_send_loop:inst|clear_cnt_flag~319 irda_send_loop:inst|clear_cnt_flag~321 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 11.262 ns irda_send_loop:inst\|clear_cnt_flag 7 REG LC_X2_Y3_N2 14 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 11.262 ns; Loc. = LC_X2_Y3_N2; Fanout = 14; REG Node = 'irda_send_loop:inst\|clear_cnt_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { irda_send_loop:inst|clear_cnt_flag~321 irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.330 ns ( 29.57 % ) " "Info: Total cell delay = 3.330 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.932 ns ( 70.43 % ) " "Info: Total interconnect delay = 7.932 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.262 ns" { irda_send_loop:inst|clk_cnt_0565[14] irda_send_loop:inst|Equal3~143 irda_send_loop:inst|Equal3~144 irda_send_loop:inst|carrier_ok~346 irda_send_loop:inst|clear_cnt_flag~319 irda_send_loop:inst|clear_cnt_flag~321 irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.262 ns" { irda_send_loop:inst|clk_cnt_0565[14] {} irda_send_loop:inst|Equal3~143 {} irda_send_loop:inst|Equal3~144 {} irda_send_loop:inst|carrier_ok~346 {} irda_send_loop:inst|clear_cnt_flag~319 {} irda_send_loop:inst|clear_cnt_flag~321 {} irda_send_loop:inst|clear_cnt_flag {} } { 0.000ns 0.917ns 2.182ns 1.895ns 1.865ns 0.768ns 0.305ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.533 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.918 ns) 6.533 ns irda_send_loop:inst\|clear_cnt_flag 2 REG LC_X2_Y3_N2 14 " "Info: 2: + IC(4.483 ns) + CELL(0.918 ns) = 6.533 ns; Loc. = LC_X2_Y3_N2; Fanout = 14; REG Node = 'irda_send_loop:inst\|clear_cnt_flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { clk irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.38 % ) " "Info: Total cell delay = 2.050 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.483 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clear_cnt_flag {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.533 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.918 ns) 6.533 ns irda_send_loop:inst\|clk_cnt_0565\[14\] 2 REG LC_X5_Y2_N6 4 " "Info: 2: + IC(4.483 ns) + CELL(0.918 ns) = 6.533 ns; Loc. = LC_X5_Y2_N6; Fanout = 4; REG Node = 'irda_send_loop:inst\|clk_cnt_0565\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { clk irda_send_loop:inst|clk_cnt_0565[14] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.38 % ) " "Info: Total cell delay = 2.050 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.483 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clk_cnt_0565[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clk_cnt_0565[14] {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clear_cnt_flag {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clk_cnt_0565[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clk_cnt_0565[14] {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 132 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.262 ns" { irda_send_loop:inst|clk_cnt_0565[14] irda_send_loop:inst|Equal3~143 irda_send_loop:inst|Equal3~144 irda_send_loop:inst|carrier_ok~346 irda_send_loop:inst|clear_cnt_flag~319 irda_send_loop:inst|clear_cnt_flag~321 irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.262 ns" { irda_send_loop:inst|clk_cnt_0565[14] {} irda_send_loop:inst|Equal3~143 {} irda_send_loop:inst|Equal3~144 {} irda_send_loop:inst|carrier_ok~346 {} irda_send_loop:inst|clear_cnt_flag~319 {} irda_send_loop:inst|clear_cnt_flag~321 {} irda_send_loop:inst|clear_cnt_flag {} } { 0.000ns 0.917ns 2.182ns 1.895ns 1.865ns 0.768ns 0.305ns } { 0.000ns 0.914ns 0.914ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clear_cnt_flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clear_cnt_flag {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clk_cnt_0565[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clk_cnt_0565[14] {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "irda_send_loop:inst\|clk_cnt_108\[0\] SW\[2\] clk 1.081 ns register " "Info: tsu for register \"irda_send_loop:inst\|clk_cnt_108\[0\]\" (data pin = \"SW\[2\]\", clock pin = \"clk\") is 1.081 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.281 ns + Longest pin register " "Info: + Longest pin to register delay is 7.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SW\[2\] 1 PIN PIN_75 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 5; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 208 104 272 224 "SW\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.511 ns) 3.797 ns irda_send_loop:inst\|start~47 2 COMB LC_X7_Y4_N9 25 " "Info: 2: + IC(2.154 ns) + CELL(0.511 ns) = 3.797 ns; Loc. = LC_X7_Y4_N9; Fanout = 25; COMB Node = 'irda_send_loop:inst\|start~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { SW[2] irda_send_loop:inst|start~47 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(1.760 ns) 7.281 ns irda_send_loop:inst\|clk_cnt_108\[0\] 3 REG LC_X5_Y4_N4 3 " "Info: 3: + IC(1.724 ns) + CELL(1.760 ns) = 7.281 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'irda_send_loop:inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { irda_send_loop:inst|start~47 irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 46.74 % ) " "Info: Total cell delay = 3.403 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 53.26 % ) " "Info: Total interconnect delay = 3.878 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.281 ns" { SW[2] irda_send_loop:inst|start~47 irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.281 ns" { SW[2] {} SW[2]~combout {} irda_send_loop:inst|start~47 {} irda_send_loop:inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 2.154ns 1.724ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 77 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.533 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.918 ns) 6.533 ns irda_send_loop:inst\|clk_cnt_108\[0\] 2 REG LC_X5_Y4_N4 3 " "Info: 2: + IC(4.483 ns) + CELL(0.918 ns) = 6.533 ns; Loc. = LC_X5_Y4_N4; Fanout = 3; REG Node = 'irda_send_loop:inst\|clk_cnt_108\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { clk irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.38 % ) " "Info: Total cell delay = 2.050 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.483 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.281 ns" { SW[2] irda_send_loop:inst|start~47 irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.281 ns" { SW[2] {} SW[2]~combout {} irda_send_loop:inst|start~47 {} irda_send_loop:inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 2.154ns 1.724ns } { 0.000ns 1.132ns 0.511ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|clk_cnt_108[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|clk_cnt_108[0] {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IrDA_Tx irda_send_loop:inst\|irda_send 11.638 ns register " "Info: tco from clock \"clk\" to destination pin \"IrDA_Tx\" through register \"irda_send_loop:inst\|irda_send\" is 11.638 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.533 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.918 ns) 6.533 ns irda_send_loop:inst\|irda_send 2 REG LC_X2_Y4_N0 3 " "Info: 2: + IC(4.483 ns) + CELL(0.918 ns) = 6.533 ns; Loc. = LC_X2_Y4_N0; Fanout = 3; REG Node = 'irda_send_loop:inst\|irda_send'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { clk irda_send_loop:inst|irda_send } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.38 % ) " "Info: Total cell delay = 2.050 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.483 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|irda_send } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|irda_send {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns + Longest register pin " "Info: + Longest register to pin delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irda_send_loop:inst\|irda_send 1 REG LC_X2_Y4_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N0; Fanout = 3; REG Node = 'irda_send_loop:inst\|irda_send'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { irda_send_loop:inst|irda_send } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(2.322 ns) 4.729 ns IrDA_Tx 2 PIN PIN_16 0 " "Info: 2: + IC(2.407 ns) + CELL(2.322 ns) = 4.729 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'IrDA_Tx'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { irda_send_loop:inst|irda_send IrDA_Tx } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 440 616 192 "IrDA_Tx" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 49.10 % ) " "Info: Total cell delay = 2.322 ns ( 49.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 50.90 % ) " "Info: Total interconnect delay = 2.407 ns ( 50.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { irda_send_loop:inst|irda_send IrDA_Tx } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { irda_send_loop:inst|irda_send {} IrDA_Tx {} } { 0.000ns 2.407ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|irda_send } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|irda_send {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { irda_send_loop:inst|irda_send IrDA_Tx } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { irda_send_loop:inst|irda_send {} IrDA_Tx {} } { 0.000ns 2.407ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "irda_send_loop:inst\|cs.LEADER_9 SW\[0\] clk 1.181 ns register " "Info: th for register \"irda_send_loop:inst\|cs.LEADER_9\" (data pin = \"SW\[0\]\", clock pin = \"clk\") is 1.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.533 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 137 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 137; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 176 104 272 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.483 ns) + CELL(0.918 ns) 6.533 ns irda_send_loop:inst\|cs.LEADER_9 2 REG LC_X2_Y4_N4 10 " "Info: 2: + IC(4.483 ns) + CELL(0.918 ns) = 6.533 ns; Loc. = LC_X2_Y4_N4; Fanout = 10; REG Node = 'irda_send_loop:inst\|cs.LEADER_9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.401 ns" { clk irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.38 % ) " "Info: Total cell delay = 2.050 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.483 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.483 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|cs.LEADER_9 {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.573 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SW\[0\] 1 PIN PIN_73 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_73; Fanout = 5; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "IrDX_Send.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/IrDX_Send.bdf" { { 208 104 272 224 "SW\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.740 ns) 3.181 ns irda_send_loop:inst\|start~47 2 COMB LC_X7_Y4_N9 25 " "Info: 2: + IC(1.309 ns) + CELL(0.740 ns) = 3.181 ns; Loc. = LC_X7_Y4_N9; Fanout = 25; COMB Node = 'irda_send_loop:inst\|start~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { SW[0] irda_send_loop:inst|start~47 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(0.591 ns) 5.573 ns irda_send_loop:inst\|cs.LEADER_9 3 REG LC_X2_Y4_N4 10 " "Info: 3: + IC(1.801 ns) + CELL(0.591 ns) = 5.573 ns; Loc. = LC_X2_Y4_N4; Fanout = 10; REG Node = 'irda_send_loop:inst\|cs.LEADER_9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { irda_send_loop:inst|start~47 irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "irda_send_loop.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX17/IrDX_Send/irda_send_loop.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 44.20 % ) " "Info: Total cell delay = 2.463 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.110 ns ( 55.80 % ) " "Info: Total interconnect delay = 3.110 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { SW[0] irda_send_loop:inst|start~47 irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { SW[0] {} SW[0]~combout {} irda_send_loop:inst|start~47 {} irda_send_loop:inst|cs.LEADER_9 {} } { 0.000ns 0.000ns 1.309ns 1.801ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { clk irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { clk {} clk~combout {} irda_send_loop:inst|cs.LEADER_9 {} } { 0.000ns 0.000ns 4.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { SW[0] irda_send_loop:inst|start~47 irda_send_loop:inst|cs.LEADER_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { SW[0] {} SW[0]~combout {} irda_send_loop:inst|start~47 {} irda_send_loop:inst|cs.LEADER_9 {} } { 0.000ns 0.000ns 1.309ns 1.801ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:56:20 2011 " "Info: Processing ended: Mon Nov 28 08:56:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
