library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity add_4bit is 
	port(	a, b : in std_logic_vector(3 downto 0);
			output : out std_logic_vector(3 downto 0);
			in_restraint : in std_logic;
			out_restraint : out std_logic
			);
end add_4bit;

architecture behavioral of add_4bit is
	signal restraint1, restraint2, restraint3 : std_logic;
begin
	f1 : entity work.add_1bit(


