

================================================================
== Vivado HLS Report for 'dummy_proc_fe_1395'
================================================================
* Date:           Sat Aug  1 17:19:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  257|  257|  257|  257|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         1|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     30|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     42|
|Register         |        -|      -|      27|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      27|     72|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_99_p2       |     +    |      0|  0|  15|           9|           1|
    |exitcond_fu_93_p2  |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state2    |    or    |      0|  0|   2|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  30|          19|          12|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |i_reg_62    |   9|          2|    9|         18|
    |in_r_blk_n  |   9|          2|    1|          2|
    |xn1_blk_n   |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |  42|          9|   12|         25|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   2|   0|    2|          0|
    |i_reg_62            |   9|   0|    9|          0|
    |p_Result_s_reg_105  |  16|   0|   16|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  27|   0|   27|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_done       | out |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|ap_return     | out |   16| ap_ctrl_hs | dummy_proc_fe.1395 | return value |
|direction     |  in |    1|   ap_none  |      direction     |    scalar    |
|in_r_dout     |  in |   64|   ap_fifo  |        in_r        |    pointer   |
|in_r_empty_n  |  in |    1|   ap_fifo  |        in_r        |    pointer   |
|in_r_read     | out |    1|   ap_fifo  |        in_r        |    pointer   |
|xn1_din       | out |   64|   ap_fifo  |         xn1        |    pointer   |
|xn1_full_n    |  in |    1|   ap_fifo  |         xn1        |    pointer   |
|xn1_write     | out |    1|   ap_fifo  |         xn1        |    pointer   |
+--------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @xn1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%direction_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %direction)" [WienerDeblur.cpp:298]   --->   Operation 5 'read' 'direction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 -85, i1 %direction_read)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h:302->WienerDeblur.cpp:304]   --->   Operation 6 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i9.i32.i32(i16 undef, i9 %tmp_s, i32 0, i32 8)" [D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h:302->WienerDeblur.cpp:304]   --->   Operation 7 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %0" [WienerDeblur.cpp:305]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_2, %1 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %i, -256" [WienerDeblur.cpp:305]   --->   Operation 10 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i, 1" [WienerDeblur.cpp:305]   --->   Operation 12 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [WienerDeblur.cpp:305]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_r)" [WienerDeblur.cpp:306]   --->   Operation 14 'read' 'in_read' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @xn1, i64 %in_read)" [WienerDeblur.cpp:306]   --->   Operation 15 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %0" [WienerDeblur.cpp:305]   --->   Operation 16 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret i16 %p_Result_s" [WienerDeblur.cpp:307]   --->   Operation 17 'ret' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xn1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3     (specinterface    ) [ 000]
StgValue_4     (specinterface    ) [ 000]
direction_read (read             ) [ 000]
tmp_s          (bitconcatenate   ) [ 000]
p_Result_s     (partset          ) [ 001]
StgValue_8     (br               ) [ 011]
i              (phi              ) [ 001]
exitcond       (icmp             ) [ 001]
empty          (speclooptripcount) [ 000]
i_2            (add              ) [ 011]
StgValue_13    (br               ) [ 000]
in_read        (read             ) [ 000]
StgValue_15    (write            ) [ 000]
StgValue_16    (br               ) [ 011]
StgValue_17    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="direction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xn1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xn1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="direction_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="in_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="StgValue_15_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="0" index="2" bw="64" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/2 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="1"/>
<pin id="64" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_s_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="p_Result_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="0" index="3" bw="1" slack="0"/>
<pin id="86" dir="0" index="4" bw="5" slack="0"/>
<pin id="87" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="exitcond_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="0"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_Result_s_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="1"/>
<pin id="107" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_2_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="48" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="42" pin="2"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="73" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="97"><net_src comp="66" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="66" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="81" pin="5"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="99" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: xn1 | {2 }
 - Input state : 
	Port: dummy_proc_fe.1395 : direction | {1 }
	Port: dummy_proc_fe.1395 : in_r | {2 }
	Port: dummy_proc_fe.1395 : xn1 | {}
  - Chain level:
	State 1
		p_Result_s : 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         i_2_fu_99         |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |       exitcond_fu_93      |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | direction_read_read_fu_42 |    0    |    0    |
|          |     in_read_read_fu_48    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  StgValue_15_write_fu_54  |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_73        |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |      p_Result_s_fu_81     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    28   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_2_reg_112   |    9   |
|     i_reg_62     |    9   |
|p_Result_s_reg_105|   16   |
+------------------+--------+
|       Total      |   34   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   34   |    -   |
+-----------+--------+--------+
|   Total   |   34   |   28   |
+-----------+--------+--------+
