==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'readmemA' into 'readmem' (example.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'readmemB' into 'readmem' (example.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [XFORM 203-602] Inlining function 'readmemA' into 'readmem' (example.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'readmemB' into 'readmem' (example.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:78) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (example.cpp:41:6) to (example.cpp:40:29) in function 'readmem'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [HLS 200-472] Inferring partial write operation for 'tb' (example.cpp:68:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.067 seconds; current allocated memory: 105.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 105.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 105.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tb' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 105.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 105.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in1_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in2_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/out_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 106.241 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.18 MHz
INFO: [RTMG 210-285] Implementing FIFO 'req_strm_V_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'example_tb_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 178.027 ; gain = 87.520
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.974 seconds; peak allocated memory: 106.241 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemB' (example.cpp:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemA' (example.cpp:17).
INFO: [HLS 200-489] Unrolling loop 'B' (example.cpp:43) in function 'readmemB' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'A' (example.cpp:22) in function 'readmemA' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:83) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'readmem', detected/extracted 2 process function(s): 
	 'readmemA'
	 'readmemB'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (example.cpp:52:1) in function 'readmemB'... converting 21 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [HLS 200-472] Inferring partial write operation for 'tb' (example.cpp:73:9)
INFO: [HLS 200-634] Sharing stable array tb among processes readmemA and readmemB
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 178.762 ; gain = 89.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmemA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readmemA'.
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
WARNING: [SCHED 204-68] The II Violation in module 'readmemA' (Function: readmemA): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo read on port 'in_strm_V' (example.cpp:23) and fifo read on port 'in_strm_V' (example.cpp:23).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.198 seconds; current allocated memory: 125.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 126.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmemB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readmemB'.
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
WARNING: [SCHED 204-68] The II Violation in module 'readmemB' (Function: readmemB): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between fifo read on port 'req_strm_V' (example.cpp:44) and fifo read on port 'req_strm_V' (example.cpp:44).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 126.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 126.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 126.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 126.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 126.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tb' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 127.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmemA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmemA'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 127.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmemB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmemB'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 128.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_readmemB_U0' to 'start_for_readmembkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 128.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in1_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in2_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/out_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 129.133 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.64 MHz
INFO: [RTMG 210-285] Implementing FIFO 'req_strm_V_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readmembkb_U(start_for_readmembkb)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'example_tb_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 191.809 ; gain = 102.137
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 11.873 seconds; peak allocated memory: 129.133 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.617 ; gain = 89.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.617 ; gain = 89.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.617 ; gain = 89.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:82) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 178.617 ; gain = 89.500
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemB' (example.cpp:37).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readmemA' (example.cpp:17).
INFO: [HLS 200-489] Unrolling loop 'B' (example.cpp:43) in function 'readmemB' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'A' (example.cpp:22) in function 'readmemA' completely with a factor of 10.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:82) automatically.
ERROR: [XFORM 203-711] Array 'tb' failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'tb' has read operations in process function 'readmemA'.
WARNING: [XFORM 203-713] Argument 'tb' has read operations in process function 'readmemB'.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.333ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'example.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'readmemA' into 'readmem' (example.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'readmemB' into 'readmem' (example.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [XFORM 203-602] Inlining function 'readmemA' into 'readmem' (example.cpp:57) automatically.
INFO: [XFORM 203-602] Inlining function 'readmemB' into 'readmem' (example.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'writemem' into 'example' (example.cpp:78) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (example.cpp:41:6) to (example.cpp:40:29) in function 'readmem'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [HLS 200-472] Inferring partial write operation for 'tb' (example.cpp:68:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.66 seconds; current allocated memory: 105.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 105.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 105.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'tb' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 105.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 105.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in1_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/in2_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/out_strm_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 106.240 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.18 MHz
INFO: [RTMG 210-285] Implementing FIFO 'req_strm_V_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'example_tb_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 179.281 ; gain = 88.609
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-112] Total elapsed time: 8.455 seconds; peak allocated memory: 106.240 MB.
