#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 21 17:19:41 2025
# Process ID: 7312
# Current directory: C:/Users/ahmed/Documents/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18628 C:\Users\ahmed\Documents\project_5\project_5.xpr
# Log file: C:/Users/ahmed/Documents/project_5/vivado.log
# Journal file: C:/Users/ahmed/Documents/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmed/Documents/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.402 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v
update_compile_order -fileset sources_1
set_property top PPFwd [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v w ]
add_files C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v w ]
add_files -fileset sim_1 C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v
update_compile_order -fileset sim_1
set_property top PPFwd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top tbPPFwd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPFwd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPFwd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPFwd
INFO: [VRFC 10-2458] undeclared symbol immLeftShift, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:58]
WARNING: [VRFC 10-3248] data object 'IDEX_MemtoReg' is already declared [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:110]
WARNING: [VRFC 10-3703] second declaration of 'IDEX_MemtoReg' ignored [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:110]
INFO: [VRFC 10-2458] undeclared symbol ID_MemtoReg, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:114]
INFO: [VRFC 10-2458] undeclared symbol ID_RegWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:115]
INFO: [VRFC 10-2458] undeclared symbol ID_Branch, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:116]
INFO: [VRFC 10-2458] undeclared symbol ID_MemWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:117]
INFO: [VRFC 10-2458] undeclared symbol ID_MemRead, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:118]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUSrc, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUop, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:120]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcFwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPPFwd
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:154]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.pcFwd
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.IFID_Fwd
Compiling module xil_defaultlib.hazardDetection
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.IDEX_Fwd
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.mux_31
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.fwdUnit
Compiling module xil_defaultlib.EXMEM_Fwd
Compiling module xil_defaultlib.branchControl
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB_Fwd
Compiling module xil_defaultlib.PPFwd
Compiling module xil_defaultlib.tbPPFwd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPFwd_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim/xsim.dir/tbPPFwd_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 21 22:14:03 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPFwd_behav -key {Behavioral:sim_1:Functional:tbPPFwd} -tclbatch {tbPPFwd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPFwd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPFwd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPFwd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPFwd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPFwd
INFO: [VRFC 10-2458] undeclared symbol immLeftShift, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:59]
WARNING: [VRFC 10-3248] data object 'IDEX_MemtoReg' is already declared [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
WARNING: [VRFC 10-3703] second declaration of 'IDEX_MemtoReg' ignored [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_MemtoReg, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:115]
INFO: [VRFC 10-2458] undeclared symbol ID_RegWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:116]
INFO: [VRFC 10-2458] undeclared symbol ID_Branch, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:117]
INFO: [VRFC 10-2458] undeclared symbol ID_MemWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:118]
INFO: [VRFC 10-2458] undeclared symbol ID_MemRead, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUSrc, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:120]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUop, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcFwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPPFwd
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.pcFwd
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.IFID_Fwd
Compiling module xil_defaultlib.hazardDetection
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.IDEX_Fwd
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.mux_31
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.fwdUnit
Compiling module xil_defaultlib.EXMEM_Fwd
Compiling module xil_defaultlib.branchControl
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB_Fwd
Compiling module xil_defaultlib.PPFwd
Compiling module xil_defaultlib.tbPPFwd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPFwd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPFwd_behav -key {Behavioral:sim_1:Functional:tbPPFwd} -tclbatch {tbPPFwd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPFwd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPFwd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.402 ; gain = 0.000
add_bp {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} 16
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 65 ns : File "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" Line 16
run all
Stopped at time : 115 ns : File "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" Line 16
run all
Stopped at time : 225 ns : File "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" Line 16
add_bp {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} 26
add_bp {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} 30
remove_bps -file {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} -line 30
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\MEMWB_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\controlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\regFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\EXMEM_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\branchControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrParse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IFID_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_21.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_31.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\alu64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\pcFwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\fwdUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\MEMWB_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\controlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\regFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\EXMEM_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\branchControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrParse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IFID_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_21.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_31.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\alu64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\pcFwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\fwdUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\MEMWB_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\controlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\regFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\EXMEM_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\branchControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrParse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IFID_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_21.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_31.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\alu64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\pcFwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\fwdUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\MEMWB_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\controlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\regFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\EXMEM_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\branchControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrParse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IFID_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_21.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_31.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\alu64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\pcFwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\fwdUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\MEMWB_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\controlUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\regFile.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\EXMEM_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\branchControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\instrParse.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IFID_Fwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_21.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\mux_31.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\dataMem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\alu64.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\pcFwd.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\fwdUnit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\hazardDetection.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\addr.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\aluControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\immGen.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\ahmed\Documents\project_5\project_5.srcs\sources_1\new\IDEX_Fwd.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPFwd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPFwd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPFwd
INFO: [VRFC 10-2458] undeclared symbol immLeftShift, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:59]
WARNING: [VRFC 10-3248] data object 'IDEX_MemtoReg' is already declared [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
WARNING: [VRFC 10-3703] second declaration of 'IDEX_MemtoReg' ignored [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_MemtoReg, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:115]
INFO: [VRFC 10-2458] undeclared symbol ID_RegWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:116]
INFO: [VRFC 10-2458] undeclared symbol ID_Branch, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:117]
INFO: [VRFC 10-2458] undeclared symbol ID_MemWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:118]
INFO: [VRFC 10-2458] undeclared symbol ID_MemRead, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUSrc, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:120]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUop, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcFwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPPFwd
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.pcFwd
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.IFID_Fwd
Compiling module xil_defaultlib.hazardDetection
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.IDEX_Fwd
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.mux_31
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.fwdUnit
Compiling module xil_defaultlib.EXMEM_Fwd
Compiling module xil_defaultlib.branchControl
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB_Fwd
Compiling module xil_defaultlib.PPFwd
Compiling module xil_defaultlib.tbPPFwd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPFwd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPFwd_behav -key {Behavioral:sim_1:Functional:tbPPFwd} -tclbatch {tbPPFwd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPFwd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPFwd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.996 ; gain = 0.000
remove_bps -file {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} -line 16
remove_bps -file {C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v} -line 26
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPFwd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPFwd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPFwd
INFO: [VRFC 10-2458] undeclared symbol immLeftShift, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:59]
WARNING: [VRFC 10-3248] data object 'IDEX_MemtoReg' is already declared [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
WARNING: [VRFC 10-3703] second declaration of 'IDEX_MemtoReg' ignored [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_MemtoReg, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:115]
INFO: [VRFC 10-2458] undeclared symbol ID_RegWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:116]
INFO: [VRFC 10-2458] undeclared symbol ID_Branch, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:117]
INFO: [VRFC 10-2458] undeclared symbol ID_MemWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:118]
INFO: [VRFC 10-2458] undeclared symbol ID_MemRead, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUSrc, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:120]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUop, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcFwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPPFwd
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.pcFwd
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.IFID_Fwd
Compiling module xil_defaultlib.hazardDetection
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.IDEX_Fwd
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.mux_31
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.fwdUnit
Compiling module xil_defaultlib.EXMEM_Fwd
Compiling module xil_defaultlib.branchControl
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB_Fwd
Compiling module xil_defaultlib.PPFwd
Compiling module xil_defaultlib.tbPPFwd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPFwd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPFwd_behav -key {Behavioral:sim_1:Functional:tbPPFwd} -tclbatch {tbPPFwd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPFwd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPFwd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPFwd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPFwd_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/EXMEM_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IDEX_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/IFID_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/MEMWB_Fwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Fwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPFwd
INFO: [VRFC 10-2458] undeclared symbol immLeftShift, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:59]
WARNING: [VRFC 10-3248] data object 'IDEX_MemtoReg' is already declared [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
WARNING: [VRFC 10-3703] second declaration of 'IDEX_MemtoReg' ignored [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:111]
INFO: [VRFC 10-2458] undeclared symbol ID_MemtoReg, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:115]
INFO: [VRFC 10-2458] undeclared symbol ID_RegWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:116]
INFO: [VRFC 10-2458] undeclared symbol ID_Branch, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:117]
INFO: [VRFC 10-2458] undeclared symbol ID_MemWrite, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:118]
INFO: [VRFC 10-2458] undeclared symbol ID_MemRead, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:119]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUSrc, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:120]
INFO: [VRFC 10-2458] undeclared symbol ID_ALUop, assumed default net type wire [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:121]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/fwdUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fwdUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/hazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_31
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/pcFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcFwd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/tbPPFwd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPPFwd
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPFwd_behav xil_defaultlib.tbPPFwd xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_op' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'b' [C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/PPFwd.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.pcFwd
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.IFID_Fwd
Compiling module xil_defaultlib.hazardDetection
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.IDEX_Fwd
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.mux_31
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.fwdUnit
Compiling module xil_defaultlib.EXMEM_Fwd
Compiling module xil_defaultlib.branchControl
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB_Fwd
Compiling module xil_defaultlib.PPFwd
Compiling module xil_defaultlib.tbPPFwd
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPFwd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPFwd_behav -key {Behavioral:sim_1:Functional:tbPPFwd} -tclbatch {tbPPFwd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPFwd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPFwd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.996 ; gain = 0.000
set_property top tbSingle [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim/simulate.log"
set_property top SCP [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim/xsim.dir/tbSingle_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 21 22:55:53 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbSingle' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbSingle_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/SCP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/alu64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/branchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/immGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/instrParse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrParse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/programCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed/Documents/project_5/project_5.srcs/sim_1/new/risc5tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbSingle
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbSingle_behav xil_defaultlib.tbSingle xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.SCP
Compiling module xil_defaultlib.tbSingle
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbSingle_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbSingle_behav -key {Behavioral:sim_1:Functional:tbSingle} -tclbatch {tbSingle.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbSingle.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbSingle_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1128.996 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tbPPNF [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top PPNF [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tbPPNF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tbPPNF_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
"xelab -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPNF_behav xil_defaultlib.tbPPNF xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPNF_behav xil_defaultlib.tbPPNF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMemPPNF
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFilePPNF
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.PPNF
Compiling module xil_defaultlib.tbPPNF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPNF_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ahmed/Documents/project_5/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tbPPNF_behav -key {Behavioral:sim_1:Functional:tbPPNF} -tclbatch {tbPPNF.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tbPPNF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tbPPNF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1131.191 ; gain = 2.195
