// Seed: 2301636628
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  reg id_5;
  generate
    logic [7:0] id_6;
    tri1 id_7;
  endgenerate
  always @(posedge 1) begin
    id_0 <= id_3 >> id_7;
    begin
      id_6[1] = 1;
    end
    id_5 <= 1'b0;
  end
  module_0();
endmodule
module module_2 (
    output logic id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  logic id_4,
    output tri   id_5,
    input  tri   id_6,
    output tri   id_7,
    output wor   id_8
);
  always id_0 <= id_4;
  id_10(
      .id_0(id_8), .id_1(id_5), .id_2((1)), .id_3(id_8), .id_4(), .id_5(1), .id_6(id_2 & 1)
  ); module_0();
  wire id_11;
  wire id_12;
endmodule
