library ieee ;

    use ieee.std_logic_1164.all ;

    use ieee.std_logic_arith.all;

    use ieee.std_logic_unsigned.all;



entity Generador is

    generic(

        N: integer := 250000

    );

    port (

    clk1 , rst : in std_logic;

    q: out std_logic


  ) ;

end Generador ; 



architecture behavioral of Generador is

    signal sq: std_logic:='0';

    signal counter: integer range 0 to N-1:=0;  

begin

    process (clk1) is

        begin

         if clk1'event and clk1 = '1' then
				if rst = '1' then

					counter <= 0;

					sq <= '0';

				elsif counter = N-1 then

                counter <= 0;

                sq <= not sq;

            else

                counter <= counter + 1;

            end if;

        end if;

    end process;

    q <= sq;

end behavioral ;
