[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of EPCQ16ASI8N production of INTEL from the text:EPCQ-A Serial Configuration Device\nDatasheet\nSubscribe\nSend FeedbackCF52014 | 2019.10.01\nLatest document on the web: PDF | HTML\nContents\n1. EPCQ-A Serial Configuration Device Datasheet............................................................... 4\n1.1. Supported Devices.................................................................................................4\n1.2. Features...............................................................................................................4\n1.3. Operating Conditions..............................................................................................5\n1.3.1. Absolute Maximum Ratings......................................................................... 5\n1.3.2. Recommended Operating Conditions............................................................ 5\n1.3.3. DC Operating Conditions.............................................................................6\n1.3.4. AC Measurement Conditions........................................................................6\n1.3.5. ICC Supply Current....................................................................................6\n1.3.6. Capacitance.............................................................................................. 7\n1.4. Pin Information..................................................................................................... 7\n1.4.1. Pin-Out Diagram for EPCQ4A, EPCQ16A and EPCQ32A Devices.........................7\n1.4.2. Pin-Out Diagram for EPCQ64A and EPCQ128A Devices....................................8\n1.4.3. EPCQ-A Device Pin Description.................................................................... 8\n1.5. Device Package and Ordering Code........................................................................ 10\n1.5.1. Package..................................................................................................10\n1.5.2. Ordering Code.........................................................................................10\n1.6. Memory Array Organization...................................................................................11\n1.6.1. Address Range for EPCQ4A........................................................................11\n1.6.2. Address Range for EPCQ16A......................................................................12\n1.6.3. Address Range for EPCQ32A......................................................................13\n1.6.4. Address Range for EPCQ64A......................................................................14\n1.6.5. Address Range for EPCQ128A.................................................................... 15\n1.7. Memory Operations..............................................................................................17\n1.7.1. Timing Requirements................................................................................17\n1.8. Status Register....................................................................................................17\n1.8.1. Read Status Operation..............................................................................18\n1.8.2. Write Status Operation............................................................................. 21\n1.9. Summary of Operation Codes................................................................................22\n1.9.1. Read Bytes Operation (03h)...................................................................... 22\n1.9.2. Fast Read Operation (0Bh)........................................................................ 23\n1.9.3. Extended Dual Input Fast Read Operation (BBh)...........................................24\n1.9.4. Extended Quad Input Fast Read Operation (EBh)..........................................24\n1.9.5. Read Device Identification Operation (9Fh)..................................................25\n1.9.6. Read Silicon Identification Operation (ABh)..................................................25\n1.9.7. Write Enable Operation (06h).................................................................... 26\n1.9.8. Write Disable Operation (04h)................................................................... 26\n1.9.9. Write Bytes Operation (02h)......................................................................27\n1.9.10. Quad Input Fast Write Bytes Operation (32h).............................................28\n1.9.11. Erase Bulk Operation (C7h)..................................................................... 28\n1.9.12. Erase Sector Operation (D8h).................................................................. 29\n1.9.13. Erase Subsector Operation (20h)..............................................................29\n1.9.14. Read SFDP Register Operation (5Ah).........................................................30\n1.10. Power Mode.......................................................................................................31\n1.11. Timing Information.............................................................................................31\n1.11.1. Write Operation Timing........................................................................... 31\n1.11.2. Read Operation Timing............................................................................33Contents\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n2\n1.12. Programming and Configuration File Support......................................................... 34\n1.13. Appendix: SFDP Register Definitions..................................................................... 34\n1.14. Document Revision History for the EPCQ-A Serial Configuration Device Datasheet.......37Contents\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n3\n1. EPCQ-A Serial Configuration Device Datasheet\nRelated Information\nAN822: Intel® Configuration Device Migration Guideline\n1.1. Supported Devices\nTable 1. Supported Intel EPCQ-A Devices\nDevice Memory Size\n(bits)On-Chip\nDecompression\nSupportISP\nSupportCascading\nSupportReprogrammable Recommended\nOperating Voltage\n(V)\nEPCQ4A 4,194,304 No Yes No Yes 3.3\nEPCQ16A 16,777,216 No Yes No Yes 3.3\nEPCQ32A 33,554,432 No Yes No Yes 3.3\nEPCQ64A 67,108,864 No Yes No Yes 3.3\nEPCQ128A 134,217,728 No Yes No Yes 3.3\n1.2. Features\nEPCQ-A devices offer the following features:\n• Serial or quad-serial FPGA configuration in devices that support active serial (AS)\nx1 or AS x4(1) configuration schemes\n• Low cost, low pin count, and non-volatile memory\n• 2.7-V to 3.6-V operation\n• Available in 8-pin small-outline integrated circuit (SOIC) package for EPCQ4A,\nEPCQ16A, and EPCQ32A devices\n• Available in 16-pin SOIC package for EPCQ64A and EPCQ128A devices\n• Reprogrammable memory more than 100,000 program-erase cycles\n• Write protection support for memory sectors using status register bits\n• Fast read, extended dual input fast read, and extended quad input fast read of the\nentire memory using a single operation code\n• Reprogrammable with an external microprocessor using the SRunner software\ndriver\n• In-system programming (ISP) support with the SRunner software driver\n(1)AS x4 is not applicable for EPCQ4A.CF52014 | 2019.10.01\nSend Feedback\nIntel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,\nQuartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or\nother countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in\naccordance with Intel's standard warranty, but reserves the right to make changes to any products and services\nat any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any\ninformation, product, or service described herein except as expressly agreed to in writing by Intel. Intel\ncustomers are advised to obtain the latest version of device specifications before relying on any published\ninformation and before placing orders for products or services.\n*Other names and brands may be claimed as the property of others.ISO\n9001:2015\nRegistered\n• ISP support with Intel® FPGA Download Cable II, Intel FPGA Download Cable, or\nIntel FPGA Ethernet Cable\n•By default, the memory array is erased and the bits are set to 1\n• More than 20-year data retention\n• Supports JEDEC standard Serial Flash Discoverable Parameter (SFDP)\n1.3. Operating Conditions\n1.3.1. Absolute Maximum Ratings\nTable 2. Absolute Maximum Ratings for EPCQ-A Devices\nSymbol Parameter Condition Min Max Unit\nVCC Supply voltage With respect to GND –0.6 4.6 V\nVIO Input or output voltage With respect to GND –0.6 VCC+0.4 V\nTSTG Storage temperature No bias –65 150 °C\nVIT Transient voltage on any pin < 20ns transient relative\nto GND–2.0 VCC+2.0 V\nPD Power dissipation EPCQ4A — 18 mW\nEPCQ16A, EPCQ32A, and\nEPCQ64A— 54 mW\nEPCQ128A — 72 mW\nIMAX DC V CC or GND current EPCQ4A — 5 mA\nEPCQ16A, EPCQ32A, and\nEPCQ64A— 15 mA\nEPCQ128A — 20 mA\n1.3.2. Recommended Operating Conditions\nTable 3. Recommended Operating Conditions for EPCQ-A Devices\nSymbol Parameter Condition Min Max Unit\nVCC Supply voltage(2)2.7 3.6 V\nTA Ambient temperature, Operating For industrial use -40 85 °C\nNote: For the junction temperature (T J), follow the T A specification.\n(2)VCC voltage during a Read operation can operate across the min and max range but should\nnot exceed ±10% of the programming (erase/write) voltage.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n5\n1.3.3. DC Operating Conditions\nTable 4. DC Operating Conditions for EPCQ-A Devices\nSymbol Parameter Condition Min Max Unit\nVIH High-level input voltage — 0.7 x V CC VCC + 0.4 V\nVIL Low-level input voltage — -0.5 0.3 x V CC V\nVOH High-level output voltage IOH = -100 µA VCC - 0.2 — V\nVOL Low-level output voltage for EPCQ4A IOL = 100 µA — 0.4 V\nLow-level output voltage for EPCQ16A,\nEPCQ32A, EPCQ64A, and EPCQ128A— 0.2 V\nII Input leakage current VI =VCC or GND -2 2 µA\nIOZ Tri-state output off-state current VO = V CC or GND -2 2 µA\nILR Input leakage 0≤/Reset <V CC — 12 µA\n/Reset = V CC — 1 µA\nRPR Pull-up resistance — 300 1000 kΩ\n1.3.4. AC Measurement Conditions\nTable 5. AC Measurement Conditions for EPCQ-A Devices\nSymbol Parameter Min Max Unit\nCL Load Capacitance — 30 pF\nTR, TF Input Rise and Fall Times — 5 ns\nVIN Input Pulse Voltages 0.1 V CC to 0.9 V CC V\nIN Input Timing Reference Voltages 0.3 V CC to 0.7 V CC V\nOut Output Timing Reference Voltages 0.5 V CC to 0.5 V CC V\nFigure 1. AC Measurement I/O Waveform\n0.9 V CC\n0.1 V CC0.5 V CCInput LevelsInput and Output\nTiming Reference Levels\n1.3.5. ICC Supply Current\nTable 6. ICC Supply Current AC Measurement\nSymbol Parameter Condition Min Max Unit\nICC0 VCC supply current for EPCQ4A,\nEPCQ16A, EPCQ32A, and EPCQ64AStandby 10 50 µA\nVCC supply current for EPCQ128A 10 60\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n6\nSymbol Parameter Condition Min Max Unit\nICC1 VCC supply current for EPCQ4A During active power mode 1 5 mA\nVCC supply current for EPCQ16A,\nEPCQ32A, and EPCQ64A1 15\nVCC supply current for EPCQ128A 1 20\n1.3.6. Capacitance\nTable 7. Capacitance for EPCQ-A Devices\nCapacitance is sample-tested only at T A = 25 °C and at V CC = 3.0 V.\nSymbol Parameter Condition Min Max Unit\nCIN Input pin capacitance VIN =0 V — 6 pF\nCOUT Output pin capacitance VOUT =0 V — 8 pF\n1.4. Pin Information\n1.4.1. Pin-Out Diagram for EPCQ4A, EPCQ16A and EPCQ32A Devices\nFigure 2. AS x1 and AS x4 Pin-Out Diagrams for EPCQ4A, EPCQ16A, and EPCQ32A\nDevices\nNote: EPCQ4A supports AS x1 only.\nnCS\nDATA1\nVCC\nGNDVCC\nVCC\nDCLK\nDATA01\n2\n3\n48\n7\n6\n5nCS\nDATA1\nDATA2\nGNDVCC\nDATA3\nDCLK\nDATA01\n2\n3\n48\n7\n6\n5AS x1 AS x41. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n7\n1.4.2. Pin-Out Diagram for EPCQ64A and EPCQ128A Devices\nFigure 3. AS x1 and AS x4 Pin-Out Diagrams for EPCQ64A and EPCQ128A Devices\nVCC\nVCC\nnRESET\nN.C\nN.C\nN.C\nnCS\nDATA1DCLK\nDATA0\nN.C.\nN.C\nN.C\nN.C\nGND\nVCC1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9DATA3\nVCC\nnRESET\nN.C\nN.C\nN.C\nnCS\nDATA1DCLK\nDATA0\nN.C.\nN.C\nN.C\nN.C\nGND\nDATA21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9AS x1 AS x4\nNotes:\nThere is an internal pull-up resistor for the dedicated nRESET pin. If the reset function is not needed,\nconnect this pin to Vcc or leave it unconnected.N.C pins must be left unconnected.\n1.4.3. EPCQ-A Device Pin Description\nTable 8. EPCQ-A Device Pin Description\nPin Name AS x1 Pin-Out\nDiagramAS x4 Pin-Out\nDiagramPin Type Description\nPin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackagePin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackage\nDATA0 5 15 5 15 I/O For AS x1 mode, use this pin as an input signal\npin to write or program the EPCQ-A device.\nDuring write or program operations, data are\nlatched at rising edges of the DCLK  signal. This\npin is equivalent to the ASDI  pin in EPCS devices.\nFor AS x4 mode, use this pin as an I/O signal pin.\nDuring write or program operations, this pin acts\nas an input pin that serially transfers data into\nthe EPCQ-A device. The data are latched at rising\nedges of the DCLK  signal. During read or\nconfiguration operations, this pin acts as an\noutput signal pin that serially transfers data out\nof the EPCQ-A device to the FPGA. The data is\nshifted out at falling edges of the DCLK  signal.\nDuring the quad input fast write bytes operation,\nthis pin acts as an input pin that serially transfers\ndata into the EPCQ-A device. The data is latched\nat rising edges of the DCLK  signal. During\nextended dual input fast read or extended quad\ninput fast read operations, this pin acts as an\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n8\nPin Name AS x1 Pin-Out\nDiagramAS x4 Pin-Out\nDiagramPin Type Description\nPin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackagePin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackage\noutput signal pin that serially transfers data out\nof the EPCQ-A device to the FPGA. The data is\nshifted out at falling edges of the DCLK  signal.\nDATA1 2 8 2 8 I/O For AS x1 and x4 modes, use this pin as an\noutput signal pin that serially transfers data out\nof the EPCQ-A device to the FPGA during read or\nconfiguration operations. The transition of the\nsignal is at falling edges of the DCLK  signal. This\npin is equivalent to the DATA  pin in EPCS devices.\nDuring the quad input fast write bytes operation,\nthis pin acts as an input signal pin that serially\ntransfers data into the EPCQ-A device. The data is\nlatched at rising edges of the DCLK  signal.\nDuring extended quad input fast read operations,\nthis pin acts as an output signal pin that serially\ntransfer data out of the EPCQ-A device to the\nFPGA. The data is shifted out at falling edges of\nthe DCLK  signal. During read, configuration, or\nprogram operations, you can enable the EPCQ-A\ndevice by pulling the nCS signal low.\nDATA2 — — 3 9 I/O For AS x1 mode, this pin must connect to V CC.\nFor AS x4 mode, use this pin as an output signal\nthat serially transfers data out of the EPCQ-A\ndevice to the FPGA during read or configuration\noperations. The transition of the signal is at\nfalling edges of the DCLK  signal.\nDuring the extended quad input fast read\noperation, this pin acts as an output signal pin\nthat serially transfers data out of the EPCQ-A\ndevice to the FPGA. The data is shifted out at\nfalling edges of the DCLK  signal.\nDATA3 — — 7 1 I/O For AS x1 mode, this pin must connect to V CC.\nFor AS x4 mode, use this pin as an output signal\nthat serially transfers data out of the EPCQ-A\ndevice to the FPGA during read or configuration\noperations. The transition of the signal is at\nfalling edges of the DCLK  signal.\nDuring the extended quad input fast read\noperation, this pin acts as an output signal pin\nthat serially transfers data out of the EPCQ-A\ndevice to the FPGA. The data is shifted out at\nfalling edges of the DCLK  signal.\nnCS 1 7 1 7 Input The active low nCS input signal toggles at the\nbeginning and end of a valid operation. When this\nsignal is high, the device is deselected and the\nDATA[3:0]  pins are tri-stated. When this signal\nis low, the device is enabled and is in active\nmode. After power up, the EPCQ-A device\nrequires a falling edge on the nCS signal before\nyou begin any operation.\nDCLK 6 16 6 16 Input The FPGA provides the DCLK  signal. This signal\nprovides the timing for the serial interface. The\ndata presented on the DATA[3:0]  pins are\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n9\nPin Name AS x1 Pin-Out\nDiagramAS x4 Pin-Out\nDiagramPin Type Description\nPin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackagePin\nNumber\nin 8-Pin\nSOIC\nPackagePin\nNumber\nin 16-Pin\nSOIC\nPackage\nlatched to the EPCQ-A device at rising edges of\nthe DCLK  signal. The data on the DATA[3:0]\npins change after the falling edge of the DCLK\nsignal and are latched in to the FPGA on the next\nfalling edge of the DCLK  signal.\nnRESET — 3 — 3 Input Dedicated hardware reset pin. When it’s driven\nlow for a minimum period of ~1μS, the EPCQ-A\ndevice will terminate any external or internal\noperations and return to its power-on state.\nThere is an internal pull-up resistor for the\ndedicated nRESET  pin on the SOIC-16 package. If\nthe reset function is not needed, you can connect\nit to V CC or leave it unconnected.\nVCC 8 2 8 2 Power Connect the power pins to a 3.3-V power supply.\nGND 4 10 4 10 Ground Ground pin.\n1.5. Device Package and Ordering Code\n1.5.1. Package\nThe EPCQ4A, EPCQ16A, and EPCQ32A devices are available in 8-pin SOIC packages.\nThe EPCQ64A and EPCQ128A devices are available in 16-pin SOIC packages.\n1.5.2. Ordering Code\nTable 9. EPCQ-A Device Ordering Codes\nDevice Ordering Code(3)\nEPCQ4A EPCQ4ASI8N\nEPCQ16A EPCQ16ASI8N\nEPCQ32A EPCQ32ASI8N\nEPCQ64A EPCQ64ASI16N\nEPCQ128A EPCQ128ASI16N\n(3)N indicates that the device is lead free.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n10\n1.6. Memory Array Organization\nTable 10. Supported Memory Array Organization in EPCQ-A Devices\nDetails EPCQ4A EPCQ16A EPCQ32A EPCQ64A EPCQ128A\nBytes 524,288 bytes\n[4 megabits\n(Mb)]2,097,152\nbytes [16 Mb]4,194,304\nbytes (32 Mb)8,388,608\nbytes (64 Mb)16,777,216\nbytes (128 Mb)\nNumber of sectors 8 32 64 128 256\nBytes per sector 65,536 bytes [512 kilobits (Kb)]\nTotal numbers of subsectors (4)128 512 1,024 2,048 4,096\nBytes per subsector 4,096 bytes (32 Kb)\nPages per sector 256\nTotal number of pages 2,048 8,192 16,384 32,768 65,536\nBytes per page 256 bytes\n1.6.1. Address Range for EPCQ4A\nTable 11. Address Range for Sectors 7..0 and Subsectors 127..0 in EPCQ4A Devices\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n7 127 7F000 7FFFF\n126 7E000 7EFFF\n.. .. ..\n114 72000 72FFF\n113 71000 71FFF\n112 70000 70FFF\n6 111 6F000 6FFFF\n110 6E000 6EFFF\n.. .. ..\n98 62000 62FFF\n97 61000 61FFF\n96 60000 60FFF\n1 31 1F000 1FFFF\n30 1E000 1EFFF\n.. .. ..\ncontinued...   \n(4)Every sector is further divided into 16 subsectors with 4 KB of memory. Therefore, there are\n128 (8 x 16) subsectors for the EPCQ4A device, 512 (32 x 16) subsectors for the EPCQ16A\ndevice, 1,024 (64 x 16) subsectors for the EPCQ32A device, 2,048 (128 x 16) subsectors for\nthe EPCQ64A device, and 4,096 (256 x 16) subsectors for the EPCQ128A device.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n11\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n18 12000 12FFF\n17 11000 11FFF\n16 10000 10FFF\n0 15 F000 FFFF\n14 E000 EFFF\n.. .. ..\n2 2000 2FFF\n1 1000 1FFF\n0 H'0000000 H'0000FFF\n1.6.2. Address Range for EPCQ16A\nTable 12. Address Range for Sectors 31..0 and Subsectors 511..0 in EPCQ16A Devices\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n31 511 1FF000 1FFFFF\n510 1FE000 1FEFFF\n. . .\n498 1F2000 1F2FFF\n497 1F1000 1F1FFF\n496 1F0000 1F0FFF\n30 495 1EF000 1EFFFF\n494 1EE000 1EEFFF\n. . .\n482 1E2000 1E2FFF\n481 1E1000 1E1FFF\n480 1E0000 1E0FFF\n1 31 1F000 1FFFF\n30 1E000 1EFFF\n. . .\n18 12000 12FFF\n17 11000 11FFF\n16 10000 10FFF\n0 15 F000 FFFF\n14 E000 EFFF\n. . .\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n12\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n2 2000 2FFF\n1 1000 1FFF\n0 H'0000000 H'0000FFF\n1.6.3. Address Range for EPCQ32A\nTable 13. Address Range for Sectors 63..0 and Subsectors 1023..0 in EPCQ32A Devices\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n63 1023 3FF000 3FFFFF\n1022 3FE000 3FEFFF\n. . .\n1010 3F2000 3F2FFF\n1009 3F1000 3F1FFF\n1008 3F0000 3F0FFF\n62 1007 3EF000 3EFFFF\n1006 3EE000 3EEFFF\n. . .\n994 3E2000 3E2FFF\n993 3E1000 3E1FFF\n992 3E0000 3E0FFF\n1 31 1F000 1FFFF\n30 1E000 1EFFF\n. . .\n18 12000 12FFF\n17 11000 11FFF\n16 10000 10FFF\n0 15 F000 FFFF\n14 E000 EFFF\n. . .\n2 2000 2FFF\n1 1000 1FFF\n0 H'0000000 H'0000FFF1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n13\n1.6.4. Address Range for EPCQ64A\nTable 14. Address Range for Sectors 127..0 and Subsectors 2047..0 in EPCQ64A\nDevices\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n127 2047 7FF000 7FFFFF\n2046 7FE000 7FEFFF\n. . .\n2034 7F2000 7F2FFF\n2033 7F1000 7F1FFF\n2032 7F0000 7F0FFF\n64 1039 40F000 40FFFF\n1038 40E000 40EFFF\n. . .\n1026 402000 402FFF\n1025 401000 401FFF\n1024 400000 400FFF\n63 1023 3FF000 3FFFFF\n1022 3FE000 3FEFFF\n. . .\n1010 3F2000 3F2FFF\n1009 3F1000 3F1FFF\n1008 3F0000 3F0FFF\n62 1007 3EF000 3EFFFF\n1006 3EE000 3EEFFF\n. . .\n994 3E2000 3E2FFF\n993 3E1000 3E1FFF\n992 3E0000 3E0FFF\n1 31 1F000 1FFFF\n30 1E000 1EFFF\n. . .\n18 12000 12FFF\n17 11000 11FFF\n16 10000 10FFF\n0 15 F000 FFFF\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n14\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n14 E000 EFFF\n. . .\n2 2000 2FFF\n1 1000 1FFF\n0 H'0000000 H'0000FFF\n1.6.5. Address Range for EPCQ128A\nTable 15. Address Range for Sectors 255..0 and Subsectors 4095..0 in EPCQ128A\nDevices\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n255 4095 FFF000 FFFFFF\n4094 FFE000 FFEFFF\n. . .\n4082 FF2000 FF2FFF\n4081 FF1000 FF1FFF\n4080 FF0000 FF0FFF\n254 4079 FEF000 FEFFFF\n4078 FEE000 FEEFFF\n. . .\n4066 FE2000 FE2FFF\n4065 FE1000 FE1FFF\n4064 FE0000 FE0FFF\n129 2079 81F000 81FFFF\n2078 81E000 81EFFF\n. . .\n2066 812000 812FFF\n2065 811000 811FFF\n2064 810000 810FFF\n128 2063 80F000 80FFFF\n2062 80E000 80EFFF\n. . .\n2050 802000 802FFF\n2049 801000 801FFF\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n15\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n2048 800000 800FFF\n127 2047 7FF000 7FFFFF\n2046 7FE000 7FEFFF\n. . .\n2034 7F2000 7F2FFF\n2033 7F1000 7F1FFF\n2032 7F0000 7F0FFF\n64 1039 40F000 40FFFF\n1038 40E000 40EFFF\n. . .\n1026 402000 402FFF\n1025 401000 401FFF\n1024 400000 400FFF\n63 1023 3FF000 3FFFFF\n1022 3FE000 3FEFFF\n. . .\n1010 3F2000 3F2FFF\n1009 3F1000 3F1FFF\n1008 3F0000 3F0FFF\n62 1007 3EF000 3EFFFF\n1006 3EE000 3EEFFF\n. . .\n994 3E2000 3E2FFF\n993 3E1000 3E1FFF\n992 3E0000 3E0FFF\n1 31 1F000 1FFFF\n30 1E000 1EFFF\n. . .\n18 12000 12FFF\n17 11000 11FFF\n16 10000 10FFF\n0 15 F000 FFFF\n14 E000 EFFF\n. . .\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n16\nSector Subsector Address Range (Byte Addresses in HEX)\nStart End\n2 2000 2FFF\n1 1000 1FFF\n0 H'0000000 H'0000FFF\n1.7. Memory Operations\nThis section describes the operations that you can use to access the memory in EPCQ-\nA devices. When performing the operation, addresses and data are shifted in and out\nof the device serially, with the MSB first.\n1.7.1. Timing Requirements\nWhen the active low chip select ( nCS) signal is driven low, shift in the operation code\ninto the EPCQ-A device using the DATA0  pin. Each operation code bit is latched into the\nEPCQ-A device at rising edges of the DCLK  signal.\nWhile executing an operation, shift in the desired operation code, followed by the\naddress or data bytes. See related information for more information about the address\nand data bytes. The device must drive the nCS pin high after the last bit of the\noperation sequence is shifted in.\nFor read operations, the data read is shifted out on the DATA[3:0]  pins. You can\ndrive the nCS pin high when any bit of the data is shifted out.\nFor write and erase operations, drive the nCS pin high at a byte boundary, that is in a\nmultiple of eight clock pulses. Otherwise, the operation is rejected and not executed.\nAll attempts to access the memory contents while a write or erase cycle is in progress\nare rejected, and the write or erase cycle continues unaffected.\n1.8. Status Register\nTable 16. Status Register Bits\nBit R/W Default\nValueName Value Description\n7 R/W 0(5)Reserved\n6 R/W 0(5)Reserved\n5 R/W 0 TB (Top/Bottom\nBit)• 1=Protected area starts from the bottom of\nthe memory array.\n• 0=Protected area starts from the top of the\nmemory array.Determine that the\nprotected area starts\nfrom the top or\nbottom of the memory\narray.\ncontinued...   \n(5)Do not program these bits to 1.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n17\nBit R/W Default\nValueName Value Description\n4 R/W 0 BP2(6)Table 17 on page 18 through Table 21 on page\n20 list the protected area with reference to\nthe block protect bits.Determine the area of\nthe memory protected\nfrom being written or\nerased unintentionally.3 R/W 0 BP1(6)\n2 R/W 0 BP0(6)\n1 R 0 WEL (Write\nEnable Latch\nBit)• 1=Allows the following operation to run:\n— Write Bytes\n— Write Status Register\n— Erase Bulk\n— Erase Sector\n• 0=Rejects the above mentioned operations.Allows or rejects\ncertain operation to\nrun.\n0 R 0 WIP (Write in\nProgress Bit)• 1=One of the following operation is in\nprogress:\n— Write Status Register\n— Write Bytes\n— Erase\n• 0=no write or erase cycle in progressIndicates if there is a\ncommand in progress.\n1.8.1. Read Status Operation\nThe status register can be read continuously and at anytime, including during a write\nor erase operations.\nFigure 4. Read Status Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15\n7 6 5 4 3 2 1 0 7 2 1 0 7 6 5 4 3Operation Code (05h)\nMSB MSBStatus Register Out Status Register Out\nHigh Impedance\nTable 17. Block Protection Bits in EPCQ4A\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\nx 0 0 0 None All sectors\n0 0 0 1 Sector 7 Sectors (0 to 6)\n0 0 1 0 Sectors (6 to 7) Sectors (0 to 5)\n0 0 1 1 Sectors (4 to 7) Sectors (0 to 3)\n1 0 0 1 Sector 0 Sectors (1 to 7)\ncontinued...   \n(6)The erase bulk and erase die operation is only available when all the block protect bits are set\nto 0. When any of the block protect bits are set to 1, the relevant area is protected from being\nwritten by a write bytes operation or erased by an erase sector operation.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n18\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n1 0 1 0 Sectors (0 to 1) Sectors (2 to 7)\n1 0 1 1 Sectors (0 to 3) Sectors (4 to 7)\nx 1 x x All sectors None\nTable 18. Block Protection Bits in EPCQ16A\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n0 0 0 0 None All sectors\n0 0 0 1 Sector 31 Sectors (0 to 30)\n0 0 1 0 Sectors (30 to 31) Sectors (0 to 29)\n0 0 1 1 Sectors (28 to 31) Sectors (0 to 27)\n0 1 0 0 Sectors (24 to 31) Sectors (0 to 23)\n0 1 0 1 Sectors (16 to 31) Sectors (0 to 15)\n0 1 1 0 All sectors None\n0 1 1 1 All sectors None\n1 0 0 0 None All sectors\n1 0 0 1 Sector 0 Sectors (1 to 31)\n1 0 1 0 Sectors (0 to 1) Sectors (2 to 31)\n1 0 1 1 Sectors (0 to 3) Sectors (4 to 31)\n1 1 0 0 Sectors (0 to 7) Sectors (8 to 31)\n1 1 0 1 Sectors (0 to 15) Sectors (16 to 31)\n1 1 1 0 All sectors None\n1 1 1 1 All sectors None\nTable 19. Block Protection Bits in EPCQ32A\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n0 0 0 0 None All sectors\n0 0 0 1 Sector 63 Sectors (0 to 62)\n0 0 1 0 Sectors (62 to 63) Sectors (0 to 61)\n0 0 1 1 Sectors (60 to 63) Sectors (0 to 59)\n0 1 0 0 Sectors (56 to 63) Sectors (0 to 55)\n0 1 0 1 Sectors (48 to 63) Sectors (0 to 47)\n0 1 1 0 Sectors (32 to 63) Sectors (0 to 31)\n0 1 1 1 All sectors None\n1 0 0 0 None All sectors\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n19\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n1 0 0 1 Sector 0 Sectors (1 to 63)\n1 0 1 0 Sectors (0 to 1) Sectors (2 to 63)\n1 0 1 1 Sectors (0 to 3) Sectors (4 to 63)\n1 1 0 0 Sectors (0 to 7) Sectors (8 to 63)\n1 1 0 1 Sectors (0 to 15) Sectors (16 to 63)\n1 1 1 0 Sectors (0 to 31) Sectors (32 to 63)\n1 1 1 1 All sectors None\nTable 20. Block Protection Bits in EPCQ64A\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n0 0 0 0 None All sectors\n0 0 0 1 Sectors (126 to 127) Sectors (0 to 125)\n0 0 1 0 Sectors (124 to 127) Sectors (0 to 123)\n0 0 1 1 Sectors (120 to 127) Sectors (0 to 119)\n0 1 0 0 Sectors (112 to 127) Sectors (0 to 111)\n0 1 0 1 Sectors (96 to 127) Sectors (0 to 95)\n0 1 1 0 Sectors (64 to 127) Sectors (0 to 63)\n0 1 1 1 All sectors None\n1 0 0 0 None All sectors\n1 0 0 1 Sectors (0 to 1) Sectors (2 to 127)\n1 0 1 0 Sectors (0 to 3) Sectors (4 to 127)\n1 0 1 1 Sectors (0 to 7) Sectors (8 to 127)\n1 1 0 0 Sectors (0 to 15) Sectors (16 to 127)\n1 1 0 1 Sectors (0 to 31) Sectors (32 to 127)\n1 1 1 0 Sectors (0 to 63) Sectors (64 to 127)\n1 1 1 1 All sectors None\nTable 21. Block Protection Bits in EPCQ128A\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n0 0 0 0 None All sectors\n0 0 0 1 Sectors (252 to 255) Sectors (0 to 251)\n0 0 1 0 Sectors (248 to 255) Sectors (0 to 247)\n0 0 1 1 Sectors (240 to 255) Sectors (0 to 239)\n0 1 0 0 Sectors (224 to 255) Sectors (0 to 223)\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n20\nStatus Register Content Memory Content\nTB Bit BP2 Bit BP1 Bit BP0 Bit Protected Area Unprotected Area\n0 1 0 1 Sectors (192 to 255) Sectors (0 to 191)\n0 1 1 0 Sectors (128 to 255) Sectors (0 to 127)\n0 1 1 1 All sectors None\n1 0 0 0 None All sectors\n1 0 0 1 Sectors (0 to 3) Sectors (4 to 255)\n1 0 1 0 Sectors (0 to 7) Sectors (8 to 255)\n1 0 1 1 Sectors (0 to 15) Sectors (16 to 255)\n1 1 0 0 Sectors (0 to 31) Sectors (32 to 255)\n1 1 0 1 Sectors (0 to 63) Sectors (64 to 255)\n1 1 1 0 Sectors (0 to 127) Sectors (128 to 255)\n1 1 1 1 All sectors None\n1.8.2. Write Status Operation\nThe write status operation does not affect the write enable latch and write in progress\nbits. You can use the write status operation to set the status register block protection\nand top or bottom bits. Therefore, you can implement this operation to protect certain\nmemory sectors. After setting the block protect bits, the protected memory sectors\nare treated as read-only memory. You must execute the write enable operation before\nthe write status operation.\nFigure 5. Write Status Operation Timing Diagram\nOperation Code (01h) Status Register\nDATA0nCS\nDCLK\nDATAHigh Impedance0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15\n0 1 2 3 4 5 6 7\nMSB\nImmediately after the nCS signal drives high, the device initiates the self-timed write\nstatus cycle. The self-timed write status cycle usually takes 10 ms for all EPCQ-A\ndevices and is guaranteed to be less than 15 ms. For details about t WS, refer to the\nrelated information below. You must account for this delay to ensure that the status\nregister is written with the desired block protect bits. Alternatively, you can check the\nwrite in progress bit in the status register by executing the read status operation while\nthe self-timed write status cycle is in progress. Write in progress bit is 1 during the\nself-timed write status cycle and 0 when it is complete.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n21\n1.9. Summary of Operation Codes\nOperation Operation Code(7)Address Bytes Dummy Clock\nCyclesData Bytes DCLK f MAX\n(MHz)\nRead status 05h 0 0 1 to infinite(8)100\nRead bytes 03h 3 0 1 to infinite(8)50\nRead device identification 9Fh 0 16 1 100\nRead silicon identification ABh 0 24 1 100\nFast read 0Bh 3 8 1 to infinite(8)100\nExtended dual input fast\nreadBBh 3 4 1 to infinite(8)100\nExtended quad input fast\nread (9)EBh 3 6 1 to infinite(8)100\nWrite enable 06h 0 0 0 100\nWrite disable 04h 0 0 0 100\nWrite status 01h 0 0 1 100\nWrite bytes 02h 3 0 1 to 256(10)100\nQuad input fast write\nbytes(9)32h 3 0 1 to 256(10)100\nErase bulk C7h 0 0 0 100\nErase sector D8h 3 0 0 100\nErase subsector 20h 3 0 0 100\nRead SFDP register(9)5Ah 3 8 1 to 256 100\n1.9.1. Read Bytes Operation (03h)\nWhen you execute the read bytes operation, you first drive the nCS pin low and shift\nin the read bytes operation code, followed by a 3-byte address ( A[23..0] ). Each\naddress bit must be latched in at rising edges of the DCLK  signal. After the address is\nlatched in, the memory contents of the specified address are shifted out serially on the\nDATA1  pin, beginning with the MSB. For reading Raw Programming Data File ( .rpd),\nthe content is shifted out serially beginning with the LSB. Each data bit is shifted out\nat falling edges of the DCLK  signal. The maximum DCLK  frequency during the read\nbytes operation is 50 MHz.\n(7)List MSB first and LSB last.\n(8)The status register or data is read out at least once and is continuously read out until the nCS\npin is driven high.\n(9)This operation is not applicable for EPCQ4A.\n(10)A write bytes operation requires at least one data byte. If more than 256 bytes are sent to the\ndevice, only the last 256 bytes are written to the memory.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n22\nFigure 6. Read Bytes Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA10 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39\nOperation Code (03h) 24-Bit Address\n23 22 21 3 2 1 0\n7 7 6 5 4 3 2 1 0MSB\nMSBHigh ImpedanceDATA Out 1 DATA Out 2\nThe first byte address can be at any location. The device automatically increases the\naddress to the next higher address after shifting out each byte of data. Therefore, the\ndevice can read the whole memory with a single read bytes operation. When the\ndevice reaches the highest address, the address counter restarts at 0x000000 ,\nallowing the memory contents to be read out indefinitely until the read bytes\noperation is terminated by driving the nCS signal high. If the read bytes operation is\nshifted in while a write or erase cycle is in progress, the operation is not executed and\ndoes not affect the write or erase cycle in progress.\n1.9.2. Fast Read Operation (0Bh)\nWhen you execute the fast read operation, you first shift in the fast read operation\ncode, followed by a 3-byte address (A[23..0]) , and 8 dummy clock cycles with each\nbit being latched-in at rising edges of the DCLK  signal. Then, the memory contents at\nthat address is shifted out on DATA1  with each bit being shifted out at a maximum\nfrequency of 100 MHz at falling edges of the DCLK  signal.\nFigure 7. Fast Read Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA1\nnCS\nDCLK\nDATA0\nDATA10 1 2 3 4 5 6 7 8 9 10 28 29 30 31\nOperation Code (0Bh)\n8 Dummy Clock Cycles24-Bit Address\nMSB\nMSB MSB MSBHigh Impedance23 22 21 3 2 1 0\nByte1 Byte 232 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47\n7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 77 6 5 4 3 2 1 0\nThe first byte address can be at any location. The device automatically increases the\naddress to the next higher address after shifting out each byte of data. Therefore, the\ndevice can read the whole memory with a single fast read operation. When the device\nreaches the highest address, the address counter restarts at 0x000000 , allowing the\nread sequence to continue indefinitely.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n23\nYou can terminate the fast read operation by driving the nCS signal high at any time\nduring data output. If the fast read operation is shifted in while an erase, program, or\nwrite cycle is in progress, the operation is not executed and does not affect the erase,\nprogram, or write cycle in progress.\n1.9.3. Extended Dual Input Fast Read Operation (BBh)\nThis operation is similar to the fast read operation except that the data and addresses\nare shifted in and out on the DATA0  and DATA1  pins.\nFigure 8. Extended Dual Input Fast Read Operation Timing Diagram\n1 0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20\n22 20 18 16 14 12 10 8 6 4 2 0\n23 21 19 17 15 13 11 9 7 5 3 1\n6 4 2 0 6 4 2 0 6 4 2 0 6 4 2 0 6\n7 5 3 1 7 5 3 1 7 5 3 1 7 5 3 1 725 24 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40Operation Code (BBh)\n4 Dummy Clock Cycles\nByte 1 Byte 2 Byte 3 Byte 4nCS\nDCLK\nDATA0\nDATA1\nnCS\nDCLK\nDATA0\nDATA124-Bit Address\nI/O switches from Input to Output\n1.9.4. Extended Quad Input Fast Read Operation (EBh)\nThis operation is similar to the extended dual input fast read operation except that the\ndata and addresses are shifted in and out on the DATA0 , DATA1 , DATA2 , and DATA3\npins.\nFigure 9. Extended Quad Input Fast Read Operation\n2 11121314 0\nDATA0DCLK\nOperating Code (EBh)1516 20 171819\n4 0 201612 8 422 21 23\n5 1 211713 9 DATA1High Impedance\nByte 15\n7 7 3 231915116 6 2 22181410 DATA2High Impedance\nHigh Impedance\nByte 26 Dummy Clock Cycles 24 Bit  Address DATA3I/O Switches from Input to Output1 3 6 4 5 7 10 8 9\n4 0 4 0\n5 1 5 1\n6 2 6 2\n7 3 7 3nCS1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n24\n1.9.5. Read Device Identification Operation (9Fh)\nThis operation reads the 8-bit device identification of the EPCQ-A device from the\nDATA1  output pin. If this operation is shifted in while an erase or write cycle is in\nprogress, the operation is not executed and does not affect the erase or write cycle in\nprogress.\nTable 22. EPCQ-A Device Identification\nEPCQ-A Device Device ID (Binary Value)\nEPCQ4A b'0001 0011\nEPCQ16A b'0001 0101\nEPCQ32A b'0001 0110\nEPCQ64A b'0001 0111\nEPCQ128A b'0001 1000\nThe 8-bit device identification of the EPCQ-A device is shifted out on the DATA1  pin at\nfalling edges of the DCLK  signal.\nFigure 10. Read Device Identification Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA10 1 2 3 4 5 6 7 8 9 10 20 21 23 24 25 26 27 28 29 30 31 32\nOperation Code (9Fh) Two Dummy Bytes\n15 14 13 3 2 1 0\n7 6 5 4 3 2 1 0MSB\nMSBHigh ImpedanceDevice ID\nDon’t Care\n1.9.6. Read Silicon Identification Operation (ABh)\nThis operation reads the 8-bit silicon ID of the EPCQ-A device from the DATA1  output\npin. If this operation is shifted in during an erase or write cycle, it is ignored and does\nnot affect the cycle that is in progress.\nNote: This operation is applicable to EPCQ4A, EPCQ16A and EPCQ64A devices only.\nThe device implements the read silicon ID operation by driving the nCS signal low and\nthen shifting in the read silicon ID operation code, followed by three dummy bytes on\nthe DATA0  pin. The 8-bit silicon ID of the EPCQ-A device is then shifted out on the\nDATA1  pin at falling edges of the DCLK  signal. The device can terminate the read\nsilicon ID operation by driving the nCS signal high after reading the silicon ID at least\none time. Sending additional clock cycles on DCLK  while nCS is driven low can cause\nthe silicon ID to be shifted out repeatedly.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n25\nTable 23. EPCQ-A Silicon Identification\nEPCQ-A Device Silicon ID (Binary Value)\nEPCQ4A b'0001 0010\nEPCQ16A b'0001 0100\nEPCQ64A b'0001 0110\nFigure 11. Read Silicon Identification Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA10 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38\nOperation Code (ABh) Three Dummy Bytes\n23 22 21 3 2 1 0\n7 6 5 4 3 2 1 0MSB\nMSBHigh ImpedanceSilicon ID\n1.9.7. Write Enable Operation (06h)\nWhen you enable the write enable operation, the write enable latch bit is set to 1 in\nthe status register. You must execute this operation before the write bytes, write\nstatus, erase bulk, erase sector, and quad input fast write bytes operations.\nFigure 12. Write Enable Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA[3:1]Operation Code (06h)\nHigh Impedance0 1 2 3 4 5 6 7\n1.9.8. Write Disable Operation (04h)\nThe write disable operation resets the write enable latch bit in the status register. To\nprevent the memory from being written unintentionally, the write enable latch bit is\nautomatically reset when implementing the write disable operation, and under the\nfollowing conditions:\n• Power up\n• Write bytes operation completion\n• Write status operation completion1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n26\n• Erase bulk operation completion\n• Erase sector operation completion\n• Quad input fast write bytes operation completion\nFigure 13. Write Disable Operation Timing Diagram\nOperation Code (04h)\nDATA0nCS\nDCLK\nDATA[3:1]High Impedance0 1 2 3 4 5 6 7\n1.9.9. Write Bytes Operation (02h)\nThis operation allows bytes to be written to the memory. You must execute the write\nenable operation before the write bytes operation. After the write bytes operation is\ncompleted, the write enable latch bit in the status register is set to 0.\nWhen you execute the write bytes operation, you shift in the write bytes operation\ncode, followed by a 3-byte address ( A[23..0] ) and at least one data byte on the\nDATA0  pin. If the eight LSBs ( A[7..0] ) are not all 0, all sent data that goes beyond\nthe end of the current page is not written into the next page. Instead, this data is\nwritten at the start address of the same page. You must ensure the nCS signal is set\nlow during the entire write bytes operation.\nFigure 14. Write Bytes Operation Timing Diagram\nDATA0Operation Code (02h) 24-Bit Address Data Byte 1 Data Byte 2 Data Byte 2560 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32nCS\nDCLK33 34 35 36 37 38 39 40 41 42 43 44 45 46 47\n3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 23 22 21 7 6 5 4 3 2 1 02072 2073 2074 2075 2076 2077 2078 2079\nMSB MSB MSB MSB\nIf more than 256 data bytes are shifted into the EPCQ-A device with a write bytes\noperation, the previously latched data is discarded and the last 256 bytes are written\nto the page. However, if less than 256 data bytes are shifted into the EPCQ-A device,\nthey are guaranteed to be written at the specified addresses and the other bytes of\nthe same page are not affected.\nThe device initiates a self-timed write cycle immediately after the nCS signal is driven\nhigh. For details about the self-timed write cycle time, refer to t WB in the related\ninformation below. You must account for this amount of delay before another page of\nmemory is written. Alternatively, you can check the write in progress bit in the status\nregister by executing the read status operation while the self-timed write cycle is in\nprogress. The write in progress bit is set to 1 during the self-timed write cycle and 0\nwhen it is complete.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n27\nNote: You must erase all the memory bytes of EPCQ-A devices before you implement the\nwrite bytes operation. You can erase all the memory bytes by executing the erase\nsector operation in a sector or the erase bulk operation throughout the entire memory\n1.9.10. Quad Input Fast Write Bytes Operation (32h)\nThis operation is similar to the write bytes operation except that the data are shifted\nin on the DATA0 , DATA1 , DATA2 , and DATA3  pins.\nFigure 15. Quad Input Fast Write Bytes Operation Timing Diagram\nDATA0\nDATA1nCS\nOperation Code (32h)\nHigh Impedance\nMSBDATA2\nDATA3High Impedance\nHigh ImpedanceData In2 1 3 910 0\nDCLK37 343536 30313233 39 38 40 42 41 43\nMSB MSB MSB MSB MSB24-bit Address Data In Data In\n2 1 3 4 5 644\n232221 0 4 1 0 4 0 4 0 4 0 4 4 0 0 4 0\n2 6 6 2 6 2 6 2 6 6 2 2 6 21 5 5 1 5 1 5 1 5 5 1 1 5 1\n3 7 7 3 7 3 7 3 7 7 3 3 7 37\nMSB4 6 5 7 8 45\n1.9.11. Erase Bulk Operation (C7h)\nThis operation sets all the memory bits to 1 or 0xFF . Similar to the write bytes\noperation, you must execute the write enable operation before the erase bulk\noperation.\nYou can implement the erase bulk operation by driving the nCS signal low and then\nshifting in the erase bulk operation code on the DATA0  pin. The nCS signal must be\ndriven high after the eighth bit of the erase bulk operation code has been latched in.\nFigure 16. Erase Bulk Operation Timing Diagram\nOperation Code (C7h)\nDATA0nCS\nDCLK0 1 2 3 4 5 6 7\nThe device initiates a self-timed erase bulk cycle immediately after the nCS signal is\ndriven high. For details about the self-timed erase bulk cycle time, refer to t EB in the\nrelated information below.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n28\nYou must account for this delay before accessing the memory contents. Alternatively,\nyou can check the write in progress bit in the status register by executing the read\nstatus operation while the self-timed erase cycle is in progress. The write in progress\nbit is set to 1 during the self-timed erase cycle and 0 when it is complete. The write\nenable latch bit in the status register is reset to 0 before the erase cycle is complete.\n1.9.12. Erase Sector Operation (D8h)\nThe erase sector operation allows you to erase a certain sector in the EPCQ-A device\nby setting all the bits inside the sector to 1 or 0xFF . This operation is useful if you\nwant to access the unused sectors as a general purpose memory in your applications.\nYou must execute the write enable operation before the erase sector operation.\nWhen you execute the erase sector operation, you must first shift in the erase sector\noperation code, followed by the 3-byte address ( A[23..0] ) of the chosen sector on\nthe DATA0  pin. The 3-byte address for the erase sector operation can be any address\ninside the specified sector. Drive the nCS signal high after the eighth bit of the erase\nsector operation code has been latched in.\nFigure 17. Erase Sector Operation Timing Diagram\nDATA0Operation Code (D8h) 24-Bit AddressnCS\nDCLK0 1 2 3 4 5 6 7 8 9 28 29 30 31\n3 2 1 0 23 22\nMSB\nThe device initiates a self-timed erase sector cycle immediately after the nCS signal is\ndriven high. For details about the self-timed erase sector cycle time, refer to t ES in the\nrelated information below. You must account for this amount of delay before another\npage of memory is written. Alternatively, you can check the write in progress bit in the\nstatus register by executing the read status operation while the self-timed erase cycle\nis in progress. The write in progress bit is set to 1 during the self-timed erase cycle\nand 0 when it is complete. The write enable latch bit in the status register is set to 0\nbefore the self-timed erase cycle is complete.\n1.9.13. Erase Subsector Operation (20h)\nThe erase subsector operation allows you to erase a certain subsector in the EPCQ-A\ndevice by setting all the bits inside the subsector to 1 or 0xFF . This operation is useful\nif you want to access the unused subsectors as a general purpose memory in your\napplications. You must execute the write enable operation before the erase subsector\noperation.\nWhen you execute the erase subsector operation, you must first shift in the erase\nsubsector operation code, followed by the 3-byte address ( A[23..0] ) of the chosen\nsubsector on the DATA0  pin. The 3-byte address for the erase subsector operation can\nbe any address inside the specified subsector. For details about the subsector address\nrange, refer to the related information below. Drive the nCS signal high after the\neighth bit of the erase subsector operation code has been latched in.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n29\nFigure 18. Erase Subsector Operation Timing Diagram\nDATA0Operation Code (20h) 24-Bit AddressnCS\nDCLK0 1 2 3 4 5 6 7 8 9 28 29 30 31\n3 2 1 0 23 22\nMSB\nThe device initiates a self-timed erase subsector cycle immediately after the nCS\nsignal is driven high. For details about the self-timed erase subsector cycle time, refer\nto related the information below. You must account for this amount of delay before\nanother page of memory is written. Alternatively, you can check the write in progress\nbit in the status register by executing the read status operation while the self-timed\nerase cycle is in progress. The write in progress bit is set to 1 during the self-timed\nerase cycle and 0 when it is complete. The write enable latch bit in the status register\nis set to 0 before the self-timed erase cycle is complete.\n1.9.14. Read SFDP Register Operation (5Ah)\nThe 256-byte SFDP register contains information about device configurations,\navailable operations and other features.\nThe Read SFDP Register operation is compatible with the JEDEC SFDP standard,\nJESD216A. For SFDP register values and descriptions, please refer to Appendix: SFDP\nRegister Definitions  on page 34.\nFigure 19. Read SFDP Register Operation Timing Diagram\nnCS\nDCLK\nDATA0\nDATA1\nnCS\nDCLK\nDATA0\nDATA10 1 2 3 4 5 6 7 8 9 10 28 29 30 31\nOperation Code (5Ah)\n8 Dummy Clock Cycles24-Bit Address\nMSB\nMSB MSB MSBHigh Impedance23 22 21 3 2 1 0\nByte 0 Byte 132 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47\n7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 77 6 5 4 3 2 1 01. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n30\nInitiate the Read SFDP operation by driving the nCS pin low and shifting the\noperations code followed by a 3-byte address into the DATA0  pin. The 3-byte address\ncontent:\n•A[23..8]  = 0\n•A[7..0]  = Defines the starting byte address for the 256-byte SFDP register\nEight dummy clock cycles are required before the SFDP register contents are shifted\nout on the falling edge of the 40th DCLK  with the most significant bit (MSB) first.\nRelated Information\nAppendix: SFDP Register Definitions  on page 34\n1.10. Power Mode\nEPCQ-A devices support active and standby power modes. When the nCS signal is low,\nthe device is enabled and is in active power mode. The FPGA is configured while the\nEPCQ-A device is in active power mode. When the nCS signal is high, the device is\ndisabled but remains in active power mode until all internal cycles are completed, such\nas write or erase operations. The EPCQ-A device then goes into standby power mode.\nThe I CC1 and I CC0 parameters list the V CC supply current when the device is in active\nand standby power modes.\n1.11. Timing Information\n1.11.1. Write Operation Timing\nFigure 20. Write Operation Timing Diagram\nDATA0nCS\nDCLK\nDATAtNCSH tNCSSU\ntDSU tDHtCL tCH\ntNCSSU2 tNCSH2tCSH\nBit n Bit n - 1 Bit 0\nHigh Impedance\nTable 24. Write Operation Parameters\nSymbol Parameter Min Typical Max Unit\nfWCLK Write clock frequency (from the FPGA,\ndownload cable, or embedded processor) for\nwrite enable, write disable, read status, read\ndevice identification, write bytes, erase bulk,\nand erase sector operations.— — 100 MHz\ntCH DCLK  high time for EPCQ4A. 4 — — ns\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n31\nSymbol Parameter Min Typical Max Unit\nDCLK  high time for EPCQ16A, EPCQ32A,\nEPCQ64A, and EPCQ128A.3.4\ntCL DCLK  low time for EPCQ4A. 4 — — ns\nDCLK  low time for EPCQ16A, EPCQ32A,\nEPCQ64A, and EPCQ128A.3.4\ntNCSSU Chip select ( nCS) active setup time for\nEPCQ4A.5 — — ns\nChip select ( nCS) active setup time for\nEPCQ16A, EPCQ32A, EPCQ64A, and EPCQ128A.3 — — ns\ntNCSH Chip select ( nCS) not active hold time for\nEPCQ4A.5 — — ns\nChip select ( nCS) not active hold time for\nEPCQ16A, EPCQ32A, EPCQ64A, and EPCQ128A.3 — — ns\ntNCSSU2 Chip select ( nCS) not active setup time for\nEPCQ4A.5 — — ns\nChip select ( nCS) not active setup time for\nEPCQ16A, EPCQ32A, EPCQ64A, and EPCQ128A.3 — — ns\ntNCSH2 Chip select ( nCS) active hold time for EPCQ4A. 5 — — ns\nChip select ( nCS) active hold time for\nEPCQ16A, EPCQ32A, EPCQ64A, and EPCQ128A.3 — — ns\ntDSU DATA[]  in setup time before the rising edge on\nDCLK2 — — ns\ntDH DATA[]  hold time after the rising edge on\nDCLK  for EPCQ4A.5 — — ns\nDATA[]  hold time after the rising edge on\nDCLK  for EPCQ16A, EPCQ32A, EPCQ64A, and\nEPCQ128A.3\ntCSH Chip select ( nCS) high time for EPCQ4A. 100 — — ns\nChip select ( nCS) high time for EPCQ16A,\nEPCQ32A, EPCQ64A, and EPCQ128A.10 or 50(11)\ntWB(12) (13)Write bytes cycle time for EPCQ4A. — 0.4 0.8 ms\nWrite bytes cycle time for EPCQ16A. 0.4 3\nWrite bytes cycle time for EPCQ32A and\nEPCQ128A.0.7 3\nWrite bytes cycle time for EPCQ64A. 0.8 3\ntWS(12)Write status cycle time — 10 15 ms\ntEB(12)Erase bulk cycle time for EPCQ4A — 1 4 s\nErase bulk cycle time for EPCQ16A 5 25\ncontinued...   \n(11)10 ns for read and 50 ns for write, erase or program.\n(12)The Write Operation Timing Diagram does not show these parameters.\n(13)The t WB parameter is for a complete page write operation.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n32\nSymbol Parameter Min Typical Max Unit\nErase bulk cycle time for EPCQ32A 10 50\nErase bulk cycle time for EPCQ64A 20 100\nErase bulk cycle time for EPCQ128A 40 200\ntES(12)Erase sector cycle time for EPCQ4A. — 150 1000 ms\nErase sector cycle time for EPCQ16A, EPCQ32A,\nEPCQ64A, and EPCQ128A.2000\ntESS (12)Erase subsector cycle time for EPCQ4A. — 30 300 ms\nErase subsector cycle time for EPCQ16A,\nEPCQ32A, EPCQ64A, and EPCQ128A.45 400\n1.11.2. Read Operation Timing\nFigure 21. Read Operation Timing Diagram\nDATA0nCS\nDCLK\nDATA\nAdd_Bit 0Bit N Bit N - 1 Bit 0tCH\ntCL tODIStCLQXtCLQV tCLQXtCLQV\nTable 25. Read Operation Parameters\nSymbol Parameter Min Max Unit\nfRCLK Read clock frequency (from the FPGA or embedded\nprocessor) for read bytes operations— 50 MHz\nFast read clock frequency (from the FPGA or\nembedded processor) for fast read bytes operation— 100 MHz\ntCH DCLK  high time for EPCQ4A. 4 or 6 (14)— ns\nDCLK  high time for EPCQ16A, EPCQ32A, EPCQ64A,\nand EPCQ128A.3.4 or 9(15)— ns\ntCL DCLK  low time for EPCQ4A. 4 or 6(14)— ns\nDCLK  low time for EPCQ16A, EPCQ32A, EPCQ64A, and\nEPCQ128A.3.4 or 9(15)ns\ntODIS Output disable time after read — 7 ns\ntCLQV Clock low to output valid for EPCQ4A. — 8 ns\ncontinued...   \n(14)4 ns for fast read and 6 ns for read.\n(15)3.4 ns for fast read and 9 ns for read.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n33\nSymbol Parameter Min Max Unit\nClock low to output valid for EPCQ16A, EPCQ32A,\nEPCQ64A, and EPCQ128A.— 6\ntCLQX Output hold time for EPCQ4A. 0 — ns\nOutput hold time for EPCQ16A, EPCQ32A, EPCQ64A,\nand EPCQ128A.1.5 —\n1.12. Programming and Configuration File Support\nThe Intel Quartus® Prime software provides programming support for EPCQ-A devices.\nWhen you select an EPCQ-A device, the Intel Quartus Prime software automatically\ngenerates the Programmer Object File ( .pof) to program the device. The software\nallows you to select the appropriate EPCQ-A device density that most efficiently stores\nthe configuration data for the selected FPGA.\nYou can program the EPCQ-A device in-system by an external microprocessor using\nthe SRunner software driver. The SRunner software driver is developed for embedded\nEPCQ-A device programming that you can customize to fit in different embedded\nsystems. The SRunner software driver reads .rpd files and writes to the EPCQ-A\ndevices. The programming time is comparable to the Intel Quartus Prime software\nprogramming time. Because the FPGA reads the LSB of the .rpd data first during the\nconfiguration process, the LSB of .rpd bytes must be shifted out first during the read\nbytes operation and shifted in first during the write bytes operation.\nWriting and reading the .rpd file to and from the EPCQ-A device is different from the\nother data and address bytes.\nDuring the ISP of an EPCQ-A device using the Intel FPGA download cables, the cable\npulls the nCONFIG  signal low to reset the FPGA and overrides the 10-kΩ pull-down\nresistor on the nCE pin of the FPGA. The download cable then uses the interface pins\ndepending on the selected AS mode to program the EPCQ-A device. When\nprogramming is complete, the download cable releases the interface pins of the EPCQ-\nA device and the nCE pin of the FPGA and pulses the nCONFIG  signal to start the\nconfiguration process.\nThe FPGA can program the EPCQ-A device in-system using the JTAG interface with the\nserial flash loader (SFL). This solution allows you to indirectly program the EPCQ-A\ndevice using the same JTAG interface that is used to configure the FPGA.\nRelated Information\nUsing the Intel FPGA Serial Flash Loader IP Core with the Intel Quartus Prime\nSoftware\n1.13. Appendix: SFDP Register Definitions\nAddress EPCQ16A EPCQ32A EPCQ64A EPCQ128A\n00H 53h 53h 53h 53h\n01H 46h 46h 46h 46h\n02H 44h 44h 44h 44h\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n34\nAddress EPCQ16A EPCQ32A EPCQ64A EPCQ128A\n03H 50h 50h 50h 50h\n04H 05h 05h 05h 05h\n05H 01h 01h 01h 01h\n06H 00h 00h 00h 00h\n07H FFh FFh FFh FFh\n08H 00h 00h 00h 00h\n09H 05h 05h 05h 05h\n0AH 01h 01h 01h 01h\n0BH 10h 10h 10h 10h\n0CH 80h 80h 80h 80h\n0DH 00h 00h 00h 00h\n0EH 00h 00h 00h 00h\n0FH FFh FFh FFh FFh\n10H … 7FH FFh FFh FFh FFh\n80H E5h E5h E5h E5h\n81H 20H 20H 20H 20h\n82H F9h F9h F9h F9h\n83H FFh FFh FFh FFh\n84H FFh FFh FFh FFh\n85H FFh FFh FFh FFh\n86H FFh FFh FFh FFh\n87H 00h 01h 03h 07h\n88H 44h 44h 44h 44h\n89H EBh EBh EBh EBh\n8AH 08H 08H 08H 08H\n8BH 6Bh 6Bh 6Bh 6Bh\n8CH 08h 08h 08h 08h\n8DH 3Bh 3Bh 3Bh 3Bh\n8EH 42h 42h 42h 42h\n8FH BBh BBh BBh BBh\n90H FEh FEh FEh FEh\n91H FFh FFh FFh FFh\n92H FFh FFh FFh FFh\n93H FFh FFh FFh FFh\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n35\nAddress EPCQ16A EPCQ32A EPCQ64A EPCQ128A\n94H FFh FFh FFh FFh\n95H FFh FFh FFh FFh\n96H 00h 00h 00h 00h\n97H 00h 00h 00h 00h\n98H FFh FFh FFh FFh\n99H FFh FFh FFh FFh\n9AH 40h 40h 40h 40h\n9BH EBh EBh EBh EBh\n9CH 0Ch 0Ch 0Ch 0Ch\n9DH 20h 20h 20h 20h\n9EH 0Fh 0Fh 0Fh 0Fh\n9FH 52h 52h 52h 52h\nA0H 10h 10h 10h 10h\nA1H D8h D8h D8h D8h\nA2H 00h 00h 00h 00h\nA3H 00h 00h 00h 00h\nA4H 36h 36h 36h 36h\nA5H 02h 02h 02h 02h\nA6H A6h A6h A6h A6h\nA7H 00h 00h 00h 00h\nA8H 82h 82h 82h 82h\nA9H EAh EAh EAh EAh\nAAH 14h 14h 14h 14h\nABH B3h C2h C4h C9h\nACH E9h E9h E9h E9h\nADH 63h 63h 63h 63h\nAEH 76h 76h 76h 76h\nAFH 33h 33h 33h 33h\nB0H 7Ah 7Ah 7Ah 7Ah\nB1H 75h 75h 75h 75h\nB2H 7Ah 7Ah 7Ah 7Ah\nB3H 75h 75h 75h 75h\nB4H F7h F7h F7h F7h\nB5H A2h A2h A2h A2h\ncontinued...   1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n36\nAddress EPCQ16A EPCQ32A EPCQ64A EPCQ128A\nB6H D5h D5h D5h D5h\nB7H 5Ch 5Ch 5Ch 5Ch\nB8H 19h 19h 19h 19h\nB9H F7h F7h F7h F7h\nBAH 4Dh 4Dh 4Dh 4Dh\nBBH FFh FFh FFh FFh\nBCH E9h E9h E9h E9h\nBDH 30h 30h 30h 30h\nBEH F8h F8h F8h F8h\nBFH 80h 80h 80h 80h\nRelated Information\nRead SFDP Register Operation (5Ah)  on page 30\n1.14. Document Revision History for the EPCQ-A Serial\nConfiguration Device Datasheet\nDocument\nVersionChanges\n2019.10.01 • Added the V IT, PD, and I MAX parameters in the Absolute Maximum Ratings for EPCQ-A Devices  table.\n• Added the I LR and R PR parameters in the DC Operating Conditions for EPCQ-A Devices  table.\n• Added a note regarding the junction temperature (T J) in the Recommended Operating Conditions\nsection.\n• Updated the V IO parameter in the Absolute Maximum Ratings for EPCQ-A Devices  table.\n• Editorial update—changing the term dummy cycle to dummy clock cycle.\n2019.05.17 Updated the dummy cycles for the read device identification and read silicon identification operations in\nthe Summary of Operation Codes  table.\n2019.03.18 Updated the note 4 in the Supported Memory Array Organization in EPCQ-A Devices  table.\n2019.01.09 • Added t NCSSU2  and t NCSH2 parameters in the Write Operation Parameters  table.\n• Updated the t NCSSU  and t NCSH values in the Write Operation Parameters  table.\n• Updated the Write Operation Timing Diagram .\n2018.10.04 Updated the DCLK value in the Extended Dual Input Fast Read Operation Timing Diagram .\n2018.04.11 • Updated EPCQA instances to EPCQ-A.\n• Added SFDP register operation code, description, timing diagram, and register definitions.\n• Added a note stating that t WB is the time for a complete page write in Write Operation Parameters .\n• Removed a note in Summary of Operation Codes  table stating that Read silicon identification\ncommand is not applicable to EPCQ32A and EPCQ128A.\n2018.03.13 • Removed I MAX and T AMB parameters from the Absolute Maximum Ratings for EPCQ-A Devices  table.\n2018.02.15 • Added I MAX and T AMB parameters in the Absolute Maximum Ratings for EPCQ-A Devices  table.\n• Added data retention feature information.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nSend FeedbackEPCQ-A Serial Configuration Device Datasheet\n37\nDate Version Changes\nDecember 2017 2017.12.15 • Updated maximum t ODIS in the Read Operation\nParameters  table.\n• Removed t nCLK2D  from Read Operation Parameters  table.\nAugust 2017 2017.08.02 • Updated ordering code number.\n• Added link to AN822: Configuration Device Migration\nGuideline.\n• Updated Extended Quad Input Fast Read and Quad Input\nFast Write operations timing diagram.\nJuly 2017 2017.07.28 Initial release.1. EPCQ-A Serial Configuration Device Datasheet\nCF52014 | 2019.10.01\nEPCQ-A Serial Configuration Device DatasheetSend Feedback\n38\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Intel:   \n\xa0 EPCQ4ASI8N\xa0 EPCQ16ASI8N\xa0 EPCQ32ASI8N\n"}]
!==============================================================================!
### Component Summary: EPCQ16ASI8N (Intel EPCQ-A Serial Configuration Device)

#### Key Specifications:
- **Voltage Ratings:**
  - Recommended Operating Voltage: 3.3 V
  - Supply Voltage Range: 2.7 V to 3.6 V
  - Absolute Maximum Supply Voltage: -0.6 V to 4.6 V

- **Current Ratings:**
  - Supply Current (Standby): 10 µA to 50 µA
  - Supply Current (Active Mode): 1 mA to 15 mA

- **Power Consumption:**
  - Power Dissipation: 54 mW

- **Operating Temperature Range:**
  - Ambient Operating Temperature: -40 °C to 85 °C

- **Package Type:**
  - 8-pin Small Outline Integrated Circuit (SOIC)

- **Special Features:**
  - Non-volatile memory with more than 100,000 program-erase cycles.
  - Supports in-system programming (ISP).
  - Write protection for memory sectors.
  - Fast read and write operations with various modes (e.g., Quad Input Fast Read).
  - Supports JEDEC standard Serial Flash Discoverable Parameter (SFDP).

- **Moisture Sensitive Level:**
  - Level 1 per JEDEC J-STD-020E.

#### Description:
The **EPCQ16ASI8N** is a serial configuration device from Intel's EPCQ-A family, designed primarily for FPGA configuration. It features a non-volatile memory architecture that allows for efficient storage and retrieval of configuration data. The device supports both serial and quad-serial configuration schemes, making it versatile for various applications.

#### Typical Applications:
- **FPGA Configuration:** The primary function of the EPCQ16ASI8N is to store configuration data for FPGAs, enabling them to be programmed and reconfigured as needed.
- **Embedded Systems:** It is commonly used in embedded systems where low power consumption and compact size are critical.
- **Data Storage:** The device can also be utilized for general-purpose data storage in applications requiring non-volatile memory.
- **In-System Programming:** The EPCQ16ASI8N supports in-system programming, allowing for updates and changes to the configuration without needing to remove the device from the circuit.

This component is ideal for applications in telecommunications, automotive, industrial automation, and consumer electronics where reliable and efficient configuration storage is essential.