# Tue Oct 11 20:04:36 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: IA4

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 134MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis

@N: MF104 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":7141:7:7141:21|Found compile point of type hard on View view:work.miv_rv32_expipe_Z77(verilog) 
@N: MF104 :"c:\libero_projects\pf_mi_v_tut\component\work\miv_rv32_c1\miv_rv32_c1.v":70:7:70:17|Found compile point of type hard on View view:work.MIV_RV32_C1(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.MIV_RV32_C1(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 184MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Begin compile point sub-process log

@N: MF106 :"c:\libero_projects\pf_mi_v_tut\component\work\miv_rv32_c1\miv_rv32_c1.v":70:7:70:17|Mapping Compile point view:work.MIV_RV32_C1(verilog) because 
		 Mapper or mapping options changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FA239 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|Found ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)

@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 32 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 16 bits.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[2] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[3] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[7] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[8] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[4] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[5] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[4] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[5] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[7] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[8] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[2] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[3] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram2_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z77(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') u_csr_privarch_0.gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_expipe_Z77(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":10369:64:10369:92|Found 32 by 32 bit equality operator ('==') u_exu_0.un185_exu_alu_result (in view: work.miv_rv32_expipe_Z77(verilog))
Encoding state machine gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[15:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[40:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s(verilog)) is 2 words by 41 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[33:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s(verilog)) is 2 words by 34 bits.
Encoding state machine debug_state[5:0] (in view: work.miv_rv32_opsrv_debug_du(verilog))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12180:0:12180:8|Found counter in view:work.miv_rv32_opsrv_debug_sba(verilog) instance counter[7:0] 
Encoding state machine gen_apb_byte_shim\.apb_st[5:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_0(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine cpu_d_wr_rd_state[2:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: FX106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|Using block RAM for single-port RAM
@W: FX107 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|RAM tcm_ram\.u_ram_0.mem[31:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine hipri_req_ptr[6:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog))
original code -> new code
   001 -> 0000001
   010 -> 0000010
   011 -> 0000100
   100 -> 0001000
   101 -> 0010000
   110 -> 0100000
   111 -> 1000000
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit hipri_req_ptr[6] (in view view:work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit hipri_req_ptr[4] (in view view:work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Register bit hipri_req_ptr[2] (in view view:work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l0\.un9_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l1\.un22_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
Encoding state machine hipri_req_ptr[2:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5362:6:5362:11|Found counter in view:work.miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 211MB peak: 211MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 241MB peak: 241MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem_fifoMem_ram0_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem_fifoMem_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem_fifoMem_ram1_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem_fifoMem_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_apb_mstr\.u_apb_master_0.u_apb_mstr_req_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.hipri_req_ptr[1] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.gen_buff_loop\[0\]\.buff_data\[0\][2] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.gen_buff_loop\[1\]\.buff_data\[1\][2] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2533:2:2533:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.output_buff_data[2] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[1\]\.buff_data\[1\][36] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[1\]\.buff_data\[1\][37] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[1\]\.buff_data\[1\][38] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[0\]\.buff_data\[0\][36] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[0\]\.buff_data\[0\][37] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop\[0\]\.buff_data\[0\][38] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2533:2:2533:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.output_buff_data[36] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2533:2:2533:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.output_buff_data[37] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2533:2:2533:7|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.output_buff_data[38] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 243MB peak: 263MB)

@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop[0].buff_data[0][39] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop[0].buff_data[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop[1].buff_data[1][39] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr.u_opsrv_axi_mstr_0.u_axi_wchan.u_waddr_buffer.u_req_buffer.gen_buff_loop[1].buff_data[1][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 246MB peak: 263MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 284MB peak: 284MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 284MB peak: 284MB)

@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12732:12:12732:20|Removing sequential instance MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.MIV_RV32_C1(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 284MB peak: 284MB)


Finished technology mapping (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 305MB peak: 338MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:46s		   -26.70ns		6496 /      2665
   2		0h:00m:46s		   -26.70ns		6375 /      2665
   3		0h:00m:46s		   -26.70ns		6375 /      2665
   4		0h:00m:47s		   -26.70ns		6373 /      2665
   5		0h:00m:47s		   -26.70ns		6373 /      2665
@N: FX271 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|Replicating instance MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.N_654_i (in view: work.MIV_RV32_C1(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:51s		   -26.48ns		6398 /      2665
   7		0h:00m:51s		   -26.48ns		6404 /      2665
   8		0h:00m:52s		   -26.48ns		6406 /      2665
   9		0h:00m:53s		   -26.48ns		6410 /      2665
  10		0h:00m:54s		   -26.48ns		6412 /      2665


  11		0h:00m:54s		   -26.48ns		6414 /      2665

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:56s; Memory used current: 311MB peak: 338MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 313MB peak: 338MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 with period 12.00ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z14|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.N_2.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Oct 11 20:05:33 2022
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Libero_Projects\PF_Mi_V_Tut\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -26.878

                                         Requested     Estimated     Requested     Estimated                 Clock                          Clock                
Starting Clock                           Frequency     Frequency     Period        Period        Slack       Type                           Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0        83.3 MHz      66.2 MHz      12.000        15.101        -3.101      generated (from REF_CLK_0)     default_clkgroup     
COREJTAGDEBUG_Z14|N_2_inferred_clock     100.0 MHz     132.7 MHz     10.000        7.535         1.232       inferred                       Inferred_clkgroup_0_8
DDR3_0_0/CCC_0/pll_inst_0/OUT0           666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_0/CCC_0/pll_inst_0/OUT1           166.7 MHz     NA            6.000         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_0/CCC_0/pll_inst_0/OUT2           666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
DDR3_0_0/CCC_0/pll_inst_0/OUT3           666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup     
REF_CLK_0                                50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup     
System                                   100.0 MHz     27.1 MHz      10.000        36.878        -26.878     system                         system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack    |  constraint  slack  |  constraint  slack    |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                COREJTAGDEBUG_Z14|N_2_inferred_clock  |  10.000      -26.878  |  No paths    -      |  10.000      -26.878  |  No paths    -    
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     |  12.000      -3.101   |  No paths    -      |  No paths    -        |  No paths    -    
CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     COREJTAGDEBUG_Z14|N_2_inferred_clock  |  Diff grp    -        |  No paths    -      |  Diff grp    -        |  No paths    -    
COREJTAGDEBUG_Z14|N_2_inferred_clock  CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     |  Diff grp    -        |  No paths    -      |  No paths    -        |  Diff grp    -    
COREJTAGDEBUG_Z14|N_2_inferred_clock  COREJTAGDEBUG_Z14|N_2_inferred_clock  |  10.000      5.764    |  10.000      6.866  |  5.000       2.643    |  5.000       1.233
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                                                         Starting                                                                               Arrival           
Instance                                                                                                                 Reference                             Type     Pin     Net                             Time        Slack 
                                                                                                                         Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                    CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\]\.buff_valid[0]         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_valid_pkd[0]         0.218       -3.017
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_valid[1]         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_valid_pkd[1]         0.218       -3.008
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug\.debug_mode                         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       debug_mode                      0.218       -2.957
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.buff_rd_ptr[0]                            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       buff_rd_ptr[0]                  0.218       -2.928
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][3]               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][3]     0.218       -2.893
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[1\]\.req_buff_resp_state\[1\][3]               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[1\][3]     0.218       -2.861
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][0]               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][0]     0.218       -2.800
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[1\]\.buff_data\[1\][9]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       d_trx_resp_pkd[20]              0.218       -2.772
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.gen_req_buff_loop\[0\]\.req_buff_resp_state\[0\][1]               CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      Q       req_buff_resp_state\[0\][1]     0.218       -2.768
==================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                          Starting                                                          Required           
Instance                                                                                  Reference                             Type     Pin     Net        Time         Slack 
                                                                                          Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_dbreak_ex            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex           CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_en_ex         CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[0]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[1]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[2]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[3]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_gpr_wr_sel_ex[4]     CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[0]      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[1]      CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0     SLE      EN      N_6446     11.873       -3.101
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.873

    - Propagation time:                      14.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                19
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_dbreak_ex / EN
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                              SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     C        In      -         0.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     Y        Out     0.148     1.052 f      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     D        In      -         1.688 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     Y        Out     0.232     1.920 r      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     C        In      -         2.484 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     Y        Out     0.148     2.632 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     C        In      -         2.750 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     Y        Out     0.148     2.897 r      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     B        In      -         3.583 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     Y        Out     0.083     3.666 r      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     D        In      -         4.213 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     Y        Out     0.168     4.381 r      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       1.026     -            92        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     B        In      -         5.407 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     Y        Out     0.088     5.495 f      -         
N_1_10                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     D        In      -         5.613 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     Y        Out     0.232     5.844 r      -         
u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     D        In      -         5.962 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     Y        Out     0.168     6.130 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                              Net      -        -       0.896     -            43        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     A        In      -         7.026 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     Y        Out     0.046     7.072 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                      Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     D        In      -         7.735 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     Y        Out     0.232     7.966 f      -         
cpu_i_req_addr_net[30]                                                                                                                             Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     B        In      -         8.641 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     Y        Out     0.084     8.725 r      -         
N_577                                                                                                                                              Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     D        In      -         9.387 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     Y        Out     0.212     9.599 f      -         
cpu_i_req_ready_fc_fc                                                                                                                              Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     C        In      -         10.284 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     Y        Out     0.145     10.430 f     -         
N_10_i_1_0                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     D        In      -         10.548 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     Y        Out     0.232     10.780 r     -         
lsu_expipe_req_ready_net                                                                                                                           Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     D        In      -         11.454 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     Y        Out     0.212     11.666 f     -         
g0_1                                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     D        In      -         11.784 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     Y        Out     0.232     12.016 r     -         
r_m2_e_0                                                                                                                                           Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     C        In      -         12.563 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     Y        Out     0.148     12.710 r     -         
N_6316_i                                                                                                                                           Net      -        -       1.106     -            86        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     A        In      -         13.816 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     Y        Out     0.051     13.867 r     -         
N_6446                                                                                                                                             Net      -        -       1.107     -            63        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_dbreak_ex                                                                     SLE      EN       In      -         14.974 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.101 is 3.352(22.2%) logic and 11.750(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.873

    - Propagation time:                      14.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                19
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_sw_csr_rd_op_ex / EN
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                              SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     C        In      -         0.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     Y        Out     0.148     1.052 f      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     D        In      -         1.688 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     Y        Out     0.232     1.920 r      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     C        In      -         2.484 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     Y        Out     0.148     2.632 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     C        In      -         2.750 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     Y        Out     0.148     2.897 r      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     B        In      -         3.583 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     Y        Out     0.083     3.666 r      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     D        In      -         4.213 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     Y        Out     0.168     4.381 r      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       1.026     -            92        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     B        In      -         5.407 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     Y        Out     0.088     5.495 f      -         
N_1_10                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     D        In      -         5.613 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     Y        Out     0.232     5.844 r      -         
u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     D        In      -         5.962 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     Y        Out     0.168     6.130 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                              Net      -        -       0.896     -            43        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     A        In      -         7.026 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     Y        Out     0.046     7.072 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                      Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     D        In      -         7.735 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     Y        Out     0.232     7.966 f      -         
cpu_i_req_addr_net[30]                                                                                                                             Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     B        In      -         8.641 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     Y        Out     0.084     8.725 r      -         
N_577                                                                                                                                              Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     D        In      -         9.387 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     Y        Out     0.212     9.599 f      -         
cpu_i_req_ready_fc_fc                                                                                                                              Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     C        In      -         10.284 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     Y        Out     0.145     10.430 f     -         
N_10_i_1_0                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     D        In      -         10.548 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     Y        Out     0.232     10.780 r     -         
lsu_expipe_req_ready_net                                                                                                                           Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     D        In      -         11.454 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     Y        Out     0.212     11.666 f     -         
g0_1                                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     D        In      -         11.784 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     Y        Out     0.232     12.016 r     -         
r_m2_e_0                                                                                                                                           Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     C        In      -         12.563 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     Y        Out     0.148     12.710 r     -         
N_6316_i                                                                                                                                           Net      -        -       1.106     -            86        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     A        In      -         13.816 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     Y        Out     0.051     13.867 r     -         
N_6446                                                                                                                                             Net      -        -       1.107     -            63        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_sw_csr_rd_op_ex                                                               SLE      EN       In      -         14.974 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.101 is 3.352(22.2%) logic and 11.750(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.873

    - Propagation time:                      14.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                19
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex / EN
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                              SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     C        In      -         0.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     Y        Out     0.148     1.052 f      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     D        In      -         1.688 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     Y        Out     0.232     1.920 r      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     C        In      -         2.484 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     Y        Out     0.148     2.632 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     C        In      -         2.750 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     Y        Out     0.148     2.897 r      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     B        In      -         3.583 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     Y        Out     0.083     3.666 r      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     D        In      -         4.213 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     Y        Out     0.168     4.381 r      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       1.026     -            92        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     B        In      -         5.407 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     Y        Out     0.088     5.495 f      -         
N_1_10                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     D        In      -         5.613 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     Y        Out     0.232     5.844 r      -         
u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     D        In      -         5.962 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     Y        Out     0.168     6.130 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                              Net      -        -       0.896     -            43        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     A        In      -         7.026 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     Y        Out     0.046     7.072 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                      Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     D        In      -         7.735 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     Y        Out     0.232     7.966 f      -         
cpu_i_req_addr_net[30]                                                                                                                             Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     B        In      -         8.641 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     Y        Out     0.084     8.725 r      -         
N_577                                                                                                                                              Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     D        In      -         9.387 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     Y        Out     0.212     9.599 f      -         
cpu_i_req_ready_fc_fc                                                                                                                              Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     C        In      -         10.284 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     Y        Out     0.145     10.430 f     -         
N_10_i_1_0                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     D        In      -         10.548 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     Y        Out     0.232     10.780 r     -         
lsu_expipe_req_ready_net                                                                                                                           Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     D        In      -         11.454 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     Y        Out     0.212     11.666 f     -         
g0_1                                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     D        In      -         11.784 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     Y        Out     0.232     12.016 r     -         
r_m2_e_0                                                                                                                                           Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     C        In      -         12.563 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     Y        Out     0.148     12.710 r     -         
N_6316_i                                                                                                                                           Net      -        -       1.106     -            86        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     A        In      -         13.816 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     Y        Out     0.051     13.867 r     -         
N_6446                                                                                                                                             Net      -        -       1.107     -            63        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex                                                                    SLE      EN       In      -         14.974 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.101 is 3.352(22.2%) logic and 11.750(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.873

    - Propagation time:                      14.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                19
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[10] / EN
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                              SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     C        In      -         0.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     Y        Out     0.148     1.052 f      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     D        In      -         1.688 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     Y        Out     0.232     1.920 r      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     C        In      -         2.484 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     Y        Out     0.148     2.632 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     C        In      -         2.750 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     Y        Out     0.148     2.897 r      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     B        In      -         3.583 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     Y        Out     0.083     3.666 r      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     D        In      -         4.213 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     Y        Out     0.168     4.381 r      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       1.026     -            92        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     B        In      -         5.407 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     Y        Out     0.088     5.495 f      -         
N_1_10                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     D        In      -         5.613 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     Y        Out     0.232     5.844 r      -         
u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     D        In      -         5.962 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     Y        Out     0.168     6.130 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                              Net      -        -       0.896     -            43        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     A        In      -         7.026 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     Y        Out     0.046     7.072 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                      Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     D        In      -         7.735 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     Y        Out     0.232     7.966 f      -         
cpu_i_req_addr_net[30]                                                                                                                             Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     B        In      -         8.641 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     Y        Out     0.084     8.725 r      -         
N_577                                                                                                                                              Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     D        In      -         9.387 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     Y        Out     0.212     9.599 f      -         
cpu_i_req_ready_fc_fc                                                                                                                              Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     C        In      -         10.284 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     Y        Out     0.145     10.430 f     -         
N_10_i_1_0                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     D        In      -         10.548 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     Y        Out     0.232     10.780 r     -         
lsu_expipe_req_ready_net                                                                                                                           Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     D        In      -         11.454 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     Y        Out     0.212     11.666 f     -         
g0_1                                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     D        In      -         11.784 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     Y        Out     0.232     12.016 r     -         
r_m2_e_0                                                                                                                                           Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     C        In      -         12.563 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     Y        Out     0.148     12.710 r     -         
N_6316_i                                                                                                                                           Net      -        -       1.106     -            86        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     A        In      -         13.816 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     Y        Out     0.051     13.867 r     -         
N_6446                                                                                                                                             Net      -        -       1.107     -            63        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[10]                                                              SLE      EN       In      -         14.974 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.101 is 3.352(22.2%) logic and 11.750(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.873

    - Propagation time:                      14.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                19
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[11] / EN
    The start point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK
    The end   point is clocked by            CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=6.000 period=12.000) on pin CLK

Instance / Net                                                                                                                                              Pin      Pin               Arrival      No. of    
Name                                                                                                                                               Type     Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.buff_rd_ptr[0]                                                                              SLE      Q        Out     0.218     0.218 r      -         
buff_rd_ptr[0]                                                                                                                                     Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     C        In      -         0.904 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.req_resp_state[3]                                                                           CFG3     Y        Out     0.148     1.052 f      -         
req_resp_state[3]                                                                                                                                  Net      -        -       0.637     -            9         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     D        In      -         1.688 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_req_resp_state_1                                                                        CFG4     Y        Out     0.232     1.920 r      -         
un1_req_resp_state_1_i                                                                                                                             Net      -        -       0.563     -            4         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     C        In      -         2.484 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.un1_lsu_resp_valid38_1                                                                      CFG4     Y        Out     0.148     2.632 r      -         
un1_lsu_resp_valid38_1_i                                                                                                                           Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     C        In      -         2.750 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_resp_valid                                                                       CFG4     Y        Out     0.148     2.897 r      -         
lsu_expipe_resp_valid_net                                                                                                                          Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     B        In      -         3.583 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.u_miv_rv32_irq_reg_timer.interrupt_taken          CFG4     Y        Out     0.083     3.666 r      -         
u_csr_privarch_0.u_miv_rv32_priv_irq_0.interrupt_taken_timer                                                                                       Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     D        In      -         4.213 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.machine_implicit_wr_mtval_tval_wr_en                                    CFG4     Y        Out     0.168     4.381 r      -         
u_csr_privarch_0.u_csr_gpr_state_reg_mtval_tval.machine_implicit_wr_en                                                                             Net      -        -       1.026     -            92        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     B        In      -         5.407 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_bcu_0.gpr_rs2_rd_data_valid_ex_1_0                                                     CFG4     Y        Out     0.088     5.495 f      -         
N_1_10                                                                                                                                             Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     D        In      -         5.613 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                          CFG4     Y        Out     0.232     5.844 r      -         
u_exu_0.ifu_expipe_req_branch_excpt_req_valid_8                                                                                                    Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     D        In      -         5.962 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.ifu_expipe_req_branch_excpt_req_valid                                            CFG4     Y        Out     0.168     6.130 r      -         
ifu_expipe_req_branch_excpt_req_valid                                                                                                              Net      -        -       0.896     -            43        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     A        In      -         7.026 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_m4_e                                                                              CFG2     Y        Out     0.046     7.072 f      -         
next_req_fetch_ptr_sn_N_4_mux                                                                                                                      Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     D        In      -         7.735 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.sticky_reset_reg_RNI386HL                                                            CFG4     Y        Out     0.232     7.966 f      -         
cpu_i_req_addr_net[30]                                                                                                                             Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     B        In      -         8.641 f      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_i_decode\.un4_cpu_i_req_is_axi_mstrlto18_2_0_0_a2                             CFG4     Y        Out     0.084     8.725 r      -         
N_577                                                                                                                                              Net      -        -       0.662     -            11        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     D        In      -         9.387 r      -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.buff_ready_reg_RNIMI7MKB     CFG4     Y        Out     0.212     9.599 f      -         
cpu_i_req_ready_fc_fc                                                                                                                              Net      -        -       0.686     -            13        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     C        In      -         10.284 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.gen_axi_d_decode\.un4_cpu_d_req_is_axi_mstrlto18_RNIUJVELF                            CFG4     Y        Out     0.145     10.430 f     -         
N_10_i_1_0                                                                                                                                         Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     D        In      -         10.548 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_expipe_req_ready_N_5L8_RNIS6793G                                                        CFG4     Y        Out     0.232     10.780 r     -         
lsu_expipe_req_ready_net                                                                                                                           Net      -        -       0.674     -            12        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     D        In      -         11.454 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0_1                                                                                     CFG4     Y        Out     0.212     11.666 f     -         
g0_1                                                                                                                                               Net      -        -       0.118     -            1         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     D        In      -         11.784 f     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.g0                                                                                       CFG4     Y        Out     0.232     12.016 r     -         
r_m2_e_0                                                                                                                                           Net      -        -       0.547     -            3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     C        In      -         12.563 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_exu_0.g0_4                                                                             CFG4     Y        Out     0.148     12.710 r     -         
N_6316_i                                                                                                                                           Net      -        -       1.106     -            86        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     A        In      -         13.816 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_fence_i_ex_or                                                                 CFG2     Y        Out     0.051     13.867 r     -         
N_6446                                                                                                                                             Net      -        -       1.107     -            63        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_immediate_ex[11]                                                              SLE      EN       In      -         14.974 r     -         
==============================================================================================================================================================================================================
Total path delay (propagation time + setup) of 15.101 is 3.352(22.2%) logic and 11.750(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z14|N_2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                                                                                       Starting                                                                         Arrival          
Instance                                                                                                                                                                                                               Reference                                Type     Pin     Net                    Time        Slack
                                                                                                                                                                                                                       Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]                  COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       irReg[0]               0.218       1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[4]                  COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       irReg[4]               0.218       1.297
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[3]                  COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       irReg[3]               0.201       1.319
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[2]                  COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       irReg[2]               0.201       1.707
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[1]                  COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       irReg[1]               0.201       1.744
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       currTapState[8]        0.218       2.643
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]                         COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       shiftDMI[0]            0.218       2.663
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.fifo_reset                          COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       fifo_reset             0.218       2.683
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[1]                         COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       shiftDMI[1]            0.218       2.728
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset                          COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      Q       dtmcs_dmihardreset     0.218       3.599
=========================================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                   Starting                                                                    Required          
Instance                                                                                                                                                                                           Reference                                Type     Pin     Net               Time         Slack
                                                                                                                                                                                                   Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[1]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[2]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[3]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[4]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[5]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[6]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[7]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[8]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[9]     COREJTAGDEBUG_Z14|N_2_inferred_clock     SLE      EN      un1_N_3_mux_i     4.873        1.232
=================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.127
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.873

    - Propagation time:                      3.641
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.232

    Number of logic level(s):                3
    Starting point:                          MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0] / Q
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0] / EN
    The start point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.ir_and_Instruction_register\.gen_ir_and_Instruction_register_active_low\.irReg[0]      SLE      Q        Out     0.218     0.218 r     -         
irReg[0]                                                                                                                                                                                                   Net      -        -       0.547     -           3         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR24_1             CFG3     C        In      -         0.765 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR24_1             CFG3     Y        Out     0.148     0.913 r     -         
shiftDR24_1                                                                                                                                                                                                Net      -        -       0.594     -           6         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.shiftDMI_1_sqmuxa_1                                                                    CFG4     D        In      -         1.507 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.shiftDMI_1_sqmuxa_1                                                                    CFG4     Y        Out     0.168     1.675 r     -         
shiftDMI_1_sqmuxa_1                                                                                                                                                                                        Net      -        -       0.874     -           38        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR24_1_RNIJ1UG     CFG4     B        In      -         2.549 r     -         
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDR24_1_RNIJ1UG     CFG4     Y        Out     0.083     2.632 r     -         
un1_N_3_mux_i                                                                                                                                                                                              Net      -        -       1.009     -           41        
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[0]             SLE      EN       In      -         3.641 r     -         
=====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.768 is 0.744(19.7%) logic and 3.024(80.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                                                                                       Arrival            
Instance                                                                      Reference     Type      Pin       Net                                                                          Time        Slack  
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     URSTB     COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                   0.000       -26.878
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI      COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.A     0.000       -26.482
================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                                                                                                       Starting                                            Required            
Instance                                                                                                                                                                                                               Reference     Type     Pin     Net                  Time         Slack  
                                                                                                                                                                                                                       Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset                          System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmireset                              System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[1]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[2]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[3]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[4]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[5]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[6]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[7]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[8]     System        SLE      ALn     delay_sel_arst34     10.000       -26.878
===============================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                              Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                              Type      Name      Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                         UJTAG     URSTB     Out     0.000     0.000 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                                                                                                                                        Net       -         -       0.974     -            2         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                 Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                      BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                      BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                     BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                     BUFD      Y         Out     0.103     35.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[34]                                                                                                                Net       -         -       1.128     -            110       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.dmi_outputs_and_dtmcs_resets\.dtmcs_resets_active_low\.dtmcs_dmihardreset     SLE       ALn       In      -         36.878 r     -         
===============================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[26] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                Type      Name      Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                           UJTAG     URSTB     Out     0.000     0.000 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                                                                                                                                          Net       -         -       0.974     -            2         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     35.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[34]                                                                                                                  Net       -         -       1.128     -            110       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[26]     SLE       ALn       In      -         36.878 r     -         
=================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[27] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                Type      Name      Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                           UJTAG     URSTB     Out     0.000     0.000 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                                                                                                                                          Net       -         -       0.974     -            2         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     35.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[34]                                                                                                                  Net       -         -       1.128     -            110       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[27]     SLE       ALn       In      -         36.878 r     -         
=================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[28] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                Type      Name      Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                           UJTAG     URSTB     Out     0.000     0.000 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                                                                                                                                          Net       -         -       0.974     -            2         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     35.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[34]                                                                                                                  Net       -         -       1.128     -            110       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[28]     SLE       ALn       In      -         36.878 r     -         
=================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.878
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -26.878

    Number of logic level(s):                34
    Starting point:                          COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / URSTB
    Ending point:                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[29] / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z14|N_2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin       Pin               Arrival      No. of    
Name                                                                                                                                                                                                Type      Name      Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                                                                                                           UJTAG     URSTB     Out     0.000     0.000 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iURSTB                                                                                                                                                          Net       -         -       0.974     -            2         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         0.974 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[0\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     1.077 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[1]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         2.025 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[1\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     2.127 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[2]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         3.075 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[2\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     3.178 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[3]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         4.126 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[3\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     4.229 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[4]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         5.177 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[4\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     5.279 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[5]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         6.228 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[5\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     6.330 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[6]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         7.278 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[6\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     7.381 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[7]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         8.329 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[7\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     8.432 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[8]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         9.380 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[8\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     9.482 r      -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[9]                                                                                                                   Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      A         In      -         10.430 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[9\]\.BUFD_BLK                                                                                                        BUFD      Y         Out     0.103     10.533 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[10]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         11.481 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[10\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     11.584 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[11]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         12.532 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[11\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     12.634 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[12]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         13.582 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[12\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     13.685 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[13]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         14.633 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[13\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     14.736 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[14]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         15.684 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[14\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     15.787 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[15]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         16.735 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[15\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     16.837 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[16]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         17.785 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[16\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     17.888 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[17]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         18.836 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[17\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     18.939 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[18]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         19.887 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[18\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     19.989 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[19]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         20.937 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[19\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     21.040 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[20]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         21.988 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[20\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     22.091 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[21]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         23.039 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[21\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     23.141 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[22]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         24.089 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[22\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     24.192 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[23]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         25.140 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[23\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     25.243 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[24]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         26.191 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[24\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     26.294 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[25]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         27.241 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[25\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     27.344 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[26]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         28.292 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[26\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     28.395 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[27]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         29.343 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[27\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     29.446 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[28]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         30.394 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[28\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     30.496 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[29]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         31.444 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[29\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     31.547 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[30]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         32.495 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[30\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     32.598 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[31]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         33.546 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[31\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     33.648 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[32]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         34.596 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[32\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     34.699 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[33]                                                                                                                  Net       -         -       0.948     -            1         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      A         In      -         35.647 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.bufd_gen\[33\]\.BUFD_BLK                                                                                                       BUFD      Y         Out     0.103     35.750 r     -         
COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk2\.genblk2\[0\]\.BUFD_TRST.delay_sel[34]                                                                                                                  Net       -         -       1.128     -            110       
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_shift_register_active_high\.gen_shift_register_active_low\.shiftDMI[29]     SLE       ALn       In      -         36.878 r     -         
=================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.878 is 3.492(9.5%) logic and 33.386(90.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":13:0:13:0|Timing constraint (through [get_nets { Axi4Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":14:0:14:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_*FEEDBACK*.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.OB_DIFF_CK0.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.OB_A_12.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":55:0:55:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.D }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":56:0:56:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.E }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":57:0:57:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.D }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":58:0:58:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.E }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":59:0:59:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF*.Y }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":60:0:60:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_BIBUF_DIFF_DQS_*.YN }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":61:0:61:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":62:0:62:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/libero_projects/pf_mi_v_tut/designer/top/synthesis.fdc":63:0:63:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None
Writing compile point status file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\MIV_RV32_C1\cpprop

Summary of Compile Points :
*************************** 
Name            Status       Reason                 
----------------------------------------------------
MIV_RV32_C1     Remapped     Mapping options changed
====================================================

Process took 0h:00m:57s realtime, 0h:00m:56s cputime
# Tue Oct 11 20:05:33 2022

###########################################################]
