// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue1_vExeData(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_in1_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in1_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in2_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_in3_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_mask_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_mask_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_ctrl_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_fp,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_branch,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_simt_stack,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_simt_stack_op,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_barrier,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_csr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_reverse,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_sel_alu2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_sel_alu1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_sel_alu3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_ctrl_sel_imm,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_ctrl_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_force_rm_rtz,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_mul,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_tc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_custom_signal_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_ctrl_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_ctrl_reg_idx1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_sfu,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_readmask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_writemask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_ctrl_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_ctrl_imm_ext,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_ctrl_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_ctrl_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_ctrl_atomic,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_aq,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_ctrl_rl,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_in1_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in1_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in2_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_in3_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_mask_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_mask_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_ctrl_wid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_isvec,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_ctrl_mem_whb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_mem_unsigned,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_ctrl_alu_fn,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_is_vls12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_mem,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_disable_mask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_ctrl_mem_cmd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_mop,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_ctrl_reg_idx2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_reg_idx3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_reg_idxw,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_wvd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_fence,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_wxd,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_ctrl_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_ctrl_spike_info_sm_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_ctrl_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_spike_info_inst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_ctrl_atomic,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_aq,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_ctrl_rl	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1002:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg           full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire          io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <=
        {io_enq_bits_ctrl_rl,
         io_enq_bits_ctrl_aq,
         io_enq_bits_ctrl_atomic,
         io_enq_bits_ctrl_spike_info_inst,
         io_enq_bits_ctrl_spike_info_pc,
         io_enq_bits_ctrl_spike_info_sm_id,
         io_enq_bits_ctrl_imm_ext,
         io_enq_bits_ctrl_pc,
         io_enq_bits_ctrl_wxd,
         io_enq_bits_ctrl_writemask,
         io_enq_bits_ctrl_readmask,
         io_enq_bits_ctrl_sfu,
         io_enq_bits_ctrl_fence,
         io_enq_bits_ctrl_wvd,
         io_enq_bits_ctrl_reg_idxw,
         io_enq_bits_ctrl_reg_idx3,
         io_enq_bits_ctrl_reg_idx2,
         io_enq_bits_ctrl_reg_idx1,
         io_enq_bits_ctrl_mop,
         io_enq_bits_ctrl_mem_cmd,
         io_enq_bits_ctrl_custom_signal_0,
         io_enq_bits_ctrl_disable_mask,
         io_enq_bits_ctrl_tc,
         io_enq_bits_ctrl_mul,
         io_enq_bits_ctrl_mem,
         io_enq_bits_ctrl_is_vls12,
         io_enq_bits_ctrl_force_rm_rtz,
         io_enq_bits_ctrl_alu_fn,
         io_enq_bits_ctrl_mem_unsigned,
         io_enq_bits_ctrl_mem_whb,
         io_enq_bits_ctrl_sel_imm,
         io_enq_bits_ctrl_mask,
         io_enq_bits_ctrl_sel_alu3,
         io_enq_bits_ctrl_isvec,
         io_enq_bits_ctrl_sel_alu1,
         io_enq_bits_ctrl_sel_alu2,
         io_enq_bits_ctrl_reverse,
         io_enq_bits_ctrl_csr,
         io_enq_bits_ctrl_barrier,
         io_enq_bits_ctrl_simt_stack_op,
         io_enq_bits_ctrl_simt_stack,
         io_enq_bits_ctrl_branch,
         io_enq_bits_ctrl_fp,
         io_enq_bits_ctrl_wid,
         io_enq_bits_ctrl_inst,
         io_enq_bits_mask_7,
         io_enq_bits_mask_6,
         io_enq_bits_mask_5,
         io_enq_bits_mask_4,
         io_enq_bits_mask_3,
         io_enq_bits_mask_2,
         io_enq_bits_mask_1,
         io_enq_bits_mask_0,
         io_enq_bits_in3_7,
         io_enq_bits_in3_6,
         io_enq_bits_in3_5,
         io_enq_bits_in3_4,
         io_enq_bits_in3_3,
         io_enq_bits_in3_2,
         io_enq_bits_in3_1,
         io_enq_bits_in3_0,
         io_enq_bits_in2_7,
         io_enq_bits_in2_6,
         io_enq_bits_in2_5,
         io_enq_bits_in2_4,
         io_enq_bits_in2_3,
         io_enq_bits_in2_2,
         io_enq_bits_in2_1,
         io_enq_bits_in2_0,
         io_enq_bits_in1_7,
         io_enq_bits_in1_6,
         io_enq_bits_in1_5,
         io_enq_bits_in1_4,
         io_enq_bits_in1_3,
         io_enq_bits_in1_2,
         io_enq_bits_in1_1,
         io_enq_bits_in1_0};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram =
          {_RANDOM[5'h0][31:1],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10],
           _RANDOM[5'h11],
           _RANDOM[5'h12],
           _RANDOM[5'h13],
           _RANDOM[5'h14],
           _RANDOM[5'h15],
           _RANDOM[5'h16],
           _RANDOM[5'h17],
           _RANDOM[5'h18],
           _RANDOM[5'h19],
           _RANDOM[5'h1A],
           _RANDOM[5'h1B],
           _RANDOM[5'h1C],
           _RANDOM[5'h1D],
           _RANDOM[5'h1E],
           _RANDOM[5'h1F][11:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[5'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_in1_0 = ram[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_1 = ram[63:32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_2 = ram[95:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_3 = ram[127:96];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_4 = ram[159:128];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_5 = ram[191:160];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_6 = ram[223:192];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in1_7 = ram[255:224];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_0 = ram[287:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_1 = ram[319:288];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_2 = ram[351:320];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_3 = ram[383:352];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_4 = ram[415:384];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_5 = ram[447:416];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_6 = ram[479:448];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in2_7 = ram[511:480];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_0 = ram[543:512];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_1 = ram[575:544];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_2 = ram[607:576];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_3 = ram[639:608];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_4 = ram[671:640];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_5 = ram[703:672];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_6 = ram[735:704];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_in3_7 = ram[767:736];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_0 = ram[768];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_1 = ram[769];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_2 = ram[770];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_3 = ram[771];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_4 = ram[772];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_5 = ram[773];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_6 = ram[774];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask_7 = ram[775];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_wid = ram[809:808];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_isvec = ram[823];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_mem_whb = ram[832:831];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_mem_unsigned = ram[833];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_alu_fn = ram[839:834];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_is_vls12 = ram[841];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_mem = ram[842];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_disable_mask = ram[845];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_mem_cmd = ram[848:847];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_mop = ram[850:849];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_reg_idx2 = ram[866:859];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_reg_idx3 = ram[874:867];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_reg_idxw = ram[882:875];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_wvd = ram[883];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_fence = ram[884];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_wxd = ram[888];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_pc = ram[920:889];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_sm_id = ram[935:928];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_pc = ram[967:936];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_spike_info_inst = ram[999:968];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_atomic = ram[1000];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_aq = ram[1001];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_ctrl_rl = ram[1002];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

