FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

#ifndef __ASM_CSKY_CKMMUV2_H
#define __ASM_CSKY_CKMMUV2_H

#include <abi/reg_ops.h>
#include <asm/barrier.h>

static inline int read_mmu_index(void)
{
	return mfcr("cr<0, 15>");
}

static inline void write_mmu_index(int value)
{
	mtcr("cr<0, 15>", value);
}

static inline int read_mmu_entrylo0(void)
{
	return mfcr("cr<2, 15>");
}

static inline int read_mmu_entrylo1(void)
{
	return mfcr("cr<3, 15>");
}

static inline void write_mmu_pagemask(int value)
{
	mtcr("cr<6, 15>", value);
}

static inline int read_mmu_entryhi(void)
{
	return mfcr("cr<4, 15>");
}

static inline void write_mmu_entryhi(int value)
{
	mtcr("cr<4, 15>", value);
}

static inline unsigned long read_mmu_msa0(void)
{
	return mfcr("cr<30, 15>");
}

static inline void write_mmu_msa0(unsigned long value)
{
	mtcr("cr<30, 15>", value);
}

static inline unsigned long read_mmu_msa1(void)
{
	return mfcr("cr<31, 15>");
}

static inline void write_mmu_msa1(unsigned long value)
{
	mtcr("cr<31, 15>", value);
}

/*
 * TLB operations.
 */
static inline void tlb_probe(void)
{
	mtcr("cr<8, 15>", 0x80000000);
}
/* bench 7452.0.0 786d11101ede */
/* bench 7452.0.1 8b26ec6cb813 */
/* bench 7452.0.2 86d58f5c4dae */
/* bench 7452.0.3 98ded411a5ca */
/* bench 7452.0.4 f5ddb0c96c25 */
/* bench 7452.0.5 05f31a9a6702 */
/* bench 7452.0.6 c263fbef143e */
/* bench 7452.0.7 56dd490bc043 */
/* bench 7452.0.8 04e69b624d33 */
/* bench 7452.0.9 2438b872be56 */
/* bench 7452.0.10 66fcfd049d34 */
/* bench 7452.0.11 49280cf99d0f */
/* bench 7452.0.12 7771037ec448 */
{
	mtcr("cr<8, 15>", 0x40000000);
}

static inline void tlb_invalid_all(void)
{
/* bench 5012.0.0 25138b025413 */
/* bench 5012.0.1 e0ab8138b931 */
/* bench 5012.0.2 a70b77980f3c */
/* bench 5012.0.3 298f37908455 */
/* bench 5012.0.4 9af88324c05d */
/* bench 5012.0.5 e6ab946164fa */
/* bench 5012.0.6 56a440e66bf1 */
/* bench 5012.0.7 449944b497c7 */
	asm volatile(
		"tlbi.alls	\n"
		"sync.i		\n"
		:
		:
		: "memory");
#else
	mtcr("cr<8, 15>", 0x04000000);
#endif
}

static inline void local_tlb_invalid_all(void)
{
#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	asm volatile(
		"tlbi.all	\n"
		"sync.i		\n"
		:
		:
		: "memory");
#else
	tlb_invalid_all();
#endif
}

static inline void tlb_invalid_indexed(void)
{
	mtcr("cr<8, 15>", 0x02000000);
}

#define NOP32 ".long 0x4820c400\n"

static inline void setup_pgd(pgd_t *pgd, int asid)
{
/* bench 20669.2.0 81aaba85f0fb */
/* bench 20669.2.1 00c168c22016 */
/* bench 20669.2.2 449e0d8ea942 */
/* bench 20669.2.3 b6bdab677a7a */
/* bench 20669.2.4 5c94be93cbee */
/* bench 20669.2.5 f763a9f4b9f8 */
/* bench 20669.2.6 7266b52d8eaf */
/* bench 20669.2.7 15a72532fe6c */
/* bench 20669.2.8 012925e0a244 */
/* bench 20669.2.9 7b527af93c7d */
/* bench 20669.2.10 ac33b9b8972d */
/* bench 20669.2.11 4d08bab18566 */
#else
	mb();
#endif
	asm volatile(
#ifdef CONFIG_CPU_HAS_TLBI
		"mtcr %1, cr<28, 15>	\n"
#endif
		"mtcr %1, cr<29, 15>	\n"
		"mtcr %0, cr< 4, 15>	\n"
		".rept 64		\n"
		NOP32
		".endr			\n"
		:
		:"r"(asid), "r"(__pa(pgd) | BIT(0))
		:"memory");
}

static inline pgd_t *get_pgd(void)
{
	return __va(mfcr("cr<29, 15>") & ~BIT(0));
}
#endif /* __ASM_CSKY_CKMMUV2_H */
