##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_UI_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
		5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_MIC_theACLK            | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_MIC_theACLK(routed)    | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_UI_IntClock            | Frequency: 24.49 MHz  | Target: 1.00 MHz   | 
Clock: ADC_UI_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 53.60 MHz  | Target: 0.25 MHz   | 
Clock: Clock_2                    | Frequency: 66.91 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 64.35 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_UI_IntClock  ADC_UI_IntClock  1e+006           959165      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_UI_IntClock  CyBUS_CLK        16666.7          9516        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          4e+006           3981342     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          4e+006           3985055     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_UI_IntClock  16666.7          10748       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          1127        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase             
---------------  ------------  ---------------------------  
MIDI_OUT(0)_PAD  30510         Clock_2:R                    
SCL(0)_PAD:out   25114         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out   25449         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_UI_IntClock
*********************************************
Clock: ADC_UI_IntClock
Frequency: 24.49 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 959165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38378
-------------------------------------   ----- 
End-of-path arrival time (ps)           38378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106  20516  38378  959165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 53.60 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3981342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3981342  RISE       1
Net_693/main_0                                macrocell10     8585   9460  3981342  RISE       1
Net_693/q                                     macrocell10     2345  11805  3981342  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4423  16228  3981342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 66.91 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3985055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                      macrocell130      875    875  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_1           macrocell23      5094   5969  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8314  3985055  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  10615  3985055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 64.35 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12580
-------------------------------------   ----- 
End-of-path arrival time (ps)           12580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3380   6680   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12580   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12580   1127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12580
-------------------------------------   ----- 
End-of-path arrival time (ps)           12580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3380   6680   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12580   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12580   1127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_UI_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3462
-------------------------------------   ---- 
End-of-path arrival time (ps)           3462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10748  RISE       1
Net_1072/main_0                      macrocell123   2587   3462  10748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1


5.3::Critical Path Report for (ADC_UI_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9516p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   9516  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3819   4694   9516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1


5.4::Critical Path Report for (ADC_UI_IntClock:R vs. ADC_UI_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 959165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38378
-------------------------------------   ----- 
End-of-path arrival time (ps)           38378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106  20516  38378  959165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3985055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                      macrocell130      875    875  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_1           macrocell23      5094   5969  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8314  3985055  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  10615  3985055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3981342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3981342  RISE       1
Net_693/main_0                                macrocell10     8585   9460  3981342  RISE       1
Net_693/q                                     macrocell10     2345  11805  3981342  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4423  16228  3981342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12580
-------------------------------------   ----- 
End-of-path arrival time (ps)           12580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3380   6680   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  12580   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  12580   1127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12561
-------------------------------------   ----- 
End-of-path arrival time (ps)           12561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3361   6661   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10251   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10251   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12561   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12561   1146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10270
-------------------------------------   ----- 
End-of-path arrival time (ps)           10270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3380   6680   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10270   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10270   3437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3456p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3361   6661   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10251   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10251   3456  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_UI:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12249
-------------------------------------   ----- 
End-of-path arrival time (ps)           12249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:status_tc\/main_1         macrocell21      4274   7574   4067  RISE       1
\TIMER_UI:TimerUDB:status_tc\/q              macrocell21      2345   9919   4067  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2330  12249   4067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:rstSts:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/main_1         macrocell18     3541   6841   4234  RISE       1
\TIMER_SAMPLERATE:TimerUDB:status_tc\/q              macrocell18     2345   9186   4234  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2897  12083   4234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:rstSts:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6822
-------------------------------------   ---- 
End-of-path arrival time (ps)           6822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3522   6822   5605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3380   6680   5747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3380   6680   5747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3361   6661   5766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1146  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2640   5940   6486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6824p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300   1127  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2302   5602   6824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   3541  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   4333   5180   7247  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 8003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4249  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3576   4423   8003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u2\/clock           datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   3541  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   3419   4266   8161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TIMER_UI:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3      847    847   3541  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   3417   4264   8163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_UI:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4249  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2711   3558   8869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u0\/clock           datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8895p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell1        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER_SAMPLERATE:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4249  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2684   3531   8895  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER_SAMPLERATE:TimerUDB:sT24:timerdp:u1\/clock           datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9516p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1072/q                                macrocell123    875    875   9516  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3819   4694   9516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:Sync:genblk1[0]:INST\/out
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3642
-------------------------------------   ---- 
End-of-path arrival time (ps)           3642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:Sync:genblk1[0]:INST\/out         synccell        710    710  10567  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   2932   3642  10567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124    875    875  10747  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2588   3463  10747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1072/main_0
Capture Clock  : Net_1072/clock_0
Path slack     : 10748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3462
-------------------------------------   ---- 
End-of-path arrival time (ps)           3462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10748  RISE       1
Net_1072/main_0                      macrocell123   2587   3462  10748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. ADC_UI_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3462
-------------------------------------   ---- 
End-of-path arrival time (ps)           3462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_UI:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124    875    875  10748  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2587   3462  10748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 959165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38378
-------------------------------------   ----- 
End-of-path arrival time (ps)           38378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106  20516  38378  959165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 959165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38378
-------------------------------------   ----- 
End-of-path arrival time (ps)           38378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell109  20516  38378  959165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 960073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37470
-------------------------------------   ----- 
End-of-path arrival time (ps)           37470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell69  19607  37470  960073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 960073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37470
-------------------------------------   ----- 
End-of-path arrival time (ps)           37470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell99  19607  37470  960073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 960073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37470
-------------------------------------   ----- 
End-of-path arrival time (ps)           37470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell103  19607  37470  960073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 960446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37097
-------------------------------------   ----- 
End-of-path arrival time (ps)           37097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell71  19234  37097  960446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 960446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37097
-------------------------------------   ----- 
End-of-path arrival time (ps)           37097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell80  19234  37097  960446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 960446p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37097
-------------------------------------   ----- 
End-of-path arrival time (ps)           37097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell112  19234  37097  960446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 960771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36772
-------------------------------------   ----- 
End-of-path arrival time (ps)           36772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell66  18910  36772  960771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 960771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36772
-------------------------------------   ----- 
End-of-path arrival time (ps)           36772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell102  18910  36772  960771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 960775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36768
-------------------------------------   ----- 
End-of-path arrival time (ps)           36768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94  18906  36768  960775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 960942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36601
-------------------------------------   ----- 
End-of-path arrival time (ps)           36601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell100  18739  36601  960942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 965388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32155
-------------------------------------   ----- 
End-of-path arrival time (ps)           32155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell87  14292  32155  965388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 965388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32155
-------------------------------------   ----- 
End-of-path arrival time (ps)           32155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  14292  32155  965388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 965388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32155
-------------------------------------   ----- 
End-of-path arrival time (ps)           32155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell96  14292  32155  965388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 965400p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32143
-------------------------------------   ----- 
End-of-path arrival time (ps)           32143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell77  14280  32143  965400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 965400p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32143
-------------------------------------   ----- 
End-of-path arrival time (ps)           32143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell81  14280  32143  965400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 965402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32141
-------------------------------------   ----- 
End-of-path arrival time (ps)           32141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell91  14279  32141  965402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 965402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32141
-------------------------------------   ----- 
End-of-path arrival time (ps)           32141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell113  14279  32141  965402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 966612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30931
-------------------------------------   ----- 
End-of-path arrival time (ps)           30931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell72  13068  30931  966612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 966612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30931
-------------------------------------   ----- 
End-of-path arrival time (ps)           30931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76  13068  30931  966612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 966612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30931
-------------------------------------   ----- 
End-of-path arrival time (ps)           30931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell83  13068  30931  966612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 966612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30931
-------------------------------------   ----- 
End-of-path arrival time (ps)           30931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell93  13068  30931  966612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 966640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30903
-------------------------------------   ----- 
End-of-path arrival time (ps)           30903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell68  13040  30903  966640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 966640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30903
-------------------------------------   ----- 
End-of-path arrival time (ps)           30903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell92  13040  30903  966640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 967178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30365
-------------------------------------   ----- 
End-of-path arrival time (ps)           30365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell78  12502  30365  967178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 967178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30365
-------------------------------------   ----- 
End-of-path arrival time (ps)           30365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell121  12502  30365  967178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967766p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29777
-------------------------------------   ----- 
End-of-path arrival time (ps)           29777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell61  11914  29777  967766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 967766p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29777
-------------------------------------   ----- 
End-of-path arrival time (ps)           29777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell63  11914  29777  967766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 968412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29131
-------------------------------------   ----- 
End-of-path arrival time (ps)           29131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74  11268  29131  968412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 968412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29131
-------------------------------------   ----- 
End-of-path arrival time (ps)           29131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell86  11268  29131  968412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 968412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29131
-------------------------------------   ----- 
End-of-path arrival time (ps)           29131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell97  11268  29131  968412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 968412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29131
-------------------------------------   ----- 
End-of-path arrival time (ps)           29131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell98  11268  29131  968412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 969509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28034
-------------------------------------   ----- 
End-of-path arrival time (ps)           28034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell82  10171  28034  969509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 969509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28034
-------------------------------------   ----- 
End-of-path arrival time (ps)           28034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell108  10171  28034  969509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 970195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell70   9486  27348  970195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 970195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell90   9486  27348  970195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 970195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27348
-------------------------------------   ----- 
End-of-path arrival time (ps)           27348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell95   9486  27348  970195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 970204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27339
-------------------------------------   ----- 
End-of-path arrival time (ps)           27339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell75   9476  27339  970204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 970294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27249
-------------------------------------   ----- 
End-of-path arrival time (ps)           27249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell73   9387  27249  970294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 970294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27249
-------------------------------------   ----- 
End-of-path arrival time (ps)           27249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell84   9387  27249  970294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 970294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27249
-------------------------------------   ----- 
End-of-path arrival time (ps)           27249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell105   9387  27249  970294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 970294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27249
-------------------------------------   ----- 
End-of-path arrival time (ps)           27249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell115   9387  27249  970294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 970592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26951
-------------------------------------   ----- 
End-of-path arrival time (ps)           26951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell114   9088  26951  970592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 970592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26951
-------------------------------------   ----- 
End-of-path arrival time (ps)           26951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell118   9088  26951  970592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 973242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24301
-------------------------------------   ----- 
End-of-path arrival time (ps)           24301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell67   6439  24301  973242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 973242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24301
-------------------------------------   ----- 
End-of-path arrival time (ps)           24301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell107   6439  24301  973242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 973242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24301
-------------------------------------   ----- 
End-of-path arrival time (ps)           24301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell122   6439  24301  973242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 973819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23724
-------------------------------------   ----- 
End-of-path arrival time (ps)           23724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell88   5861  23724  973819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 973819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23724
-------------------------------------   ----- 
End-of-path arrival time (ps)           23724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell116   5861  23724  973819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell60   5438  23301  974242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 974242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell62   5438  23301  974242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 974242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell79   5438  23301  974242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 974285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell104   5395  23258  974285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 974285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23258
-------------------------------------   ----- 
End-of-path arrival time (ps)           23258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell119   5395  23258  974285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 974679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22864
-------------------------------------   ----- 
End-of-path arrival time (ps)           22864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell101   5001  22864  974679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 974679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22864
-------------------------------------   ----- 
End-of-path arrival time (ps)           22864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell111   5001  22864  974679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 975072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22471
-------------------------------------   ----- 
End-of-path arrival time (ps)           22471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87  21596  22471  975072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 975072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22471
-------------------------------------   ----- 
End-of-path arrival time (ps)           22471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89  21596  22471  975072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 975072p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22471
-------------------------------------   ----- 
End-of-path arrival time (ps)           22471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96  21596  22471  975072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 975077p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22466
-------------------------------------   ----- 
End-of-path arrival time (ps)           22466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77  21591  22466  975077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975077p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22466
-------------------------------------   ----- 
End-of-path arrival time (ps)           22466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81  21591  22466  975077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 975080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22463
-------------------------------------   ----- 
End-of-path arrival time (ps)           22463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91  21588  22463  975080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 975080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22463
-------------------------------------   ----- 
End-of-path arrival time (ps)           22463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113  21588  22463  975080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 975536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22007
-------------------------------------   ----- 
End-of-path arrival time (ps)           22007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87  21132  22007  975536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 975536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22007
-------------------------------------   ----- 
End-of-path arrival time (ps)           22007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89  21132  22007  975536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 975536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22007
-------------------------------------   ----- 
End-of-path arrival time (ps)           22007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96  21132  22007  975536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 975544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21999
-------------------------------------   ----- 
End-of-path arrival time (ps)           21999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91  21124  21999  975544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 975544p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21999
-------------------------------------   ----- 
End-of-path arrival time (ps)           21999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113  21124  21999  975544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 975550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21993
-------------------------------------   ----- 
End-of-path arrival time (ps)           21993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77  21118  21993  975550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 975550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21993
-------------------------------------   ----- 
End-of-path arrival time (ps)           21993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81  21118  21993  975550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 975660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21883
-------------------------------------   ----- 
End-of-path arrival time (ps)           21883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell59   4021  21883  975660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 975660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21883
-------------------------------------   ----- 
End-of-path arrival time (ps)           21883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell64   4021  21883  975660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 975660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21883
-------------------------------------   ----- 
End-of-path arrival time (ps)           21883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell65   4021  21883  975660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 975660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21883
-------------------------------------   ----- 
End-of-path arrival time (ps)           21883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell117   4021  21883  975660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 976222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19   2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell85   3458  21321  976222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 976222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell110   3458  21321  976222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 976222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21321
-------------------------------------   ----- 
End-of-path arrival time (ps)           21321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q              macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9996  10871  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  13216  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    2302  15518  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_is_active\/q             macrocell19    2345  17863  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell120   3458  21321  976222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 976987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20556
-------------------------------------   ----- 
End-of-path arrival time (ps)           20556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74  19681  20556  976987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 976987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20556
-------------------------------------   ----- 
End-of-path arrival time (ps)           20556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86  19681  20556  976987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 976987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20556
-------------------------------------   ----- 
End-of-path arrival time (ps)           20556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97  19681  20556  976987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 976987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20556
-------------------------------------   ----- 
End-of-path arrival time (ps)           20556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98  19681  20556  976987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 977534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20009
-------------------------------------   ----- 
End-of-path arrival time (ps)           20009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82  19134  20009  977534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 977534p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20009
-------------------------------------   ----- 
End-of-path arrival time (ps)           20009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108  19134  20009  977534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 977567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19976
-------------------------------------   ----- 
End-of-path arrival time (ps)           19976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66  19101  19976  977567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 977567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19976
-------------------------------------   ----- 
End-of-path arrival time (ps)           19976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102  19101  19976  977567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 977579p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19964
-------------------------------------   ----- 
End-of-path arrival time (ps)           19964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100  19089  19964  977579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 977651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19892
-------------------------------------   ----- 
End-of-path arrival time (ps)           19892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68  19017  19892  977651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 977651p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19892
-------------------------------------   ----- 
End-of-path arrival time (ps)           19892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  19017  19892  977651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 978205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19338
-------------------------------------   ----- 
End-of-path arrival time (ps)           19338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  18463  19338  978205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 978205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19338
-------------------------------------   ----- 
End-of-path arrival time (ps)           19338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121  18463  19338  978205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 978600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18943
-------------------------------------   ----- 
End-of-path arrival time (ps)           18943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  18068  18943  978600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 978600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18943
-------------------------------------   ----- 
End-of-path arrival time (ps)           18943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  18068  18943  978600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 978600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18943
-------------------------------------   ----- 
End-of-path arrival time (ps)           18943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83  18068  18943  978600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 978600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18943
-------------------------------------   ----- 
End-of-path arrival time (ps)           18943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  18068  18943  978600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 978619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18924
-------------------------------------   ----- 
End-of-path arrival time (ps)           18924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71  18049  18924  978619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 978619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18924
-------------------------------------   ----- 
End-of-path arrival time (ps)           18924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80  18049  18924  978619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 978619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18924
-------------------------------------   ----- 
End-of-path arrival time (ps)           18924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112  18049  18924  978619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 979218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18325
-------------------------------------   ----- 
End-of-path arrival time (ps)           18325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66  17450  18325  979218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 979218p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18325
-------------------------------------   ----- 
End-of-path arrival time (ps)           18325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102  17450  18325  979218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 979222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71  17446  18321  979222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 979222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  17446  18321  979222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 979222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18321
-------------------------------------   ----- 
End-of-path arrival time (ps)           18321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112  17446  18321  979222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979290p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18253
-------------------------------------   ----- 
End-of-path arrival time (ps)           18253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94  17378  18253  979290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 979300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71  17368  18243  979300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 979300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80  17368  18243  979300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 979300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18243
-------------------------------------   ----- 
End-of-path arrival time (ps)           18243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112  17368  18243  979300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 979719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17824
-------------------------------------   ----- 
End-of-path arrival time (ps)           17824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94  16949  17824  979719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 979887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100  16781  17656  979887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 979900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87  16768  17643  979900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 979900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89  16768  17643  979900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 979900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96  16768  17643  979900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 979907p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17636
-------------------------------------   ----- 
End-of-path arrival time (ps)           17636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91  16761  17636  979907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 979907p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17636
-------------------------------------   ----- 
End-of-path arrival time (ps)           17636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113  16761  17636  979907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17497
-------------------------------------   ----- 
End-of-path arrival time (ps)           17497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  16622  17497  980046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17497
-------------------------------------   ----- 
End-of-path arrival time (ps)           17497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81  16622  17497  980046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17379
-------------------------------------   ----- 
End-of-path arrival time (ps)           17379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114  16504  17379  980164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17379
-------------------------------------   ----- 
End-of-path arrival time (ps)           17379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118  16504  17379  980164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 980391p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17152
-------------------------------------   ----- 
End-of-path arrival time (ps)           17152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94  16277  17152  980391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 980660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16883
-------------------------------------   ----- 
End-of-path arrival time (ps)           16883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100  16008  16883  980660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16824
-------------------------------------   ----- 
End-of-path arrival time (ps)           16824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73  15949  16824  980719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 980719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16824
-------------------------------------   ----- 
End-of-path arrival time (ps)           16824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84  15949  16824  980719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 980719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16824
-------------------------------------   ----- 
End-of-path arrival time (ps)           16824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105  15949  16824  980719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 980719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16824
-------------------------------------   ----- 
End-of-path arrival time (ps)           16824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115  15949  16824  980719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 980926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16617
-------------------------------------   ----- 
End-of-path arrival time (ps)           16617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103  15742  16617  980926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 981138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16022
-------------------------------------   ----- 
End-of-path arrival time (ps)           16022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  981138  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/main_1      macrocell20    8639   9486  981138  RISE       1
\ADC_UI:bSAR_SEQ:cnt_enable\/q           macrocell20    2345  11831  981138  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/enable  count7cell     4191  16022  981138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16370
-------------------------------------   ----- 
End-of-path arrival time (ps)           16370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71  15495  16370  981173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16370
-------------------------------------   ----- 
End-of-path arrival time (ps)           16370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80  15495  16370  981173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16370
-------------------------------------   ----- 
End-of-path arrival time (ps)           16370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112  15495  16370  981173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 981190p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16353
-------------------------------------   ----- 
End-of-path arrival time (ps)           16353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94  15478  16353  981190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 981608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15935
-------------------------------------   ----- 
End-of-path arrival time (ps)           15935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106  15060  15935  981608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 981608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15935
-------------------------------------   ----- 
End-of-path arrival time (ps)           15935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109  15060  15935  981608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 981841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15702
-------------------------------------   ----- 
End-of-path arrival time (ps)           15702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100  14827  15702  981841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71  14825  15700  981843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80  14825  15700  981843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 981843p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15700
-------------------------------------   ----- 
End-of-path arrival time (ps)           15700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  14825  15700  981843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15688
-------------------------------------   ----- 
End-of-path arrival time (ps)           15688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66  14813  15688  981855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15688
-------------------------------------   ----- 
End-of-path arrival time (ps)           15688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102  14813  15688  981855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15552
-------------------------------------   ----- 
End-of-path arrival time (ps)           15552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66  14677  15552  981991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15552
-------------------------------------   ----- 
End-of-path arrival time (ps)           15552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102  14677  15552  981991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 982114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15429
-------------------------------------   ----- 
End-of-path arrival time (ps)           15429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106  14554  15429  982114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 982114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15429
-------------------------------------   ----- 
End-of-path arrival time (ps)           15429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109  14554  15429  982114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15415
-------------------------------------   ----- 
End-of-path arrival time (ps)           15415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  14540  15415  982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15415
-------------------------------------   ----- 
End-of-path arrival time (ps)           15415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  14540  15415  982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15415
-------------------------------------   ----- 
End-of-path arrival time (ps)           15415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103  14540  15415  982128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 982199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15344
-------------------------------------   ----- 
End-of-path arrival time (ps)           15344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69  14469  15344  982199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15344
-------------------------------------   ----- 
End-of-path arrival time (ps)           15344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99  14469  15344  982199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982199p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15344
-------------------------------------   ----- 
End-of-path arrival time (ps)           15344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103  14469  15344  982199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 982253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15290
-------------------------------------   ----- 
End-of-path arrival time (ps)           15290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66  14415  15290  982253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982253p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15290
-------------------------------------   ----- 
End-of-path arrival time (ps)           15290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102  14415  15290  982253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 982402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85  14266  15141  982402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 982402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110  14266  15141  982402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 982402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120  14266  15141  982402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982413p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15130
-------------------------------------   ----- 
End-of-path arrival time (ps)           15130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100  14255  15130  982413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 982514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15029
-------------------------------------   ----- 
End-of-path arrival time (ps)           15029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94  14154  15029  982514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 982682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91  13986  14861  982682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982682p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  13986  14861  982682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77  13454  14329  983214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81  13454  14329  983214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72  13245  14120  983423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  13245  14120  983423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 983423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83  13245  14120  983423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  13245  14120  983423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13954
-------------------------------------   ----- 
End-of-path arrival time (ps)           13954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87  13079  13954  983589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13954
-------------------------------------   ----- 
End-of-path arrival time (ps)           13954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89  13079  13954  983589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13954
-------------------------------------   ----- 
End-of-path arrival time (ps)           13954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96  13079  13954  983589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 983781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13762
-------------------------------------   ----- 
End-of-path arrival time (ps)           13762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101  12887  13762  983781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13762
-------------------------------------   ----- 
End-of-path arrival time (ps)           13762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111  12887  13762  983781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 983989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13554
-------------------------------------   ----- 
End-of-path arrival time (ps)           13554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68  12679  13554  983989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13554
-------------------------------------   ----- 
End-of-path arrival time (ps)           13554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  12679  13554  983989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69  12600  13475  984068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  12600  13475  984068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13475
-------------------------------------   ----- 
End-of-path arrival time (ps)           13475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103  12600  13475  984068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106  12581  13456  984087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984087p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109  12581  13456  984087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69  12577  13452  984091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99  12577  13452  984091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103  12577  13452  984091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91  12571  13446  984097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113  12571  13446  984097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106  12570  13445  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109  12570  13445  984098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77  12566  13441  984102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81  12566  13441  984102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 984398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78  12270  13145  984398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121  12270  13145  984398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87  12038  12913  984630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89  12038  12913  984630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96  12038  12913  984630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12571
-------------------------------------   ----- 
End-of-path arrival time (ps)           12571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73  11696  12571  984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12571
-------------------------------------   ----- 
End-of-path arrival time (ps)           12571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84  11696  12571  984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12571
-------------------------------------   ----- 
End-of-path arrival time (ps)           12571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105  11696  12571  984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 984972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12571
-------------------------------------   ----- 
End-of-path arrival time (ps)           12571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115  11696  12571  984972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12499
-------------------------------------   ----- 
End-of-path arrival time (ps)           12499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66  11624  12499  985044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell66         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12499
-------------------------------------   ----- 
End-of-path arrival time (ps)           12499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  11624  12499  985044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell102        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12496
-------------------------------------   ----- 
End-of-path arrival time (ps)           12496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94  11621  12496  985047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell94         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71  11605  12480  985063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell71         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80  11605  12480  985063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell80         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985063p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12480
-------------------------------------   ----- 
End-of-path arrival time (ps)           12480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  11605  12480  985063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell112        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985067p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12476
-------------------------------------   ----- 
End-of-path arrival time (ps)           12476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100  11601  12476  985067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell100        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  11474  12349  985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 985194p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12349
-------------------------------------   ----- 
End-of-path arrival time (ps)           12349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118  11474  12349  985194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59  11381  12256  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64  11381  12256  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65  11381  12256  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985287p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117  11381  12256  985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985442p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12101
-------------------------------------   ----- 
End-of-path arrival time (ps)           12101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68  11226  12101  985442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985442p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12101
-------------------------------------   ----- 
End-of-path arrival time (ps)           12101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92  11226  12101  985442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73  10920  11795  985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84  10920  11795  985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105  10920  11795  985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115  10920  11795  985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11653
-------------------------------------   ----- 
End-of-path arrival time (ps)           11653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68  10778  11653  985890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11653
-------------------------------------   ----- 
End-of-path arrival time (ps)           11653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92  10778  11653  985890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73  10728  11603  985940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84  10728  11603  985940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105  10728  11603  985940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 985940p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115  10728  11603  985940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114  10717  11592  985951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 985951p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118  10717  11592  985951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  10683  11558  985985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  10683  11558  985985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11477
-------------------------------------   ----- 
End-of-path arrival time (ps)           11477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78  10602  11477  986066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11477
-------------------------------------   ----- 
End-of-path arrival time (ps)           11477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121  10602  11477  986066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74  10541  11416  986127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86  10541  11416  986127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97  10541  11416  986127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11416
-------------------------------------   ----- 
End-of-path arrival time (ps)           11416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98  10541  11416  986127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106  10504  11379  986164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11379
-------------------------------------   ----- 
End-of-path arrival time (ps)           11379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109  10504  11379  986164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  981138  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/load  count7cell     9215  10062  986178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  10286  11161  986382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  10286  11161  986382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83  10286  11161  986382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  10286  11161  986382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11092
-------------------------------------   ----- 
End-of-path arrival time (ps)           11092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78  10217  11092  986451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11092
-------------------------------------   ----- 
End-of-path arrival time (ps)           11092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121  10217  11092  986451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68  10048  10923  986620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10923
-------------------------------------   ----- 
End-of-path arrival time (ps)           10923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92  10048  10923  986620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78  10021  10896  986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell78         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 986647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121  10021  10896  986647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell121        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82   9983  10858  986685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   9983  10858  986685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93   9819  10694  986849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 986862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10681
-------------------------------------   ----- 
End-of-path arrival time (ps)           10681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75   9806  10681  986862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69   9708  10583  986960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell69         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99   9708  10583  986960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell99         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   9708  10583  986960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell103        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987013p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93   9655  10530  987013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68   9479  10354  987189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell68         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92   9479  10354  987189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell92         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106   9428  10303  987240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell106        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109   9428  10303  987240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell109        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10108
-------------------------------------   ----- 
End-of-path arrival time (ps)           10108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70   9233  10108  987435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10108
-------------------------------------   ----- 
End-of-path arrival time (ps)           10108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90   9233  10108  987435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10108
-------------------------------------   ----- 
End-of-path arrival time (ps)           10108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95   9233  10108  987435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72   9025   9900  987643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell72         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76   9025   9900  987643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell76         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83   9025   9900  987643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell83         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93   9025   9900  987643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell93         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82   8918   9793  987750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108   8918   9793  987750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74   8914   9789  987754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86   8914   9789  987754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97   8914   9789  987754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98   8914   9789  987754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987863p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88   8805   9680  987863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987863p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116   8805   9680  987863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 987878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114   8790   9665  987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9665
-------------------------------------   ---- 
End-of-path arrival time (ps)           9665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118   8790   9665  987878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73   8779   9654  987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84   8779   9654  987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105   8779   9654  987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115   8779   9654  987889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77   8762   9637  987906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell77         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81   8762   9637  987906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell81         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 987953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  987953  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     9730  10577  987953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60   8673   9548  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62   8673   9548  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 987995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9548
-------------------------------------   ---- 
End-of-path arrival time (ps)           9548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79   8673   9548  987995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88   8665   9540  988003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116   8665   9540  988003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988278p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114   8390   9265  988278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988278p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118   8390   9265  988278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73   8375   9250  988293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell73         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 988293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84   8375   9250  988293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell84         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   8375   9250  988293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell105        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988293p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9250
-------------------------------------   ---- 
End-of-path arrival time (ps)           9250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115   8375   9250  988293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell115        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 988432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114   8236   9111  988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell114        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988432p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118   8236   9111  988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell118        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87   8232   9107  988436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell87         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89   8232   9107  988436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell89         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96   8232   9107  988436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell96         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 988504p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10026
-------------------------------------   ----- 
End-of-path arrival time (ps)           10026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  987953  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clk_en      statuscell1    9179  10026  988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75   8129   9004  988539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61   8126   9001  988542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9001
-------------------------------------   ---- 
End-of-path arrival time (ps)           9001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63   8126   9001  988542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91   7809   8684  988859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell91         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113   7809   8684  988859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell113        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85   7709   8584  988959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110   7709   8584  988959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988959p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120   7709   8584  988959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74   7694   8569  988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86   7694   8569  988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97   7694   8569  988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98   7694   8569  988974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   7693   8568  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108   7693   8568  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989081p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101   7587   8462  989081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989081p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111   7587   8462  989081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75   7563   8438  989105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101   7505   8380  989163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111   7505   8380  989163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   7487   8362  989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64   7487   8362  989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65   7487   8362  989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117   7487   8362  989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70   7402   8277  989266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90   7402   8277  989266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95   7402   8277  989266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 989284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60   7384   8259  989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62   7384   8259  989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79   7384   8259  989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88   7354   8229  989314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116   7354   8229  989314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104   7318   8193  989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119   7318   8193  989350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67   7303   8178  989365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107   7303   8178  989365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   7303   8178  989365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 989370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60   7298   8173  989370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62   7298   8173  989370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79   7298   8173  989370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/tc
Path End       : \ADC_UI:soc_out\/main_5
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 989417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/tc  count7cell     1440   1440  989417  RISE       1
\ADC_UI:soc_out\/main_5              macrocell126   6686   8126  989417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59   7030   7905  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64   7030   7905  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65   7030   7905  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117   7030   7905  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70   7003   7878  989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 989665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90   7003   7878  989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95   7003   7878  989665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67   6821   7696  989847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107   6821   7696  989847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122   6821   7696  989847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104   6784   7659  989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119   6784   7659  989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101   6745   7620  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111   6745   7620  989923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59   6727   7602  989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64   6727   7602  989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65   6727   7602  989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117   6727   7602  989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74   6634   7509  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86   6634   7509  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97   6634   7509  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990034p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98   6634   7509  990034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85   6633   7508  990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110   6633   7508  990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120   6633   7508  990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88   6558   7433  990110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990110p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116   6558   7433  990110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61   6554   7429  990114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63   6554   7429  990114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 990414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85   6254   7129  990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110   6254   7129  990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120   6254   7129  990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82   5676   6551  990992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57     875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108   5676   6551  990992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70   5621   6496  991047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90   5621   6496  991047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95   5621   6496  991047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6485
-------------------------------------   ---- 
End-of-path arrival time (ps)           6485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75   5610   6485  991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  964578  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   4797   6157  991386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 991451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60   5217   6092  991451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62   5217   6092  991451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 991451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79   5217   6092  991451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67   5214   6089  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107   5214   6089  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122   5214   6089  991454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61   5152   6027  991516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63   5152   6027  991516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1072/q
Path End       : \ADC_UI:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_UI:bSAR_SEQ:EOCSts\/clock
Path slack     : 991551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_1072/q                         macrocell123    875    875  991551  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/status_0  statuscell1    7224   8099  991551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88   4974   5849  991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116   4974   5849  991694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1072/clk_en
Capture Clock  : Net_1072/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  987953  RISE       1
Net_1072/clk_en                      macrocell123   5986   6833  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  987953  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   5986   6833  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:soc_out\/clk_en
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  987953  RISE       1
\ADC_UI:soc_out\/clk_en              macrocell126   5986   6833  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_UI:bSAR_SEQ:state_1\/clk_en
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 991697p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  987953  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clk_en     macrocell127   5986   6833  991697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67   4943   5818  991725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107   4943   5818  991725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   4943   5818  991725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell82         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell108        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell74         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell86         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell97         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98   4898   5773  991770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell98         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 991773p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104   4895   5770  991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 991773p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119   4895   5770  991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67   4882   5757  991786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107   4882   5757  991786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55     875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122   4882   5757  991786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61   4793   5668  991875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q        macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63   4793   5668  991875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70   4733   5608  991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90   4733   5608  991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991935p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95   4733   5608  991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 992035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59   4633   5508  992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 992035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64   4633   5508  992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 992035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q        macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65   4633   5508  992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 992035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117   4633   5508  992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 992142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104   4526   5401  992142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 992142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119   4526   5401  992142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67   4520   5395  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell67         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107   4520   5395  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell107        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 992148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56     875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122   4520   5395  992148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell122        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 992209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104   4459   5334  992209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 992209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119   4459   5334  992209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 992244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   4424   5299  992244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q        macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62   4424   5299  992244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 992244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    875    875  962380  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79   4424   5299  992244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60   4412   5287  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell60         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q        macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62   4412   5287  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell62         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79   4412   5287  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell79         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88   4412   5287  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell88         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 992256p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116   4412   5287  992256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell116        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 992429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   4239   5114  992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110   4239   5114  992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120   4239   5114  992429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104   4238   5113  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell104        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/q         macrocell58     875    875  962023  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119   4238   5113  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell119        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_0
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 992573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q                macrocell126    875    875  992573  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_0  macrocell127   4095   4970  992573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:soc_out\/q
Path End       : \ADC_UI:soc_out\/main_0
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 992590p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:soc_out\/q       macrocell126    875    875  992573  RISE       1
\ADC_UI:soc_out\/main_0  macrocell126   4078   4953  992590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75   4072   4947  992596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 992607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61   4061   4936  992607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell61         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 992607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/q        macrocell57    875    875  959165  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63   4061   4936  992607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell63         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 992624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101   4044   4919  992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992624p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/q         macrocell53     875    875  964923  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111   4044   4919  992624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  964733  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   3550   4910  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_2
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 992763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  981138  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_2     macrocell127   3933   4780  992763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_UI:soc_out\/main_2
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 992786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_1  controlcell2    847    847  981138  RISE       1
\ADC_UI:soc_out\/main_2              macrocell126   3910   4757  992786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75   3806   4681  992862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell75         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 992875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70   3793   4668  992875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell70         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 992875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90   3793   4668  992875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell90         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 992875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    875    875  962547  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95   3793   4668  992875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell95         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 993113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101   3555   4430  993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell101        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 993113p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111   3555   4430  993113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell111        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 993116p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85   3552   4427  993116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell85         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 993116p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110   3552   4427  993116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell110        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 993116p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120   3552   4427  993116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell120        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 993120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59   3548   4423  993120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell59         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 993120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64   3548   4423  993120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell64         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 993120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q        macrocell54    875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65   3548   4423  993120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell65         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 993120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:AMuxHw_2_Decoder_old_id_4\/q         macrocell54     875    875  965615  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117   3548   4423  993120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell117        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 993236p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  965613  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   2947   4307  993236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 993262p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  965791  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   2921   4281  993262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell57         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 993551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  965292  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   2632   3992  993551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell58         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 993871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  964377  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   2312   3672  993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:bSAR_SEQ:state_1\/main_3
Capture Clock  : \ADC_UI:bSAR_SEQ:state_1\/clock_0
Path slack     : 993873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q       macrocell127    875    875  993873  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/main_3  macrocell127   2795   3670  993873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:state_1\/q
Path End       : \ADC_UI:soc_out\/main_4
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 993885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:state_1\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:state_1\/q  macrocell127    875    875  993873  RISE       1
\ADC_UI:soc_out\/main_4      macrocell126   2783   3658  993885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1072/main_1
Capture Clock  : Net_1072/clock_0
Path slack     : 994367p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:nrq_reg\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:nrq_reg\/q  macrocell125    875    875  994367  RISE       1
Net_1072/main_1              macrocell123   2301   3176  994367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1072/clock_0                                           macrocell123        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_UI:bSAR_SEQ:CtrlReg\/control_2
Path End       : \ADC_UI:soc_out\/main_3
Capture Clock  : \ADC_UI:soc_out\/clock_0
Path slack     : 994387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_UI_IntClock:R#1 vs. ADC_UI_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3156
-------------------------------------   ---- 
End-of-path arrival time (ps)           3156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_UI:bSAR_SEQ:CtrlReg\/control_2  controlcell2    847    847  994387  RISE       1
\ADC_UI:soc_out\/main_3              macrocell126   2309   3156  994387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_UI:soc_out\/clock_0                                   macrocell126        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3981342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16228
-------------------------------------   ----- 
End-of-path arrival time (ps)           16228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q                      macrocell40      875    875  3981342  RISE       1
Net_693/main_0                                macrocell10     8585   9460  3981342  RISE       1
Net_693/q                                     macrocell10     2345  11805  3981342  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   4423  16228  3981342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3983047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13193
-------------------------------------   ----- 
End-of-path arrival time (ps)           13193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q            macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_1  macrocell7    6326   7201  3983047  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell7    2345   9546  3983047  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    3647  13193  3983047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3983660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12130
-------------------------------------   ----- 
End-of-path arrival time (ps)           12130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3983660  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell4      3658   5418  3983660  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell4      2345   7763  3983660  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   4367  12130  3983660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3983783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15867
-------------------------------------   ----- 
End-of-path arrival time (ps)           15867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3983783  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_2                 macrocell5      4345   6855  3983783  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q                      macrocell5      2345   9200  3983783  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0                 statusicell1    6666  15867  3983783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3983846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2430
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997570

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13724
-------------------------------------   ----- 
End-of-path arrival time (ps)           13724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q                      macrocell26      875    875  3983846  RISE       1
Net_86/main_0                                 macrocell2      7647   8522  3983846  RISE       1
Net_86/q                                      macrocell2      2345  10867  3983846  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2858  13724  3983846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984167p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           11503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                      macrocell42      875    875  3984167  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_1           macrocell11     5987   6862  3984167  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell11     2345   9207  3984167  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2295  11503  3984167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3984186p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12054
-------------------------------------   ----- 
End-of-path arrival time (ps)           12054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell15   5158   6033  3984186  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell15   2345   8378  3984186  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    3676  12054  3984186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q                      macrocell29      875    875  3984307  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_2           macrocell3      3720   4595  3984307  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell3      2345   6940  3984307  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   4423  11363  3984307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3984687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14963
-------------------------------------   ----- 
End-of-path arrival time (ps)           14963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q        macrocell42     875    875  3984167  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_1  macrocell13    8875   9750  3984687  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q       macrocell13    2345  12095  3984687  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0  statusicell3   2868  14963  3984687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3985055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                      macrocell130      875    875  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/main_1           macrocell23      5094   5969  3985055  RISE       1
\UART_MIDITX:BUART:counter_load_not\/q                macrocell23      2345   8314  3985055  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2300  10615  3985055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3985158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3981342  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell45  11510  12385  3985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3985158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q              macrocell40    875    875  3981342  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell48  11510  12385  3985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3985158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12385
-------------------------------------   ----- 
End-of-path arrival time (ps)           12385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q               macrocell40    875    875  3981342  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell51  11510  12385  3985158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 3985168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12375
-------------------------------------   ----- 
End-of-path arrival time (ps)           12375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q           macrocell40    875    875  3981342  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell52  11500  12375  3985168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986500p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9290
-------------------------------------   ---- 
End-of-path arrival time (ps)           9290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986500  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     2302   4062  3986500  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell12     2345   6407  3986500  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2883   9290  3986500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3987608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8182
-------------------------------------   ---- 
End-of-path arrival time (ps)           8182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3984112  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   7307   8182  3987608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3987856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3986082  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell42     7177   9687  3987856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3987986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell47   8682   9557  3987986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3988267p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q                macrocell129      875    875  3986217  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   6648   7523  3988267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:txn\/main_2
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3988307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell42    875    875  3984167  RISE       1
\MIDI2_UART:BUART:txn\/main_2    macrocell40   8361   9236  3988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3988307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9236
-------------------------------------   ---- 
End-of-path arrival time (ps)           9236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984167  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell43   8361   9236  3988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3988489p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3986217  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_0  macrocell131   8179   9054  3988489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3988489p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q      macrocell129    875    875  3986217  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_0  macrocell132   8179   9054  3988489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3988497p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3986217  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_0  macrocell130   8171   9046  3988497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxSts\/clock
Path slack     : 3988520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3988520  RISE       1
\UART_MIDITX:BUART:tx_status_0\/main_3                 macrocell24      3960   6470  3988520  RISE       1
\UART_MIDITX:BUART:tx_status_0\/q                      macrocell24      2345   8815  3988520  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/status_0                 statusicell7     2314  11130  3988520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3988814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3983846  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0  macrocell35   7854   8729  3988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3988828p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q               macrocell26    875    875  3983846  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0  macrocell38   7840   8715  3988828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 3988828p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q           macrocell26    875    875  3983846  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell39   7840   8715  3988828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3988971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10679
-------------------------------------   ----- 
End-of-path arrival time (ps)           10679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3988971  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell16     2923   5433  3988971  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell16     2345   7778  3988971  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    2901  10679  3988971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell42      875    875  3984167  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5647   6522  3989268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3989307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell36      875    875  3989307  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5608   6483  3989307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3989556p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10094
-------------------------------------   ----- 
End-of-path arrival time (ps)           10094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  3989556  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell8      2300   4810  3989556  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell8      2345   7155  3989556  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2939  10094  3989556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3989741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q              macrocell26    875    875  3983846  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0  macrocell32   6927   7802  3989741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3989911p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q                macrocell130      875    875  3985055  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   5004   5879  3989911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell45      875    875  3985623  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4714   5589  3990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990256p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell34   6412   7287  3990256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990309p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell41      875    875  3986021  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4606   5481  3990309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell47   6341   7216  3990327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3990488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3989307  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3   macrocell32   6180   7055  3990488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell46      875    875  3989895  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6413   7288  3990522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3990653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6890
-------------------------------------   ---- 
End-of-path arrival time (ps)           6890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3989307  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3   macrocell35   6015   6890  3990653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3990688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3983783  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell28     4345   6855  3990688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3990862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985326  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_3  macrocell131   5806   6681  3990862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3990862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q      macrocell131    875    875  3985326  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_3  macrocell132   5806   6681  3990862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell31      875    875  3984112  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4044   4919  3990871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:txn\/main_4
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3990904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q  macrocell131    875    875  3985326  RISE       1
\UART_MIDITX:BUART:txn\/main_4    macrocell128   5764   6639  3990904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3990904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985326  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_3  macrocell129   5764   6639  3990904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell49      875    875  3990932  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3983   4858  3990932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:txn\/main_1
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3991071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell41    875    875  3986021  RISE       1
\MIDI2_UART:BUART:txn\/main_1    macrocell40   5597   6472  3991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3991071p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6472
-------------------------------------   ---- 
End-of-path arrival time (ps)           6472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986021  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell43   5597   6472  3991071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991133p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3986080  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell41   5535   6410  3991133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991133p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3986080  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell42   5535   6410  3991133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3991151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   2510   2510  3988520  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_3                  macrocell130     3882   6392  3991151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3989307  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell34   5469   6344  3991199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991207p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3983660  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell30     4576   6336  3991207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991241p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell45   5427   6302  3991241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991241p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell46   5427   6302  3991241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991241p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell48   5427   6302  3991241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991241p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell51   5427   6302  3991241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991268p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell27      875    875  3984334  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3647   4522  3991268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MIDITX:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991334p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987223  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4326   4456  3991334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3991345p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987223  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_2               macrocell131     6068   6198  3991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3991345p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987223  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_2                macrocell132     6068   6198  3991345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3991354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987223  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_2               macrocell130     6059   6189  3991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell45   5281   6156  3991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell46   5281   6156  3991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell48   5281   6156  3991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell51   5281   6156  3991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell47   5264   6139  3991404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991453p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell28      875    875  3984521  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3462   4337  3991453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991510p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell34   5158   6033  3991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991510p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3984112  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   5158   6033  3991510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MIDITX:BUART:txn\/main_3
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991582p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   3060   3060  3991582  RISE       1
\UART_MIDITX:BUART:txn\/main_3                macrocell128     2901   5961  3991582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:txn\/main_2
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3991593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q  macrocell130    875    875  3985055  RISE       1
\UART_MIDITX:BUART:txn\/main_2    macrocell128   5075   5950  3991593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3991593p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985055  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_1  macrocell129   5075   5950  3991593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI1_UART:BUART:txn\/main_3
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3991649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3991649  RISE       1
\MIDI1_UART:BUART:txn\/main_3                macrocell26     2834   5894  3991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991704p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell47    875    875  3984381  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   4964   5839  3991704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:txn\/main_5
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3991956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell30    875    875  3985632  RISE       1
\MIDI1_UART:BUART:txn\/main_5   macrocell26   4712   5587  3991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell32      875    875  3983047  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2912   3787  3992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:txn\/main_5
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992035p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell44    875    875  3985999  RISE       1
\MIDI2_UART:BUART:txn\/main_5   macrocell40   4633   5508  3992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992035p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3985999  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell43   4633   5508  3992035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992132p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990932  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell47   4536   5411  3992132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell37   4505   5380  3992163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:txn\/main_1
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q  macrocell129    875    875  3986217  RISE       1
\UART_MIDITX:BUART:txn\/main_1    macrocell128   4495   5370  3992173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_1\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_1\/q       macrocell129    875    875  3986217  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_0  macrocell129   4495   5370  3992173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992176p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell32   4492   5367  3992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MIDI2_UART:BUART:txn\/main_3
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3992243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3992243  RISE       1
\MIDI2_UART:BUART:txn\/main_3                macrocell40     2240   5300  3992243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992307p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell37   4361   5236  3992307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992316p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5  macrocell32   4352   5227  3992316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:txn\/main_6
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3992413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q  macrocell132    875    875  3992413  RISE       1
\UART_MIDITX:BUART:txn\/main_6   macrocell128   4255   5130  3992413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3992413p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992413  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_5  macrocell129   4255   5130  3992413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992461  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell32   3722   5082  3992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992461  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell34   3669   5029  3992514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985632  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell27   4132   5007  3992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985632  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell28   4132   5007  3992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell30    875    875  3985632  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell29   4132   5007  3992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986500  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell44     3195   4955  3992588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell37   4063   4938  3992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1    macrocell32   4052   4927  3992616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992623p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992623  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8         macrocell32   3560   4920  3992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992634p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992634  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell32   3549   4909  3992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2  macrocell35   3988   4863  3992680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell33   3975   4850  3992693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell38   3975   4850  3992693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992700p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992623  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell34   3483   4843  3992700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992634  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell34   3474   4834  3992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992773p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3992773  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_9         macrocell45   3410   4770  3992773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992773p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3992773  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_8       macrocell46   3410   4770  3992773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992773p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3992773  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9         macrocell48   3410   4770  3992773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990932  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3   macrocell45   3892   4767  3992776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell49    875    875  3990932  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell46   3892   4767  3992776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990932  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3   macrocell48   3892   4767  3992776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992776p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell49    875    875  3990932  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell51   3892   4767  3992776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell34   3867   4742  3992801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992894p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell36    875    875  3989307  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell33   3774   4649  3992894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992894p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell36    875    875  3989307  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell38   3774   4649  3992894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992942  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8         macrocell45   3241   4601  3992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992942  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell46   3241   4601  3992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992942  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8         macrocell48   3241   4601  3992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   3721   4596  3992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell45   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell46   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell48   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell45   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell46   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell48   3226   4586  3992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:txn\/q
Path End       : \UART_MIDITX:BUART:txn\/main_0
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3993037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:txn\/q       macrocell128    875    875  3993037  RISE       1
\UART_MIDITX:BUART:txn\/main_0  macrocell128   3631   4506  3993037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell47   3552   4427  3993116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3993188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    130    130  3987223  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_2               macrocell129     4225   4355  3993188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:txn\/q
Path End       : \MIDI2_UART:BUART:txn\/main_0
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3993204p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:txn\/q       macrocell40    875    875  3981342  RISE       1
\MIDI2_UART:BUART:txn\/main_0  macrocell40   3464   4339  3993204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   3434   4309  3993234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell50         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell33   3405   4280  3993263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4280
-------------------------------------   ---- 
End-of-path arrival time (ps)           4280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell38   3405   4280  3993263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell35   3393   4268  3993275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992461  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell33   2827   4187  3993356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992461  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell35   2804   4164  3993379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993401p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell35   3267   4142  3993401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:txn\/q
Path End       : \MIDI1_UART:BUART:txn\/main_0
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:txn\/q       macrocell26    875    875  3983846  RISE       1
\MIDI1_UART:BUART:txn\/main_0  macrocell26   3266   4141  3993402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell33   3264   4139  3993404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell35    875    875  3984771  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell38   3264   4139  3993404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3993419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993419  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_4               macrocell131     3994   4124  3993419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993542p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992623  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell33   2641   4001  3993542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993547p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992634  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell33   2636   3996  3993547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993550p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992623  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9         macrocell35   2633   3993  3993550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993562p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1360   1360  3992773  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_8         macrocell47   2621   3981  3993562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993562p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992634  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell35   2621   3981  3993562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2  macrocell45   2980   3855  3993688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell46   2980   3855  3993688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2  macrocell48   2980   3855  3993688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell45    875    875  3985623  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell51   2980   3855  3993688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2  macrocell32   2905   3780  3993763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell32    875    875  3983047  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell37   2900   3775  3993768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993839p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3971
-------------------------------------   ---- 
End-of-path arrival time (ps)           3971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell33      875    875  3990389  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3096   3971  3993839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3693
-------------------------------------   ---- 
End-of-path arrival time (ps)           3693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993850  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell49   2333   3693  3993850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3681
-------------------------------------   ---- 
End-of-path arrival time (ps)           3681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992942  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell47   2321   3681  3993862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993863  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell49   2320   3680  3993863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3984307  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell27   2803   3678  3993865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3984307  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell28   2803   3678  3993865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3678
-------------------------------------   ---- 
End-of-path arrival time (ps)           3678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell29    875    875  3984307  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell29   2803   3678  3993865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell33   2797   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1   macrocell38   2797   3672  3993871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3671
-------------------------------------   ---- 
End-of-path arrival time (ps)           3671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell31    875    875  3984112  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1    macrocell35   2796   3671  3993872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993876p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell47   2307   3667  3993876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992957  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell47   2306   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993878  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell36   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993878  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2305   3665  3993878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell49         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993879  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell36   2304   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993879  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell36   2304   3664  3993879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3984334  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell27   2778   3653  3993890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3984334  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell28   2778   3653  3993890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell27    875    875  3984334  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell29   2778   3653  3993890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:txn\/main_4
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3648
-------------------------------------   ---- 
End-of-path arrival time (ps)           3648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell29    875    875  3984307  RISE       1
\MIDI1_UART:BUART:txn\/main_4    macrocell26   2773   3648  3993895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:txn\/main_1
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3993902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell27    875    875  3984334  RISE       1
\MIDI1_UART:BUART:txn\/main_1    macrocell26   2766   3641  3993902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5  macrocell45   2636   3511  3994032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell46   2636   3511  3994032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5  macrocell48   2636   3511  3994032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell48    875    875  3985911  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell51   2636   3511  3994032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_2\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3994033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_2\/q       macrocell131    875    875  3985326  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_4  macrocell130   2635   3510  3994033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3994048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985055  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_1  macrocell131   2620   3495  3994048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_bitclk\/clock_0
Path slack     : 3994048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q      macrocell130    875    875  3985055  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/main_1  macrocell132   2620   3495  3994048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_state_0\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3994049p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_state_0\/q       macrocell130    875    875  3985055  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_1  macrocell130   2619   3494  3994049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_0\/clock_0
Path slack     : 3994059p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992413  RISE       1
\UART_MIDITX:BUART:tx_state_0\/main_5  macrocell130   2609   3484  3994059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_0\/clock_0                     macrocell130        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:tx_bitclk\/q
Path End       : \UART_MIDITX:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MIDITX:BUART:tx_state_2\/clock_0
Path slack     : 3994064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_bitclk\/clock_0                      macrocell132        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:tx_bitclk\/q        macrocell132    875    875  3992413  RISE       1
\UART_MIDITX:BUART:tx_state_2\/main_5  macrocell131   2604   3479  3994064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_2\/clock_0                     macrocell131        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984521  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell27   2590   3465  3994078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984521  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell28   2590   3465  3994078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell28    875    875  3984521  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell29   2590   3465  3994078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:txn\/main_2
Capture Clock  : \MIDI1_UART:BUART:txn\/clock_0
Path slack     : 3994080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell28    875    875  3984521  RISE       1
\MIDI1_UART:BUART:txn\/main_2    macrocell26   2588   3463  3994080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_10
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q           macrocell52    875    875  3994357  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_10  macrocell48   2311   3186  3994357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994361p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell34    875    875  3986168  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell34   2307   3182  3994361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3985999  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell41   2302   3177  3994366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell44    875    875  3985999  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell42   2302   3177  3994366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984167  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell41   2302   3177  3994366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell42    875    875  3984167  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell42   2302   3177  3994366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986021  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell41   2299   3174  3994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell41    875    875  3986021  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell42   2299   3174  3994369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell39    875    875  3994371  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6  macrocell35   2297   3172  3994371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:txn\/main_4
Capture Clock  : \MIDI2_UART:BUART:txn\/clock_0
Path slack     : 3994430p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell43    875    875  3986080  RISE       1
\MIDI2_UART:BUART:txn\/main_4    macrocell40   2238   3113  3994430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:txn\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994430p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell43    875    875  3986080  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell43   2238   3113  3994430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:txn\/main_5
Capture Clock  : \UART_MIDITX:BUART:txn\/clock_0
Path slack     : 3995094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2449
-------------------------------------   ---- 
End-of-path arrival time (ps)           2449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993419  RISE       1
\UART_MIDITX:BUART:txn\/main_5                      macrocell128     2319   2449  3995094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:txn\/clock_0                            macrocell128        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MIDITX:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MIDITX:BUART:tx_state_1\/clock_0
Path slack     : 3995094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2449
-------------------------------------   ---- 
End-of-path arrival time (ps)           2449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_MIDITX:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    130    130  3993419  RISE       1
\UART_MIDITX:BUART:tx_state_1\/main_4               macrocell129     2319   2449  3995094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MIDITX:BUART:tx_state_1\/clock_0                     macrocell129        0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell51     875    875  3995874  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2901   3776  3995874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3996463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell38     875    875  3996463  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   2312   3187  3996463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

