

================================================================
== Vitis HLS Report for 'node6_Pipeline_loop30_loop31_loop32'
================================================================
* Date:           Thu Jun 13 11:27:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53832|    53832|  0.179 ms|  0.179 ms|  53832|  53832|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop30_loop31_loop32  |    53830|    53830|         8|          1|          1|  53824|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      341|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       33|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      313|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      313|      519|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_7ns_11_1_1_U6  |mul_5ns_7ns_11_1_1  |        0|   0|  0|  33|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  33|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+---------------------------------------+---------------------+
    |                 Instance                 |                 Module                |      Expression     |
    +------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U7  |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln218_1_fu_180_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln218_fu_195_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln219_1_fu_285_p2      |         +|   0|  0|  18|          11|           1|
    |add_ln219_fu_241_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln220_fu_279_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln223_1_fu_465_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln223_fu_433_p2        |         +|   0|  0|  20|          13|          13|
    |empty_12_fu_354_p2         |         +|   0|  0|  14|           7|           2|
    |empty_fu_330_p2            |         +|   0|  0|  14|           7|           2|
    |empty_11_fu_340_p2         |         -|   0|  0|  14|           6|           7|
    |empty_13_fu_364_p2         |         -|   0|  0|  14|           6|           7|
    |sub_ln223_1_fu_459_p2      |         -|   0|  0|  16|          16|          16|
    |sub_ln223_fu_423_p2        |         -|   0|  0|  19|          12|          12|
    |and_ln218_fu_227_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |cmp31_not_fu_346_p2        |      icmp|   0|  0|  13|           6|           1|
    |cmp33_not_fu_370_p2        |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln218_fu_174_p2       |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln219_fu_201_p2       |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln220_fu_221_p2       |      icmp|   0|  0|  13|           5|           6|
    |brmerge8_fu_395_p2         |        or|   0|  0|   2|           1|           1|
    |empty_14_fu_381_p2         |        or|   0|  0|   7|           7|           7|
    |or_ln219_fu_247_p2         |        or|   0|  0|   2|           1|           1|
    |tmp_fu_375_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln218_1_fu_233_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln218_fu_207_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln219_1_fu_261_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln219_2_fu_291_p3   |    select|   0|  0|  11|           1|           1|
    |select_ln219_fu_253_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln218_fu_215_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 341|         190|         144|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten19_fu_94   |   9|          2|   11|         22|
    |indvar_flatten32_fu_102  |   9|          2|   16|         32|
    |v100_fu_86               |   9|          2|    5|         10|
    |v112_blk_n               |   9|          2|    1|          2|
    |v98_fu_98                |   9|          2|    6|         12|
    |v99_fu_90                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   48|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln223_1_reg_568               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |brmerge8_reg_564                  |   1|   0|    1|          0|
    |indvar_flatten19_fu_94            |  11|   0|   11|          0|
    |indvar_flatten32_fu_102           |  16|   0|   16|          0|
    |mul_ln226_reg_559                 |  11|   0|   11|          0|
    |select_ln218_1_reg_539            |   6|   0|    6|          0|
    |select_ln219_1_reg_552            |   6|   0|    6|          0|
    |select_ln219_reg_546              |   5|   0|    5|          0|
    |v100_fu_86                        |   5|   0|    5|          0|
    |v102_reg_593                      |  32|   0|   32|          0|
    |v103_load_reg_583                 |  32|   0|   32|          0|
    |v94_addr_reg_588                  |  16|   0|   16|          0|
    |v98_fu_98                         |   6|   0|    6|          0|
    |v99_fu_90                         |   6|   0|    6|          0|
    |brmerge8_reg_564                  |  64|  32|    1|          0|
    |select_ln219_1_reg_552            |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 313|  64|  192|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  node6_Pipeline_loop30_loop31_loop32|  return value|
|v112_din             |  out|   32|     ap_fifo|                                 v112|       pointer|
|v112_num_data_valid  |   in|   17|     ap_fifo|                                 v112|       pointer|
|v112_fifo_cap        |   in|   17|     ap_fifo|                                 v112|       pointer|
|v112_full_n          |   in|    1|     ap_fifo|                                 v112|       pointer|
|v112_write           |  out|    1|     ap_fifo|                                 v112|       pointer|
|v103_address0        |  out|   16|   ap_memory|                                 v103|         array|
|v103_ce0             |  out|    1|   ap_memory|                                 v103|         array|
|v103_q0              |   in|   32|   ap_memory|                                 v103|         array|
|v94_address0         |  out|   16|   ap_memory|                                  v94|         array|
|v94_ce0              |  out|    1|   ap_memory|                                  v94|         array|
|v94_we0              |  out|    1|   ap_memory|                                  v94|         array|
|v94_d0               |  out|   32|   ap_memory|                                  v94|         array|
|v94_address1         |  out|   16|   ap_memory|                                  v94|         array|
|v94_ce1              |  out|    1|   ap_memory|                                  v94|         array|
|v94_q1               |   in|   32|   ap_memory|                                  v94|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

