Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6162636FB9F
	for <lists+qemu-devel@lfdr.de>; Fri, 30 Apr 2021 15:39:20 +0200 (CEST)
Received: from localhost ([::1]:34828 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1lcTMV-0000Ro-1f
	for lists+qemu-devel@lfdr.de; Fri, 30 Apr 2021 09:39:19 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:40446)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1lcTBd-0005zd-Uf
 for qemu-devel@nongnu.org; Fri, 30 Apr 2021 09:28:05 -0400
Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c]:41955)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1lcTBT-0003xf-5S
 for qemu-devel@nongnu.org; Fri, 30 Apr 2021 09:28:05 -0400
Received: by mail-wm1-x32c.google.com with SMTP id
 t11-20020a05600c198bb02901476e13296aso1111125wmq.0
 for <qemu-devel@nongnu.org>; Fri, 30 Apr 2021 06:27:52 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=from:to:subject:date:message-id:in-reply-to:references:mime-version
 :content-transfer-encoding;
 bh=ILpSmeJTPLM2v5QVwpSeaY3R9jeZZgf64RSp8bd/BBg=;
 b=UV+aoBGHaJMlDwUrQ92RTWbf0lUYSP0NInqVOr6XqhwOUCwbPxFA+lKtS5KLvT+M0E
 vmdy86gxPU/gXr4T2CwnAVDZVFkoQRSQPQDztSB7rdfThi2CVTNhWoiw8BazObTPBrg+
 SoWO4nA+Sxu4mJfl5Dya8IzDKLgX6/UrcLjhA/dN1rL56FBULNRZ1etD+OffCCP9Zs1j
 CgvZHQcFyTDmI+ewJoW8/o8mLHVCFtxtJ89qUQyb2pttYPkipAgrGL4xYMIUgWlIfAt/
 X/pgPozxER8ogm70zb+hTtumHINlz3dD3bOAf5etiSL40grBmRlV+3Nkf9CzaAg7NMJ5
 wXAw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to
 :references:mime-version:content-transfer-encoding;
 bh=ILpSmeJTPLM2v5QVwpSeaY3R9jeZZgf64RSp8bd/BBg=;
 b=P5cZc/u43aU0vI5SF6S2dbLJxKqINXGXQj7o09VOT9sfAMi1yji3wPMZElSRSBirlU
 471RV1XUUOnGkNhn1NOZnjOk90mkW0U+b7SuG8h7iEZDCeV0AqYDiefcFnMknNCGSCDI
 2S+CGh+9wHyNsCji56HMNigCDWAmnbPrYPVeLXXvNT1zO+L4g/DcDxH4YFjY8gF5o9Di
 qHhEAN117OYtLD1YY2Hsws1t78DXjL6jow9fLy/tqMcGDxMBW5SF/bz0xZMH8LrXGlR9
 orbLv72MGjA99BEHZNchJNZ8pTqGWa2H+hKievgb/kUGlE043Zo4+wZVd4iGicLFgSIp
 +Bzw==
X-Gm-Message-State: AOAM533scV4iB+rjClgE27sHRbkWADF6crYDRxPlruRkDX40CNWvLlW9
 vgJi3O3a9IR0RitR6/F6IiG564IKaEjeo94Z
X-Google-Smtp-Source: ABdhPJy04nlEpzQEtQf9Smwg40e5RwBDkEKLONVPWC12Kec1AQzpXGcRaFnhKIMw7CsWwRzE9HZ3BQ==
X-Received: by 2002:a1c:7c1a:: with SMTP id x26mr12725948wmc.22.1619789272096; 
 Fri, 30 Apr 2021 06:27:52 -0700 (PDT)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148])
 by smtp.gmail.com with ESMTPSA id b8sm2420349wrx.15.2021.04.30.06.27.51
 for <qemu-devel@nongnu.org>
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 30 Apr 2021 06:27:51 -0700 (PDT)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PATCH v2 12/13] target/arm: Make functions used by translate-neon
 global
Date: Fri, 30 Apr 2021 14:27:39 +0100
Message-Id: <20210430132740.10391-13-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.20.1
In-Reply-To: <20210430132740.10391-1-peter.maydell@linaro.org>
References: <20210430132740.10391-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::32c;
 envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Make the remaining functions needed by the translate-neon code
global.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daud√© <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/translate-a32.h |  8 ++++++++
 target/arm/translate.c     | 10 ++--------
 2 files changed, 10 insertions(+), 8 deletions(-)

diff --git a/target/arm/translate-a32.h b/target/arm/translate-a32.h
index e767366f694..3ddb76b76b5 100644
--- a/target/arm/translate-a32.h
+++ b/target/arm/translate-a32.h
@@ -39,6 +39,8 @@ void gen_set_pc_im(DisasContext *s, target_ulong val);
 void gen_lookup_tb(DisasContext *s);
 long vfp_reg_offset(bool dp, unsigned reg);
 long neon_full_reg_offset(unsigned reg);
+long neon_element_offset(int reg, int element, MemOp memop);
+void gen_rev16(TCGv_i32 dest, TCGv_i32 var);
 
 static inline TCGv_i32 load_cpu_offset(int offset)
 {
@@ -130,4 +132,10 @@ DO_GEN_ST(32, MO_UL)
 /* Set NZCV flags from the high 4 bits of var.  */
 #define gen_set_nzcv(var) gen_set_cpsr(var, CPSR_NZCV)
 
+/* Swap low and high halfwords.  */
+static inline void gen_swap_half(TCGv_i32 dest, TCGv_i32 var)
+{
+    tcg_gen_rotri_i32(dest, var, 16);
+}
+
 #endif
diff --git a/target/arm/translate.c b/target/arm/translate.c
index 7ff0425c752..18de16ebd0a 100644
--- a/target/arm/translate.c
+++ b/target/arm/translate.c
@@ -325,7 +325,7 @@ static void gen_smul_dual(TCGv_i32 a, TCGv_i32 b)
 }
 
 /* Byteswap each halfword.  */
-static void gen_rev16(TCGv_i32 dest, TCGv_i32 var)
+void gen_rev16(TCGv_i32 dest, TCGv_i32 var)
 {
     TCGv_i32 tmp = tcg_temp_new_i32();
     TCGv_i32 mask = tcg_const_i32(0x00ff00ff);
@@ -346,12 +346,6 @@ static void gen_revsh(TCGv_i32 dest, TCGv_i32 var)
     tcg_gen_ext16s_i32(dest, var);
 }
 
-/* Swap low and high halfwords.  */
-static void gen_swap_half(TCGv_i32 dest, TCGv_i32 var)
-{
-    tcg_gen_rotri_i32(dest, var, 16);
-}
-
 /* Dual 16-bit add.  Result placed in t0 and t1 is marked as dead.
     tmp = (t0 ^ t1) & 0x8000;
     t0 &= ~0x8000;
@@ -1104,7 +1098,7 @@ long neon_full_reg_offset(unsigned reg)
  * Return the offset of a 2**SIZE piece of a NEON register, at index ELE,
  * where 0 is the least significant end of the register.
  */
-static long neon_element_offset(int reg, int element, MemOp memop)
+long neon_element_offset(int reg, int element, MemOp memop)
 {
     int element_size = 1 << (memop & MO_SIZE);
     int ofs = element * element_size;
-- 
2.20.1


