# do {hevc_encoder_system_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/lib_cdc_v1_0_2".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/proc_sys_reset_v5_0_13".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/fifo_generator_v13_2_7".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet fifo_generator_v13_2_7 modelsim_lib/msim/fifo_generator_v13_2_7 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 19:52:53 on Apr 27,2023
# vlog -incr -mfcu -work xil_defaultlib "+incdir+../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/4e49" "+incdir+../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ec67/hdl" "+incdir+../../../../hevc_encoder_system.srcs/sources_1/new/enc_core/rtl" ../../../../hevc_encoder_system.ip_user_files/bd/fdma_mig_ddr/ipshared/4624/uiFDMA.v ../../../../hevc_encoder_system.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_uiFDMA_0_0/sim/fdma_mig_ddr_uiFDMA_0_0.v 
# -- Skipping module uiFDMA
# -- Skipping module fdma_mig_ddr_uiFDMA_0_0
# 
# Top level modules:
# 	fdma_mig_ddr_uiFDMA_0_0
# End time: 19:52:53 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 19:52:53 on Apr 27,2023
# vcom -93 -work lib_cdc_v1_0_2 ../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Error: (vcom-11) Could not find unisim.vcomponents.
# 
# ** Error (suppressible): ../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd(60): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
# 
# ** Error: ../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd(60): Unknown expanded name.
# ** Error: ../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd(64): VHDL Compiler exiting
# End time: 19:52:53 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/IntelFPGA/modeltech64_10.4/win64/vcom failed.
# Error in macro ./hevc_encoder_system_top_tb_compile.do line 28
# D:/IntelFPGA/modeltech64_10.4/win64/vcom failed.
#     while executing
# "vcom  -93 -work lib_cdc_v1_0_2  \
# "../../../../hevc_encoder_system.gen/sources_1/bd/fdma_mig_ddr/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
# "
