// Seed: 3886828496
module module_0 #(
    parameter id_17 = 32'd29
) (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4#(
        .id_15 (1),
        .id_16 (1),
        ._id_17(1),
        .id_18 (1)
    ),
    input tri id_5
    , id_19, id_20,
    output wand id_6,
    output supply0 id_7,
    output wand id_8,
    input wor id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    output supply1 id_13
);
  wire [id_17 : 1] id_21;
  assign id_19 = -1 === id_2;
  assign id_1 = -1;
  assign id_20 = -1 ** id_16;
  assign module_1.id_10 = 0;
  logic [-  -1  -  1 : -1] id_22;
  localparam id_23 = 1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  wand  id_2,
    output logic id_3,
    input  uwire id_4,
    output uwire id_5,
    output wire  id_6,
    input  uwire id_7,
    input  wand  id_8,
    input  uwire id_9,
    output wand  id_10
);
  always id_3 = id_9;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_1,
      id_7,
      id_2,
      id_10,
      id_6,
      id_10,
      id_8,
      id_10,
      id_8,
      id_9,
      id_6
  );
endmodule
