FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
 * Copyright (C) 2018 Cogent Embedded, Inc.
 */
#ifndef __DT_BINDINGS_POWER_R8A77980_SYSC_H__
#define __DT_BINDINGS_POWER_R8A77980_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
/* bench 28269.4.0 e5f784adfa77 */
/* bench 28269.4.1 0920bd1a4c2b */
/* bench 28269.4.2 7348217c7d41 */
/* bench 28269.4.3 efa171597583 */
/* bench 28269.4.4 ed5f624e1a30 */
/* bench 28269.4.5 20502a56b94d */
/* bench 28269.4.6 672082501897 */
/* bench 28269.4.7 957a5330d905 */
/* bench 28269.4.8 e334072b9fac */
/* bench 28269.4.9 4c81543fc463 */
/* bench 28269.4.10 e44cfc89f243 */
/* bench 28269.4.11 9f76f141285f */
/* bench 28269.4.12 285e3138e5b4 */
/* bench 28269.4.13 b17dfa4f6cf3 */
#define R8A77980_PD_A2SC3		1
/* bench 16742.4.0 4bd759aecf35 */
/* bench 16742.4.1 86c3c1f7ec71 */
/* bench 16742.4.2 044185b14bbf */
/* bench 16742.4.3 d744c4b1cb88 */
#define R8A77980_PD_CA53_CPU0		5
#define R8A77980_PD_CA53_CPU1		6
#define R8A77980_PD_CA53_CPU2		7
#define R8A77980_PD_CA53_CPU3		8
#define R8A77980_PD_A2CN		10
/* bench 13779.4.0 7f345b74287f */
/* bench 13779.4.1 4f39ee44fcce */
/* bench 13779.4.2 a7daed008995 */
/* bench 13779.4.3 52a5bd1e3de1 */
/* bench 13779.4.4 fd9a74b961b1 */
/* bench 28962.3.0 72ad9d70517e */
/* bench 28962.3.1 62f2f601bbed */
/* bench 28962.3.2 7bf9959e9938 */
/* bench 28962.3.3 245cf59b4d49 */
/* bench 28962.3.4 19d3f0ccbe14 */
/* bench 28962.3.5 cbab6067ac5f */
/* bench 28962.3.6 381eb430d612 */
/* bench 28962.3.7 919d6c4b628f */
/* bench 13779.4.5 fd6f90442d47 */
/* bench 13779.4.6 0eec9bf9c181 */
#define R8A77980_PD_CR7			13
#define R8A77980_PD_A2IR4		15
#define R8A77980_PD_CA53_SCU		21
#define R8A77980_PD_A2IR0		23
#define R8A77980_PD_A3IR		24
#define R8A77980_PD_A3VIP1		25
#define R8A77980_PD_A3VIP2		26
#define R8A77980_PD_A2IR1		27
#define R8A77980_PD_A2IR2		28
#define R8A77980_PD_A2IR3		29
#define R8A77980_PD_A2SC0		30
#define R8A77980_PD_A2SC1		31

/* Always-on power area */
#define R8A77980_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A77980_SYSC_H__ */
