$comment
	File created using the following command:
		vcd file lab08_4.msim.vcd -direction
$end
$date
	Fri Nov 29 15:34:26 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab08_4_vlg_vec_tst $end
$var reg 1 ! T $end
$var reg 1 " X $end
$var reg 1 # clock $end
$var wire 1 $ state [1] $end
$var wire 1 % state [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , state[0]~output_o $end
$var wire 1 - state[1]~output_o $end
$var wire 1 . clock~input_o $end
$var wire 1 / clock~inputclkctrl_outclk $end
$var wire 1 0 X~input_o $end
$var wire 1 1 T~input_o $end
$var wire 1 2 Mux0~0_combout $end
$var wire 1 3 state[1]~reg0_q $end
$var wire 1 4 Mux1~0_combout $end
$var wire 1 5 state[0]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0%
0$
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
10
01
02
03
04
05
$end
#20000
1#
1.
1/
#40000
1!
0"
0#
11
00
0.
0/
14
#60000
1#
1.
1/
15
1,
1%
04
12
#80000
0!
0#
01
0.
0/
14
02
#100000
1#
1.
1/
#120000
0#
0.
0/
#140000
1!
1#
11
1.
1/
04
12
#160000
0#
0.
0/
#180000
0!
1#
01
1.
1/
14
02
05
13
1-
0,
0%
1$
12
#200000
0#
0.
0/
#220000
1"
1!
1#
10
11
1.
1/
15
1,
1%
04
02
#240000
0#
0.
0/
#260000
0"
0!
1#
00
01
1.
1/
05
03
0-
0,
0%
0$
14
#280000
0#
0.
0/
#300000
1#
1.
1/
15
1,
1%
#320000
0#
0.
0/
#340000
1#
1.
1/
#360000
0#
0.
0/
#380000
1#
1.
1/
#400000
0#
0.
0/
#420000
1#
1.
1/
#440000
0#
0.
0/
#460000
1#
1.
1/
#480000
0#
0.
0/
#500000
1#
1.
1/
#520000
0#
0.
0/
#540000
1#
1.
1/
#560000
0#
0.
0/
#580000
1#
1.
1/
#600000
0#
0.
0/
#620000
1#
1.
1/
#640000
0#
0.
0/
#660000
1#
1.
1/
#680000
0#
0.
0/
#700000
1#
1.
1/
#720000
0#
0.
0/
#740000
1#
1.
1/
#760000
0#
0.
0/
#780000
1#
1.
1/
#800000
0#
0.
0/
#820000
1#
1.
1/
#840000
0#
0.
0/
#860000
1#
1.
1/
#880000
0#
0.
0/
#900000
1#
1.
1/
#920000
0#
0.
0/
#940000
1#
1.
1/
#960000
0#
0.
0/
#980000
1#
1.
1/
#1000000
