0.6
2019.1
May 24 2019
15:06:07
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sim_1/new/tb_Top_Level.vhd,1730639006,vhdl,,,,tb_top_level,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1730059040,verilog,,,,blk_mem_gen_0,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/new/PreEmphasisFilter.vhd,1730304779,vhdl,,,,preemphasisfilter,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/new/RAM_Controller.vhd,1730058953,vhdl,,,,ram_controller,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/new/SPI_Master.vhd,1730644224,vhdl,,,,spi_master,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/new/Top_Level.vhd,1730644114,vhdl,D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sim_1/new/tb_Top_Level.vhd,,,top_level,,,,,,,,
D:/Extra_Projects/New/Lab_ADC/Lab_ADC.srcs/sources_1/new/threshold.vhd,1730282402,vhdl,,,,threshold,,,,,,,,
