{
    "nl": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/36-openroad-resizertimingpostcts/clock_century.nl.v",
    "pnl": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/36-openroad-resizertimingpostcts/clock_century.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/38-openroad-globalrouting/clock_century.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/38-openroad-globalrouting/clock_century.odb",
    "sdc": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/36-openroad-resizertimingpostcts/clock_century.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/12-openroad-staprepnr/nom_tt_025C_1v80/clock_century__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/12-openroad-staprepnr/nom_ss_100C_1v60/clock_century__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/12-openroad-staprepnr/nom_ff_n40C_1v95/clock_century__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/05-yosys-jsonheader/clock_century.h.json",
    "vh": "/mnt/e/BKHN_DTVT/VLSI/MARCO/MARCO/runs/macros/28-odb-writeverilogheader/clock_century.vh",
    "metrics": {
        "design__lint_error__count": 6,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1085,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 8.20078e-13,
        "power__switching__total": 3.41209e-13,
        "power__leakage__total": 2.19784e-09,
        "power__total": 2.199e-09,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.250987,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 2.44901,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 800000000,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 2.44901,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 2.3395663846219006,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 800000034.546475,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.339566,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 2.3395663846219006,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 800000034.546475,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 2.339566,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1000000000,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.250987,
        "timing__hold__ws": 2.44901,
        "timing__setup__ws": 800000000,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 2.44901,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 400.0 300.0",
        "design__core__bbox": "5.52 10.88 394.22 288.32",
        "design__io": 112,
        "design__die__area": 120000,
        "design__core__area": 107841,
        "design__instance__area": 27340.8,
        "design__instance__count__stdcell": 1080,
        "design__instance__area__stdcell": 1836.76,
        "design__instance__count__macros": 5,
        "design__instance__area__macros": 25504,
        "design__instance__utilization": 0.253529,
        "design__instance__utilization__stdcell": 0.0223079,
        "design__instance__count__class:macro": 5,
        "flow__warnings__count": 5,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 508,
        "design__instance__count__class:tap_cell": 966,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 110,
        "design__io__hpwl": 11402910,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 30111.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 110,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 12,
        "antenna__violating__pins": 12,
        "route__antenna_violation__count": 12
    }
}