v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1250 -550 1400 -550 { lab=Vout2}
N 1850 -550 1880 -550 { lab=Q0}
N 1880 -610 1880 -550 { lab=Q0}
N 1890 -550 1910 -550 { lab=Qn1}
N 1890 -610 1890 -550 { lab=Qn1}
N 1760 -610 1760 -550 { lab=Qn0}
N 1760 -610 1860 -610 { lab=Qn0}
N 1860 -610 1860 -500 { lab=Qn0}
N 1890 -610 2010 -610 { lab=Qn1}
N 2010 -610 2010 -500 { lab=Qn1}
N 2000 -500 2010 -500 { lab=Qn1}
N 2000 -550 2030 -550 { lab=Q1}
N 2030 -610 2030 -550 { lab=Q1}
N 1850 -500 1860 -500 { lab=Qn0}
N 1860 -500 1880 -500 { lab=Qn0}
N 1880 -500 1880 -440 { lab=Qn0}
N 1880 -440 1970 -440 { lab=Qn0}
N 1970 -460 1970 -440 { lab=Qn0}
N 2010 -500 2030 -500 { lab=Qn1}
N 2030 -500 2030 -440 { lab=Qn1}
N 2030 -440 2060 -440 { lab=Qn1}
N 2130 -550 2160 -550 { lab=Q2}
N 2160 -610 2160 -550 { lab=Q2}
N 2170 -550 2190 -550 { lab=Qn3}
N 2170 -610 2170 -550 { lab=Qn3}
N 2040 -610 2040 -550 { lab=Qn2}
N 2040 -610 2140 -610 { lab=Qn2}
N 2140 -610 2140 -500 { lab=Qn2}
N 2170 -610 2290 -610 { lab=Qn3}
N 2290 -610 2290 -500 { lab=Qn3}
N 2280 -500 2290 -500 { lab=Qn3}
N 2280 -550 2310 -550 { lab=Q3}
N 2310 -610 2310 -550 { lab=Q3}
N 2130 -500 2140 -500 { lab=Qn2}
N 2140 -500 2160 -500 { lab=Qn2}
N 2160 -500 2160 -440 { lab=Qn2}
N 2160 -440 2250 -440 { lab=Qn2}
N 2250 -460 2250 -440 { lab=Qn2}
N 2290 -500 2310 -500 { lab=Qn3}
N 2310 -500 2310 -440 { lab=Qn3}
N 2310 -440 2340 -440 { lab=Qn3}
N 2060 -440 2100 -440 { lab=Qn1}
N 2100 -460 2100 -440 { lab=Qn1}
N 2340 -440 2380 -440 { lab=Qn3}
N 2380 -460 2380 -440 { lab=Qn3}
N 2410 -550 2440 -550 { lab=Q4}
N 2440 -610 2440 -550 { lab=Q4}
N 2450 -550 2470 -550 { lab=Qn5}
N 2450 -610 2450 -550 { lab=Qn5}
N 2320 -610 2320 -550 { lab=Qn4}
N 2320 -610 2420 -610 { lab=Qn4}
N 2420 -610 2420 -500 { lab=Qn4}
N 2450 -610 2570 -610 { lab=Qn5}
N 2570 -610 2570 -500 { lab=Qn5}
N 2560 -500 2570 -500 { lab=Qn5}
N 2560 -550 2590 -550 { lab=Q5}
N 2590 -610 2590 -550 { lab=Q5}
N 2410 -500 2420 -500 { lab=Qn4}
N 2420 -500 2440 -500 { lab=Qn4}
N 2440 -500 2440 -440 { lab=Qn4}
N 2440 -440 2530 -440 { lab=Qn4}
N 2530 -460 2530 -440 { lab=Qn4}
N 2570 -500 2590 -500 { lab=Qn5}
N 2590 -500 2590 -440 { lab=Qn5}
N 2590 -440 2620 -440 { lab=Qn5}
N 2690 -550 2720 -550 { lab=Q6}
N 2720 -610 2720 -550 { lab=Q6}
N 2730 -550 2750 -550 { lab=Qn7}
N 2730 -610 2730 -550 { lab=Qn7}
N 2600 -610 2600 -550 { lab=Qn6}
N 2600 -610 2700 -610 { lab=Qn6}
N 2700 -610 2700 -500 { lab=Qn6}
N 2730 -610 2850 -610 { lab=Qn7}
N 2850 -610 2850 -500 { lab=Qn7}
N 2840 -500 2850 -500 { lab=Qn7}
N 2840 -550 2870 -550 { lab=Q7}
N 2870 -610 2870 -550 { lab=Q7}
N 2690 -500 2700 -500 { lab=Qn6}
N 2700 -500 2720 -500 { lab=Qn6}
N 2720 -500 2720 -440 { lab=Qn6}
N 2720 -440 2810 -440 { lab=Qn6}
N 2810 -460 2810 -440 { lab=Qn6}
N 2850 -500 2870 -500 { lab=Qn7}
N 2620 -440 2660 -440 { lab=Qn5}
N 2660 -460 2660 -440 { lab=Qn5}
N 1820 -460 1820 -440 { lab=#net1}
N 1540 -440 1820 -440 { lab=#net1}
N 1910 -500 2000 -550 { lab=Q1}
N 1760 -500 1850 -550 { lab=Q0}
N 2040 -500 2130 -550 { lab=Q2}
N 2190 -500 2280 -550 { lab=Q3}
N 2320 -500 2410 -550 { lab=Q4}
N 2470 -500 2560 -550 { lab=Q5}
N 2600 -500 2690 -550 { lab=Q6}
N 2750 -500 2840 -550 { lab=Q7}
N 670 -490 690 -490 { lab=#net2}
N 810 -310 870 -310 { lab=Vout}
N 870 -520 870 -310 { lab=Vout}
N 660 -490 660 -310 { lab=#net2}
N 660 -310 750 -310 { lab=#net2}
N 610 -490 670 -490 { lab=#net2}
N 610 -550 690 -550 { lab=#net3}
N 1380 -530 1440 -530 { lab=Vout2}
N 1380 -550 1380 -530 { lab=Vout2}
N 1510 -520 1540 -520 { lab=#net1}
N 1540 -520 1540 -440 { lab=#net1}
N 520 -490 550 -490 { lab=#net4}
N 400 -550 550 -550 { lab=#net5}
N 360 -510 360 -320 { lab=#net6}
N 360 -400 480 -400 { lab=#net6}
N 480 -450 480 -400 { lab=#net6}
N 870 -520 1070 -520 { lab=Vout}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 1040 -550 0 0 {name=X2}
C {madvlsi/gnd.sym} 1150 -450 0 0 {name=l3 lab=GND}
C {madvlsi/vdd.sym} 1150 -650 0 0 {name=l6 lab=VDD}
C {devices/lab_pin.sym} 1440 -510 0 0 {name=l10 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 320 -780 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 320 -750 0 0 {name=l23 lab=GND}
C {madvlsi/vdd.sym} 320 -810 0 0 {name=l26 lab=VDD}
C {madvlsi/vsource.sym} 420 -790 0 0 {name=VCLK
value="pulse(0 1.8 5u 1n 1n 5u 10u)"}
C {madvlsi/gnd.sym} 420 -760 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} 420 -820 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 120 -780 0 0 {name=Vdd1
value=0.2}
C {madvlsi/gnd.sym} 120 -750 0 0 {name=l11 lab=GND}
C {madvlsi/vsource.sym} 210 -780 0 0 {name=Vdd2
value=0.2}
C {madvlsi/gnd.sym} 210 -750 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} 120 -810 1 0 {name=l12 sig_type=std_logic lab=Vhalf}
C {devices/lab_pin.sym} 210 -810 1 0 {name=l14 sig_type=std_logic lab=Vin}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1710 -520 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1860 -520 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1990 -520 0 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2140 -520 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2270 -520 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2420 -520 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2550 -520 0 0 {name=X19}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2700 -520 0 0 {name=X20}
C {madvlsi/vdd.sym} 1790 -580 0 0 {name=l18 lab=VDD}
C {madvlsi/vdd.sym} 1940 -580 0 0 {name=l19 lab=VDD}
C {madvlsi/vdd.sym} 2070 -580 0 0 {name=l20 lab=VDD}
C {madvlsi/vdd.sym} 2220 -580 0 0 {name=l21 lab=VDD}
C {madvlsi/vdd.sym} 2350 -580 0 0 {name=l24 lab=VDD}
C {madvlsi/vdd.sym} 2500 -580 0 0 {name=l27 lab=VDD}
C {madvlsi/vdd.sym} 2630 -580 0 0 {name=l28 lab=VDD}
C {madvlsi/vdd.sym} 2780 -580 0 0 {name=l29 lab=VDD}
C {madvlsi/gnd.sym} 1790 -460 0 0 {name=l30 lab=GND}
C {madvlsi/gnd.sym} 1940 -460 0 0 {name=l31 lab=GND}
C {madvlsi/gnd.sym} 2070 -460 0 0 {name=l32 lab=GND}
C {madvlsi/gnd.sym} 2220 -460 0 0 {name=l33 lab=GND}
C {madvlsi/gnd.sym} 2350 -460 0 0 {name=l34 lab=GND}
C {madvlsi/gnd.sym} 2500 -460 0 0 {name=l35 lab=GND}
C {madvlsi/gnd.sym} 2630 -460 0 0 {name=l36 lab=GND}
C {madvlsi/gnd.sym} 2780 -460 0 0 {name=l37 lab=GND}
C {madvlsi/isource.sym} 1090 -470 1 0 {name=I2
value=1u}
C {madvlsi/gnd.sym} 1060 -470 0 0 {name=l39 lab=GND}
C {devices/lab_pin.sym} 1880 -610 1 0 {name=l40 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 2030 -610 1 0 {name=l41 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 2160 -610 1 0 {name=l42 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 2310 -610 1 0 {name=l43 sig_type=std_logic lab=Q3}
C {devices/lab_pin.sym} 2440 -610 1 0 {name=l44 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} 2590 -610 1 0 {name=l45 sig_type=std_logic lab=Q5}
C {devices/lab_pin.sym} 2720 -610 1 0 {name=l46 sig_type=std_logic lab=Q6}
C {devices/code_shown.sym} 650 -1010 0 0 {name=SPICE only_toplevel=false value=".ic v(Q0)=0 v(X20.Qi)=1.8
.ic v(Q1)=0 v(X7.Qi)=1.8
.ic v(Q2)=0 v(X8.Qi)=1.8
.ic v(Q3)=0 v(X11.Qi)=1.8
.ic v(Q4)=0 v(X12.Qi)=1.8
.ic v(Q5)=0 v(X15.Qi)=1.8
.ic v(Q6)=0 v(X16.Qi)=1.8
.ic v(Q7)=0 v(X19.Qi)=1.8
.control
  save all
  tran 1u 1000u
  plot v(Q0) v(Q1)
  plot v(Q2) v(Q3)
  plot v(Q4) v(Q5)
  plot v(Q6) v(Q7)
.endc"}
C {devices/lab_pin.sym} 1880 -500 1 0 {name=l47 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} 2030 -500 1 0 {name=l48 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} 2160 -500 1 0 {name=l49 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} 2310 -500 1 0 {name=l50 sig_type=std_logic lab=Qn3}
C {devices/lab_pin.sym} 2440 -500 1 0 {name=l51 sig_type=std_logic lab=Qn4}
C {devices/lab_pin.sym} 2590 -500 1 0 {name=l52 sig_type=std_logic lab=Qn5}
C {devices/lab_pin.sym} 2720 -500 1 0 {name=l53 sig_type=std_logic lab=Qn6}
C {devices/lab_pin.sym} 2870 -500 1 0 {name=l54 sig_type=std_logic lab=Qn7}
C {devices/lab_pin.sym} 2870 -610 1 0 {name=l16 sig_type=std_logic lab=Q7}
C {madvlsi/capacitor.sym} 780 -310 1 0 {name=C1
value=5p
m=1}
C {devices/lab_pin.sym} 890 -520 3 0 {name=l2 sig_type=std_logic lab=Vout}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 660 -520 0 0 {name=X1}
C {madvlsi/gnd.sym} 770 -420 0 0 {name=l7 lab=GND}
C {madvlsi/vdd.sym} 770 -620 0 0 {name=l1 lab=VDD}
C {madvlsi/resistor.sym} 580 -490 1 0 {name=R1
value=1k
m=1}
C {madvlsi/capacitor.sym} 640 -580 2 0 {name=C2
value=5p
m=1}
C {madvlsi/resistor.sym} 580 -550 1 0 {name=R2
value=1k
m=1}
C {devices/lab_pin.sym} 320 -570 0 0 {name=l5 sig_type=std_logic lab=Vin}
C {madvlsi/gnd.sym} 640 -610 2 0 {name=l38 lab=GND}
C {madvlsi/isource.sym} 710 -440 1 0 {name=I1
value=1u}
C {madvlsi/gnd.sym} 680 -440 0 0 {name=l4 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 360 -550 0 0 {name=X3}
C {madvlsi/vsource.sym} 40 -780 0 0 {name=Vdd3
value=0.9}
C {madvlsi/gnd.sym} 40 -750 0 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 40 -810 1 0 {name=l56 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 320 -530 0 0 {name=l15 sig_type=std_logic lab=Vref}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -160 3 0 {name=X4 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -260 3 0 {name=X5 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 400 -160 3 0 {name=l57 lab=GND}
C {madvlsi/gnd.sym} 400 -260 3 0 {name=l58 lab=GND}
C {madvlsi/vdd.sym} 320 -260 3 0 {name=l59 lab=VDD}
C {madvlsi/vdd.sym} 320 -160 3 0 {name=l60 lab=VDD}
C {devices/lab_pin.sym} 1400 -550 2 0 {name=l61 sig_type=std_logic lab=Vout2}
C {madvlsi/tt_models.sym} 120 -620 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 1410 -520 0 0 {name=X6}
C {madvlsi/vdd.sym} 1470 -550 0 0 {name=l62 lab=VDD}
C {madvlsi/gnd.sym} 1470 -490 0 0 {name=l63 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 480 -490 0 0 {name=X9}
C {madvlsi/gnd.sym} 440 -510 1 0 {name=l8 lab=GND}
C {madvlsi/vdd.sym} 440 -470 3 0 {name=l64 lab=VDD}
C {madvlsi/vdd.sym} 1070 -580 0 0 {name=l9 lab=VDD}
C {madvlsi/gnd.sym} 360 -120 0 0 {name=l17 lab=GND}
