# verilogLearning
Some examples of implementation the simple logic gates

[XOR](https://github.com/ErfanMomeniii/verilogLearning/tree/master/XOR)

[NAND](https://github.com/ErfanMomeniii/verilogLearning/tree/master/NAND)

[Full Adder](https://github.com/ErfanMomeniii/verilogLearning/tree/master/FullAdder)

[Full Adder With Assign](https://github.com/ErfanMomeniii/verilogLearning/tree/master/FullAdderWithAssign)

[NOR](https://github.com/ErfanMomeniii/verilogLearning/tree/master/NOR)
