CAPI=2:
# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

name: "lowrisc:dv:awsf1_intf"
description: "Interfaces for AWS F1 FPGAs."
filesets:
  files_rtl:
    depend:
      - lowrisc:dv:awsf1_lib
      - lowrisc:dv:awsf1_sh_ddr
    files:
      - shell/design/interfaces/cl_ports.vh:
          is_include_file: true
      - shell/design/interfaces/unused_apppf_irq_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_cl_sda_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_ddr_a_b_d_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_ddr_c_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_dma_pcis_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_flr_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_pcim_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_sh_bar1_template.inc:
          is_include_file: true
      - shell/design/interfaces/unused_sh_ocl_template.inc:
          is_include_file: true
    file_type: systemVerilogSource

  files_constraints:
    files:
      - shell/build/constraints/cl_synth_aws.xdc
    file_type: xdc

  files_ip:
    files:
      - shell/design/ip/ddr4_core/ddr4_core.xci
      - shell/design/ip/src_register_slice/src_register_slice.xci
      - shell/design/ip/dest_register_slice/dest_register_slice.xci
      - shell/design/ip/axi_clock_converter_0/axi_clock_converter_0.xci
      - shell/design/ip/axi_register_slice/axi_register_slice.xci
      - shell/design/ip/axi_register_slice_light/axi_register_slice_light.xci
      - shell/design/ip/cl_debug_bridge/cl_debug_bridge.xci
      - shell/design/ip/ila_1/ila_1.xci
      - shell/design/ip/ila_vio_counter/ila_vio_counter.xci
      - shell/design/ip/vio_0/vio_0.xci
    file_type: xci

  files_bd:
    files:
      - shell/design/ip/cl_axi_interconnect/cl_axi_interconnect.bd
    file_type: bd

targets:
  default:
    filesets:
      - files_rtl
      - files_constraints
      - files_ip
      - files_bd
