
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -110.40

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.86

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.86

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.90 source latency u0.w[1][15]$_DFF_P_/CLK ^
  -0.57 target latency sa23_sr[5]$_DFF_P_/CLK ^
  -0.02 CRPR
--------------
   0.31 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: text_in[8] (input port clocked by clk)
Endpoint: text_in_r[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.10    0.00    0.00    0.60 v text_in[8] (in)
                                         text_in[8] (net)
                  0.00    0.00    0.60 v input247/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.05    0.10    0.70 v input247/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net247 (net)
                  0.05    0.00    0.70 v _31813_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.89 v _31813_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00525_ (net)
                  0.07    0.00    0.89 v text_in_r[8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.22    0.25    0.44 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.22    0.00    0.44 ^ clkbuf_5_18__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.42    0.18    0.24    0.67 ^ clkbuf_5_18__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_18__leaf_clk (net)
                  0.18    0.00    0.67 ^ clkbuf_leaf_369_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.01    0.04    0.13    0.81 ^ clkbuf_leaf_369_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_369_clk (net)
                  0.04    0.00    0.81 ^ text_in_r[8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.81   clock reconvergence pessimism
                          0.08    0.89   library hold time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa23_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.23    0.25    0.44 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.23    0.00    0.44 ^ clkbuf_5_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.44    0.19    0.24    0.68 ^ clkbuf_5_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_4__leaf_clk (net)
                  0.19    0.00    0.68 ^ clkbuf_leaf_399_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.14    0.82 ^ clkbuf_leaf_399_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_399_clk (net)
                  0.04    0.00    0.82 ^ sa23_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     5    0.10    0.14    0.49    1.30 v sa23_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa21_sub[0] (net)
                  0.14    0.00    1.30 v place21330/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.06    0.16    1.47 v place21330/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net21330 (net)
                  0.06    0.00    1.47 v _24792_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.17    0.11    1.58 ^ _24792_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00806_ (net)
                  0.17    0.00    1.58 ^ _24793_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.06    0.13    0.11    1.68 v _24793_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00807_ (net)
                  0.13    0.00    1.68 v place20880/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.02    0.07    0.15    1.83 v place20880/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net20880 (net)
                  0.07    0.00    1.83 v place20881/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.08    0.16    1.99 v place20881/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net20881 (net)
                  0.08    0.00    1.99 v _24830_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.24    0.16    2.15 ^ _24830_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00843_ (net)
                  0.24    0.00    2.15 ^ _24835_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.07    2.23 v _24835_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00848_ (net)
                  0.11    0.00    2.23 v _24836_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.13    2.35 ^ _24836_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00849_ (net)
                  0.15    0.00    2.35 ^ _24864_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.09    2.44 v _24864_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00875_ (net)
                  0.13    0.00    2.44 v _24865_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.14    2.59 ^ _24865_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15897_[0] (net)
                  0.19    0.00    2.59 ^ _32017_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.14    0.37    2.96 v _32017_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15900_[0] (net)
                  0.14    0.00    2.96 v place18397/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.02    0.07    0.15    3.11 v place18397/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net18397 (net)
                  0.07    0.00    3.11 v _24986_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     4    0.09    0.32    0.22    3.33 ^ _24986_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _00995_ (net)
                  0.32    0.00    3.33 ^ place18178/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.07    0.09    0.20    3.52 ^ place18178/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net18178 (net)
                  0.09    0.00    3.52 ^ _24987_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.07    0.22    0.15    3.67 v _24987_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _00996_ (net)
                  0.22    0.00    3.67 v _24989_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.17    0.16    3.84 ^ _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00998_ (net)
                  0.17    0.00    3.84 ^ _25001_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.08    3.91 v _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _01010_ (net)
                  0.15    0.00    3.91 v _25002_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.12    4.03 ^ _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01011_ (net)
                  0.13    0.00    4.03 ^ _25045_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.17    0.13    4.16 v _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _01054_ (net)
                  0.17    0.00    4.16 v _25112_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.08    0.23    0.19    4.35 ^ _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00088_ (net)
                  0.23    0.00    4.35 ^ sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.35   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.20    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    3.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.23    0.00    3.40 ^ clkbuf_5_27__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.34    0.15    0.20    3.60 ^ clkbuf_5_27__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_27__leaf_clk (net)
                  0.15    0.00    3.60 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.62   clock reconvergence pessimism
                         -0.12    3.49   library setup time
                                  3.49   data required time
-----------------------------------------------------------------------------
                                  3.49   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.86   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa23_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.20    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.55    0.23    0.25    0.44 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.23    0.00    0.44 ^ clkbuf_5_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.44    0.19    0.24    0.68 ^ clkbuf_5_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_4__leaf_clk (net)
                  0.19    0.00    0.68 ^ clkbuf_leaf_399_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.14    0.82 ^ clkbuf_leaf_399_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_399_clk (net)
                  0.04    0.00    0.82 ^ sa23_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     5    0.10    0.14    0.49    1.30 v sa23_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa21_sub[0] (net)
                  0.14    0.00    1.30 v place21330/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.06    0.16    1.47 v place21330/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net21330 (net)
                  0.06    0.00    1.47 v _24792_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.17    0.11    1.58 ^ _24792_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00806_ (net)
                  0.17    0.00    1.58 ^ _24793_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.06    0.13    0.11    1.68 v _24793_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00807_ (net)
                  0.13    0.00    1.68 v place20880/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     2    0.02    0.07    0.15    1.83 v place20880/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net20880 (net)
                  0.07    0.00    1.83 v place20881/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.03    0.08    0.16    1.99 v place20881/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net20881 (net)
                  0.08    0.00    1.99 v _24830_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.03    0.24    0.16    2.15 ^ _24830_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00843_ (net)
                  0.24    0.00    2.15 ^ _24835_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.07    2.23 v _24835_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00848_ (net)
                  0.11    0.00    2.23 v _24836_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.13    2.35 ^ _24836_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00849_ (net)
                  0.15    0.00    2.35 ^ _24864_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.09    2.44 v _24864_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00875_ (net)
                  0.13    0.00    2.44 v _24865_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.14    2.59 ^ _24865_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15897_[0] (net)
                  0.19    0.00    2.59 ^ _32017_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.14    0.37    2.96 v _32017_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15900_[0] (net)
                  0.14    0.00    2.96 v place18397/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.02    0.07    0.15    3.11 v place18397/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net18397 (net)
                  0.07    0.00    3.11 v _24986_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     4    0.09    0.32    0.22    3.33 ^ _24986_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _00995_ (net)
                  0.32    0.00    3.33 ^ place18178/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.07    0.09    0.20    3.52 ^ place18178/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net18178 (net)
                  0.09    0.00    3.52 ^ _24987_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.07    0.22    0.15    3.67 v _24987_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _00996_ (net)
                  0.22    0.00    3.67 v _24989_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.17    0.16    3.84 ^ _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00998_ (net)
                  0.17    0.00    3.84 ^ _25001_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.08    3.91 v _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _01010_ (net)
                  0.15    0.00    3.91 v _25002_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.12    4.03 ^ _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01011_ (net)
                  0.13    0.00    4.03 ^ _25045_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.17    0.13    4.16 v _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _01054_ (net)
                  0.17    0.00    4.16 v _25112_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.08    0.23    0.19    4.35 ^ _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00088_ (net)
                  0.23    0.00    4.35 ^ sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.35   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.20    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.39    0.17    0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    3.17 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.56    0.23    0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.23    0.00    3.40 ^ clkbuf_5_27__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.34    0.15    0.20    3.60 ^ clkbuf_5_27__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_5_27__leaf_clk (net)
                  0.15    0.00    3.60 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.62   clock reconvergence pessimism
                         -0.12    3.49   library setup time
                                  3.49   data required time
-----------------------------------------------------------------------------
                                  3.49   data required time
                                 -4.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.86   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.9558484554290771

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6985

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2535065710544586

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9403

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa23_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    0.44 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.68 ^ clkbuf_5_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.82 ^ clkbuf_leaf_399_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.82 ^ sa23_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.49    1.30 v sa23_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.16    1.47 v place21330/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.11    1.58 ^ _24792_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.11    1.68 v _24793_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.15    1.83 v place20880/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.16    1.99 v place20881/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.16    2.15 ^ _24830_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.07    2.23 v _24835_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.13    2.35 ^ _24836_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.09    2.44 v _24864_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.14    2.59 ^ _24865_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.37    2.96 v _32017_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.15    3.11 v place18397/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    3.33 ^ _24986_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.20    3.52 ^ place18178/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.15    3.67 v _24987_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.16    3.84 ^ _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.08    3.91 v _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.12    4.03 ^ _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.13    4.16 v _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.19    4.35 ^ _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.00    4.35 ^ sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.35   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.17    3.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    3.40 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    3.60 ^ clkbuf_5_27__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.60 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.02    3.62   clock reconvergence pessimism
  -0.12    3.49   library setup time
           3.49   data required time
---------------------------------------------------------
           3.49   data required time
          -4.35   data arrival time
---------------------------------------------------------
          -0.86   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[87]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.40 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.63 ^ clkbuf_5_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.63 ^ u0.w[1][23]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.44    1.07 v u0.w[1][23]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.18    1.25 v _31602_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.00    1.25 v text_out[87]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.25   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    0.44 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.30    0.74 ^ clkbuf_5_12__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.90 ^ clkbuf_leaf_61_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.90 ^ text_out[87]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.02    0.88   clock reconvergence pessimism
   0.08    0.96   library hold time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -1.25   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6329

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.8086

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.3526

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.8579

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-19.710058

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.29e-01   9.50e-02   3.32e-07   4.24e-01   3.2%
Combinational          6.39e+00   5.94e+00   4.14e-06   1.23e+01  91.8%
Clock                  5.01e-01   1.83e-01   3.03e-07   6.84e-01   5.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.22e+00   6.22e+00   4.78e-06   1.34e+01 100.0%
                          53.7%      46.3%       0.0%
