INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/HW1/HW1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/VLSI/HW1/HW1.srcs/sim_1/new/mux_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_testbench
