ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"BRAKE_ADC.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.BRAKE_ADC_GainCompensation,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  22              		.type	BRAKE_ADC_GainCompensation, %function
  23              	BRAKE_ADC_GainCompensation:
  24              	.LFB21:
  25              		.file 1 ".\\Generated_Source\\PSoC5\\BRAKE_ADC.c"
   1:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * File Name: BRAKE_ADC.c
   3:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Version 3.20
   4:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
   5:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Description:
   6:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This file provides the source code to the API for the Delta-Sigma ADC
   7:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Component.
   8:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
   9:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Note:
  10:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  11:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
  12:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  18:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #include "BRAKE_ADC.h"
  19:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  20:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
  21:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #include "BRAKE_ADC_theACLK.h"
  22:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
  23:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  24:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #include "BRAKE_ADC_Ext_CP_Clk.h"
  25:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  26:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
  27:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #include "BRAKE_ADC_AMux.h"
  28:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
  29:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  30:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  31:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  32:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global data allocation
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 2


  33:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  34:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  35:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Software flag for checking conversion completed or not */
  36:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_convDone = 0u;
  37:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  38:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Software flag to stop conversion for single sample conversion mode
  39:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   with resolution above 16 bits 
  40:.\Generated_Source\PSoC5/BRAKE_ADC.c **** */
  41:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_stopConversion = 0u;
  42:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  43:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* To run the initialization block only at the start up */
  44:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_initVar = 0u;
  45:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  46:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* To check whether ADC started or not before switching the configuration */
  47:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_started = 0u;
  48:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  49:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* Flag to hold ADC config number. By default active config is 1. */
  50:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile uint8 BRAKE_ADC_Config = 1u;
  51:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  52:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile int32 BRAKE_ADC_Offset;
  53:.\Generated_Source\PSoC5/BRAKE_ADC.c **** volatile int32 BRAKE_ADC_CountsPerVolt;
  54:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  55:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  56:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  57:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Local data allocation
  58:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  59:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  60:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /* The array with precalculated gain compensation coefficients */
  61:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static BRAKE_ADC_GCOR_STRUCT BRAKE_ADC_gcor[BRAKE_ADC_DEFAULT_NUM_CONFIGS];
  62:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  63:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  64:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  65:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /***************************************
  66:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Forward function references
  67:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ***************************************/
  68:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_InitConfig(uint8 config) ;
  69:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_GainCompensation(uint8 inputRange, uint16 idealDecGain, uint16 idealOddDecGai
  70:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                             uint8 resolution, uint8 config) ;
  71:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_SetDSMRef0Reg(uint8 value) ;
  72:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  73:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  74:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
  75:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Init
  76:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
  77:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  78:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
  79:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Initialize component's parameters to the parameters set by user in the
  80:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  customizer of the component placed onto schematic. Usually called in
  81:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * BRAKE_ADC_Start().
  82:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  83:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  84:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
  85:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
  86:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
  87:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
  88:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
  89:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 3


  90:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
  91:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Init(void) 
  92:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
  93:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  94:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Config = 1u;
  95:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_convDone = 0u;
  96:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  97:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Ext_CP_Clk_SetMode(CYCLK_DUTY);
  98:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
  99:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 100:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_theACLK_SetMode(CYCLK_DUTY);
 102:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 103:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_IRQ_REMOVE == 0u)
 105:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set interrupt priority */
 106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntSetPriority(BRAKE_ADC_INTC_NUMBER, BRAKE_ADC_INTC_PRIOR_NUMBER);
 107:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 108:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 109:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Init static registers with common configuration */
 110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM0_REG    = BRAKE_ADC_CFG1_DSM_DEM0;
 111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM1_REG    = BRAKE_ADC_CFG1_DSM_DEM1;
 112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_MISC_REG    = BRAKE_ADC_CFG1_DSM_MISC;
 113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CLK_REG    |= BRAKE_ADC_CFG1_DSM_CLK;
 114:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF1_REG    = BRAKE_ADC_CFG1_DSM_REF1;
 115:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT0_REG    = BRAKE_ADC_CFG1_DSM_OUT0;
 117:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT1_REG    = BRAKE_ADC_CFG1_DSM_OUT1;
 118:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR0_REG     = BRAKE_ADC_CFG1_DSM_CR0;
 120:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR1_REG     = BRAKE_ADC_CFG1_DSM_CR1;
 121:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #if(BRAKE_ADC_MI_ENABLE != 0u) /* Enable Modulator Input */
 122:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR3_REG     |= BRAKE_ADC_DSM_MODBIT_EN;
 123:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #else
 124:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR3_REG     = BRAKE_ADC_CFG1_DSM_CR3;
 125:.\Generated_Source\PSoC5/BRAKE_ADC.c **** #endif /* BRAKE_ADC_MI_ENABLE != 0u*/    
 126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR8_REG     = BRAKE_ADC_CFG1_DSM_CR8;
 127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR9_REG     = BRAKE_ADC_CFG1_DSM_CR9;
 128:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR13_REG    = BRAKE_ADC_CFG1_DSM_CR13;
 129:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 130:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG      = BRAKE_ADC_CFG1_DEC_SR;
 131:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 132:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Calculate Gain compensation coefficients for all configurations */
 133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG1_INPUT_RANGE,
 134:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_IDEAL_DEC_GAIN,
 135:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_IDEAL_ODDDEC_GAIN,
 136:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1_RESOLUTION,
 137:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                       BRAKE_ADC_CFG1);
 138:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1)
 139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG2_INPUT_RANGE,
 140:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_IDEAL_DEC_GAIN,
 141:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_IDEAL_ODDDEC_GAIN,
 142:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2_RESOLUTION,
 143:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG2);
 144:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1 */
 145:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2)
 146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG3_INPUT_RANGE,
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 4


 147:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_IDEAL_DEC_GAIN,
 148:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_IDEAL_ODDDEC_GAIN,
 149:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3_RESOLUTION,
 150:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG3);
 151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2 */
 152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3)
 153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG4_INPUT_RANGE,
 154:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_IDEAL_DEC_GAIN,
 155:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_IDEAL_ODDDEC_GAIN,
 156:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4_RESOLUTION,
 157:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                           BRAKE_ADC_CFG4);
 158:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3 */
 159:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 160:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Set GCOR register for config1 */
 161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gval;
 162:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor);
 163:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 164:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Initialize the registers with default customizer settings for config1 */
 165:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_InitConfig(BRAKE_ADC_Config);
 166:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 167:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 168:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 169:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
 170:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Enable
 171:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
 172:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 173:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 174:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Enables the ADC DelSig block operation.
 175:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 176:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 177:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 178:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 179:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 180:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 181:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 182:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 183:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 184:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Enable(void) 
 185:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 186:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	uint8 config;
 187:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
 188:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 189:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 190:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read volatile variable to the local variable */
 191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     config = BRAKE_ADC_Config;
 192:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 193:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable active mode power for ADC */
 194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG |= BRAKE_ADC_ACT_PWR_DEC_EN;
 195:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG |= BRAKE_ADC_ACT_PWR_DSM_EN;
 196:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 197:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      /* Enable alternative active mode power for ADC */
 198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG |= BRAKE_ADC_STBY_PWR_DEC_EN;
 199:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG |= BRAKE_ADC_STBY_PWR_DSM_EN;
 200:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 201:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Enable power to VCMBUF0, REFBUF0 and REFBUF1, enable PRES */
 202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 203:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 5


 204:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 205:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG |= (BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 206:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 207:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Code to disable the REFBUF0 if reference chosen is External ref */
 208:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (((BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) || \
 209:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32)) || \
 210:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1) && \
 211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||  \
 212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) || \
 213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2) && \
 214:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||  \
 215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) || \
 216:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3) && \
 217:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           ((BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) || \
 218:.\Generated_Source\PSoC5/BRAKE_ADC.c ****            (BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))))
 219:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (((config == 1u) &&
 220:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 221:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG1_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 222:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 2u) &&
 223:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 224:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 225:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 3u) &&
 226:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 227:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))) ||
 228:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((config == 4u) &&
 229:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P03) ||
 230:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_REFERENCE == BRAKE_ADC_EXT_REF_ON_P32))))
 231:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 232:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Disable the REFBUF0 */
 233:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF;
 234:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 235:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* External ref */
 236:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 237:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (((BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) || \
 238:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1) && \
 239:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)) || \
 240:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2) && \
 241:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)) || \
 242:.\Generated_Source\PSoC5/BRAKE_ADC.c ****          ((BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3) && \
 243:.\Generated_Source\PSoC5/BRAKE_ADC.c ****           (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF))))
 244:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(((config == 1u) &&
 245:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             ((BRAKE_ADC_CFG1_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 247:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG1_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 248:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 2u) &&
 249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG2_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 3u) &&
 253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG3_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))) ||
 256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((config == 4u) &&
 257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****               (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF) &&
 258:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              ((BRAKE_ADC_CFG4_REFERENCE != BRAKE_ADC_EXT_REF_ON_P03) &&
 259:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_REFERENCE != BRAKE_ADC_EXT_REF_ON_P32))))
 260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 6


 261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Enable the REFBUF1 */
 262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF0_REG |= BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* VSSA_TO_2VREF */
 265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(config != 0u)
 266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Suppress compiler warning */
 268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 269:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds */
 271:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 272:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
 274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
 275:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 276:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable negative pumps for DSM  */
 278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG  |= ( BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 279:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 280:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable Modulator Chopping if required */
 281:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG = BRAKE_ADC_CFG1_DSM_CR2;
 282:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 283:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 284:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG |= BRAKE_ADC_ACT_PWR_CLK_EN;
 286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG |= BRAKE_ADC_STBY_PWR_CLK_EN;
 287:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 288:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 289:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the active and alternate active power for charge pump clock */
 290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 291:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 292:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 293:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_IRQ_REMOVE == 0u)
 294:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Clear a pending interrupt */
 295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntClearPending(BRAKE_ADC_INTC_NUMBER);
 296:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Enable interrupt */
 297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntEnable(BRAKE_ADC_INTC_NUMBER);
 298:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif   /* End BRAKE_ADC_IRQ_REMOVE */
 299:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 301:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 302:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 303:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 304:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 305:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 306:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Start
 307:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 308:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 309:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 310:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Performs all required initialization for this component and enables
 311:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the power. It configure all the register the first time it is called.
 312:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Subsequent calls of the Start function only enable the ADC and turn
 313:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  on the power. If multiple configurations are selected, it will
 314:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configure the ADC for configuration 1 by default, unless the
 315:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_SelectConfiguration( ) function has been called to change
 316:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the default setting.
 317:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 7


 318:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 319:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 320:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 321:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 322:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 323:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 324:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 325:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_initVar:  Used to check the initial configuration,
 326:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  modified when this function is called for the first time.
 327:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 328:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 329:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Start(void) 
 330:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_initVar == 0u)
 332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_started == 0u)
 334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Init();
 336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_initVar = 1u;
 338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 339:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the ADC */
 341:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Enable();
 342:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 343:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 344:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 345:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 346:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Stop
 347:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 348:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 349:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 350:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function stops and powers down the ADC component and the internal
 351:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  clock if the external clock is not selected. If an external clock is
 352:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  used, it is up to the designer to power down the external clock it
 353:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  required.
 354:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 355:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 356:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 357:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 358:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 359:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 360:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 361:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 362:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_Stop(void) 
 363:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 364:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
 365:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 366:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 367:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Stop conversions */
 368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 369:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |=  BRAKE_ADC_DEC_INTR_CLEAR;
 370:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 371:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Disable power to VCMBUF0, REFBUF0 and REFBUF1,
 372:.\Generated_Source\PSoC5/BRAKE_ADC.c ****        enable PRES */
 373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 374:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 8


 375:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG &= (uint8)~(BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 378:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 379:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds. */
 380:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 381:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
 383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
 384:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 385:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 386:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to the ADC */
 387:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DSM_EN;
 388:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 389:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to Decimator block */
 390:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DEC_EN;
 391:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable alternative active power to the ADC */
 393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DEC_EN;
 394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DSM_EN;
 395:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****    /* Disable negative pumps for DSM  */
 397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG &= (uint8)~(BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 398:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* This is only valid if there is an internal clock */
 400:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
 401:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CLK_EN;
 402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CLK_EN;
 403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
 404:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable Modulator Chopping */
 406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG &= (uint8)~BRAKE_ADC_DSM_MOD_CHOP_EN;
 407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable power to charge pump clock */
 408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
 411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 412:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 413:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 414:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 415:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 416:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetBufferGain
 417:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 418:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 419:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 420:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets input buffer gain.
 421:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 422:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 423:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gain:  Two bit value to select a gain of 1, 2, 4, or 8.
 424:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 425:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 426:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 427:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 428:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 429:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetBufferGain(uint8 gain) 
 430:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 431:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 9


 432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DSM_BUF1_REG & (uint8)~BRAKE_ADC_DSM_GAIN_MASK;
 433:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= (uint8)(gain << BRAKE_ADC_DSM_GAIN_SHIFT) & BRAKE_ADC_DSM_GAIN_MASK;
 434:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_BUF1_REG = tmpReg;
 435:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 436:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 437:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 438:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 439:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetCoherency
 440:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 441:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 442:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 443:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function allows the user to change which of the ADC's 3 word
 444:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  result will trigger a coherency unlock. The ADC's result will not be
 445:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  updated until the set byte is read either by the ADC or DMA. 
 446:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  By default the LSB is the coherency byte for right alignment data format. 
 447:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The middle or high byte is set automatically depend on left alignment 
 448:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configuration for DMA data transfer.
 449:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If DMA or if a custom API requires different byte to be read the last,
 450:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  this API should be used to set the last byte of the ADC result that is read. 
 451:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If a multibyte read is performed either by DMA or the ARM processor, the
 452:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  coherency can be set to any byte in the last word read.
 453:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 454:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 455:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  coherency:  Two bit value to set the coherency bit.
 456:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           00-Coherency checking off
 457:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           01-low byte is key byte
 458:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           02-middle byte is the key byte
 459:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           03-high byte is the key byte
 460:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 461:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 462:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 463:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 464:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 465:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetCoherency(uint8 coherency) 
 466:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 tmpReg;
 468:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DEC_COHER_REG & (uint8)~BRAKE_ADC_DEC_SAMP_KEY_MASK;
 470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= coherency & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 471:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_COHER_REG = tmpReg;
 472:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 473:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 474:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 475:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 476:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetGCOR
 477:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 478:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 479:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 480:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Calculates a new GCOR value and writes it into the GCOR register. 
 481:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The GCOR value is a 16-bit value that represents a gain of 0 to 2. 
 482:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The ADC result is multiplied by this value before it is placed in the ADC 
 483:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  output registers. The numerical format for the GCOR value is:
 484:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0x0000 -> 0.000
 485:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0x8000 -> 1.000
 486:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  0xFFFF -> 1.99997
 487:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  When executing the function, the old GCOR value is multiplied by
 488:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gainAdjust and reloaded into the GCOR register.
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 10


 489:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 490:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 491:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  gainAdjust:  floating point value to set GCOR registers.
 492:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 493:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 494:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uint8: 0 - if GCOR value is within the expected range.
 495:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *         1 - the correction value is outside GCOR value range of
 496:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *             0.00 to 1.9999.
 497:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 498:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:  The GVAL register is set to the amount of valid bits in the
 499:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                GCOR  register minus one. If GVAL is 15 (0x0F), all 16 bits
 500:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                of the GCOR registers will be valid. If for example GVAL is
 501:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                11 (0x0B) only 12 bits will be valid. The least 4 bits will
 502:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                be lost when the GCOR value is shifted 4 places to the right.
 503:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 504:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************/
 505:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_SetGCOR(float32 gainAdjust) 
 506:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 507:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 tmpReg;
 508:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 status;
 509:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     float32 tmpValue;
 510:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor;
 512:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = ((float32)tmpReg / (float32)BRAKE_ADC_IDEAL_GAIN_CONST);
 513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = tmpValue * gainAdjust;
 514:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (tmpValue > 1.9999)
 516:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 1u;
 518:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 519:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
 520:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 521:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         tmpValue *= (float32)BRAKE_ADC_IDEAL_GAIN_CONST;
 522:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		tmpReg = (uint16)tmpValue;
 523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, tmpReg);
 524:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Update gain array to be used by SelectConfiguration() API */
 525:.\Generated_Source\PSoC5/BRAKE_ADC.c ****        BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor = tmpReg;
 526:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 527:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 0u;
 528:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 529:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 530:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(status);
 531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 532:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 533:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 534:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
 535:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_ReadGCOR
 536:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************
 537:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 538:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 539:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API returns the current GCOR register value, normalized based on the
 540:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  GVAL register settings.
 541:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  For example, if the GCOR value is 0x0812 and the GVAL register is set to 
 542:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  11 (0x0B) then the returned value will be shifted by for bits to the left.
 543:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  (Actual GCOR value = 0x0812, returned value = 0x8120)
 544:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 545:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 11


 546:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 547:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 548:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 549:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uint16:  Normalized GCOR value.
 550:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 551:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 552:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint16 BRAKE_ADC_ReadGCOR(void) 
 553:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 554:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 gValue;
 555:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 gcorValue;
 556:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gValue = BRAKE_ADC_DEC_GVAL_REG;
 558:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gcorValue = CY_GET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR);
 559:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 560:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (gValue < BRAKE_ADC_MAX_GVAL)
 561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorValue <<= BRAKE_ADC_MAX_GVAL - gValue;
 563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 564:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 565:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return gcorValue;
 566:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 567:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 568:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 569:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 570:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_StartConvert
 571:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 572:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 573:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 574:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Forces the ADC to initiate a conversion. If in the "Single Sample"
 575:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  mode, one conversion will be performed then the ADC will halt. If in
 576:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  one of the other three conversion modes, the ADC will run
 577:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  continuously until the ADC_Stop() or ADC_StopConvert() is called.
 578:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 579:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 580:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 581:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 582:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 583:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 584:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 585:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 586:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_StartConvert(void) 
 587:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 588:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Start the conversion */
 589:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG |= BRAKE_ADC_DEC_START_CONV;
 590:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 591:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 592:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 593:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 594:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_StopConvert
 595:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 596:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 597:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 598:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Forces the ADC to stop all conversions. If the ADC is in the middle of a
 599:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion, the ADC will be reset and not provide a result for that partial
 600:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion.
 601:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 602:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 12


 603:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 604:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 605:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 606:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 607:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 608:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 609:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_StopConvert(void) 
 610:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 611:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Stop all conversions */
 612:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 613:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 614:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 615:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 616:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 617:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_IsEndConversion
 618:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 619:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 620:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 621:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Checks the status that the most recently started conversion has completed.
 622:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  The status is cleared by any of ADC_GetResult8(), ADC_GetResult16() or 
 623:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC_GetResult32() API.
 624:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function provides the programmer with two options. In one mode this 
 625:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function immediately returns with the conversion status. In the other mode,
 626:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the function does not return (blocking) until the conversion has completed.
 627:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 628:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 629:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  retMode: Check conversion return mode. See the following table for options.
 630:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   BRAKE_ADC_RETURN_STATUS -   Immediately returns conversion result
 631:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                                      status.
 632:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   BRAKE_ADC_WAIT_FOR_RESULT - Does not return until ADC conversion
 633:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                                      is complete.
 634:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 635:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 636:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If a nonzero value is returned, the last conversion has completed.
 637:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  If the returned value is zero, the ADC is still calculating the last result.
 638:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 639:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 640:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Used to check whether conversion is complete
 641:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  or not for single sample mode with resolution is above 16
 642:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 643:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 644:.\Generated_Source\PSoC5/BRAKE_ADC.c **** uint8 BRAKE_ADC_IsEndConversion(uint8 retMode) 
 645:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 646:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 status;
 647:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 648:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     do
 649:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 650:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Check for stop convert if conversion mode is Single Sample with
 651:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *   resolution above 16 bit
 652:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
 653:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_stopConversion != 0u)
 654:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_convDone;
 656:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 657:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         else
 658:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_DEC_SR_REG & BRAKE_ADC_DEC_CONV_DONE;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 13


 660:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }while((status != BRAKE_ADC_DEC_CONV_DONE) && (retMode == BRAKE_ADC_WAIT_FOR_RESULT));
 662:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 663:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(status);
 664:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 665:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 666:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 667:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 668:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult8
 669:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 670:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 671:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 672:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function returns the result of an 8-bit conversion. If the
 673:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution is set greater than 8-bits, the LSB of the result will be
 674:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  returned. When the ADC is configured for 8-bit single ended mode,
 675:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the ADC_GetResult16() function should be used instead. This
 676:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function returns only signed 8-bit values. The maximum positive
 677:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  signed 8-bit value is 127, but in singled ended 8-bit mode, the
 678:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  maximum positive value is 255.
 679:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 680:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 681:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 682:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 683:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 684:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int8: The LSB of the last ADC conversion.
 685:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 686:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 687:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 688:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 689:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 690:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 691:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int8 BRAKE_ADC_GetResult8( void ) 
 692:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 693:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 result;
 694:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 695:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 696:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 697:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 698:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 699:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     result = (int8)BRAKE_ADC_DEC_SAMP_REG;
 700:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 702:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the middle byte to unlock the coherency */
 703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPM_REG;
 704:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else  if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 706:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Dummy read of the MSB byte to unlock the coherency */
 707:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPH_REG;
 708:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 709:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /*No action required for other coherency */
 710:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 711:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 712:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 713:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 714:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 715:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 716:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 14


 717:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return (result);
 718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 719:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 720:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 721:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 722:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult16
 723:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 724:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 725:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 726:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Returns a 16-bit result for a conversion with a result that has a
 727:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution of 8 to 16 bits. If the resolution is set greater than 16-bits,
 728:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  it will return the 16 least significant bits of the result. When the ADC
 729:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  is configured for 16-bit single ended mode, the ADC_GetResult32()
 730:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function should be used instead. This function returns only signed
 731:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  16-bit result, which allows a maximum positive value of 32767, not 65535.
 732:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function supports different coherency settings.
 733:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 734:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 735:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
 736:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 737:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 738:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  ADC result.
 739:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 740:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 741:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 742:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 743:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 744:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 745:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_GetResult16(void) 
 746:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 747:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint16 result;
 748:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 749:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 750:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 751:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 752:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 753:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 754:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 755:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 756:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPM_REG;
 757:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMP_REG;
 758:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 759:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 760:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 761:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 762:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /* MID or HIGH */
 763:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Read middle byte at the end */
 764:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 765:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 766:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMP_REG;
 768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint16)((uint16)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 769:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 771:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {   /* Dummy read of the MSB byte to unlock the coherency */
 772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)BRAKE_ADC_DEC_SAMPH_REG;
 773:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 15


 774:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 775:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 776:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 777:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 778:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 779:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 780:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 781:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return ((int16)result);
 782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 783:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 784:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 785:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 786:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GetResult32
 787:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 788:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 789:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 790:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Returns a 32-bit result for a conversion with a result that has a
 791:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution of 8 to 20 bits.
 792:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function supports different coherency settings.
 793:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 794:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 795:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 796:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 797:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 798:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: Result of the last ADC conversion.
 799:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 800:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 801:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_convDone:  Cleared in single sample mode with resolution
 802:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                              above 16 bits
 803:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 804:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 805:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_GetResult32(void) 
 806:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 807:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint32 result;
 808:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 coherency;
 809:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if (CY_PSOC3)
 810:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	    uint16 tmp;
 811:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* CY_PSOC3 */
 812:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 813:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Read active coherency configuration */
 814:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 815:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 816:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 817:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /*  Use default method to read result registers i.e. LSB byte read at the end*/
 818:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 819:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPH_REG;
 820:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((result & 0x80u) != 0u)
 821:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 822:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 result |= 0xFF00u;
 823:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 824:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMPM_REG;
 825:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 8u) | BRAKE_ADC_DEC_SAMP_REG;
 826:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 827:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 828:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 829:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 830:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 16


 831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 832:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {   /* Read middle byte at the end */
 833:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 834:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMPH_REG;
 835:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((result & 0x80u) != 0u)
 836:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 837:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 result |= 0xFF00u;
 838:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 839:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 840:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 841:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 842:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | BRAKE_ADC_DEC_SAMP_REG;
 843:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint32)((uint32)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 844:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 845:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 846:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else /*BRAKE_ADC_DEC_SAMP_KEY_HIGH */
 847:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 848:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Read MSB byte at the end */
 849:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if (CY_PSOC3)
 850:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR);
 851:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 			tmp = BRAKE_ADC_DEC_SAMPH_REG;
 852:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             if((tmp & 0x80u) != 0u)
 853:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             {   /* Sign extend */
 854:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 tmp |= 0xFF00u;
 855:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             }
 856:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)tmp << 16u;
 857:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #else
 858:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR);
 859:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)((uint32)CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR) << 16u);
 860:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* CY_PSOC3 */
 861:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 862:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear conversion complete status in Single Sample mode with resolution above 16 bit */
 863:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 864:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
 865:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 866:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
 867:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 868:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return ((int32)result);
 869:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 870:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 871:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 872:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 873:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetOffset
 874:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 875:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 876:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 877:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets the ADC offset which is used by the functions ADC_CountsTo_uVolts, 
 878:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC_CountsTo_mVolts, and ADC_CountsTo_Volts to subtract the offset from the 
 879:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  given reading before calculating the voltage conversion.
 880:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 881:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 882:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32:  This value is a measured value when the inputs are shorted or 
 883:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *          connected to the same input voltage.
 884:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 885:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 886:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 887:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 17


 888:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 889:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Modified to set the user provided offset. This
 890:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  variable is used for offset calibration purpose.
 891:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 892:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:
 893:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Affects the BRAKE_ADC_CountsTo_Volts,
 894:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsTo_mVolts, BRAKE_ADC_CountsTo_uVolts functions
 895:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  by subtracting the given offset.
 896:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 897:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 898:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetOffset(int32 offset) 
 899:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 900:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 901:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Offset = offset;
 902:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 903:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 904:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 905:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 906:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetGain
 907:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 908:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 909:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 910:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets the ADC gain in counts per volt for the voltage conversion
 911:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  functions below. This value is set by default by the reference and
 912:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  input range settings. It should only be used to further calibrate the
 913:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  ADC with a known input or if an external reference is used. This
 914:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  function may also be used to calibrate an entire signal chain, not
 915:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  just the ADC.
 916:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 917:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 918:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: ADC gain in counts per volt.
 919:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 920:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 921:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
 922:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 923:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 924:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  modified to set the ADC gain in counts
 925:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   per volt.
 926:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 927:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects:
 928:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Affects the BRAKE_ADC_CountsTo_Volts,
 929:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsTo_mVolts, BRAKE_ADC_CountsTo_uVolts functions
 930:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  supplying the correct conversion between ADC counts and voltage.
 931:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 932:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 933:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SetGain(int32 adcGain) 
 934:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 935:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_CountsPerVolt = adcGain;
 936:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 937:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 938:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 939:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
 940:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_mVolts
 941:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
 942:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 943:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
 944:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC counts output to mVolts as a 16-bit integer. For
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 18


 945:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  example, if the ADC measured 0.534 volts, the return value would
 946:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  be 534 mVolts.
 947:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 948:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
 949:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: adcCounts Result from the ADC conversion.
 950:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 951:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
 952:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  Result in mVolts
 953:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 954:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
 955:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert ADC counts to mVolts.
 956:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
 957:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to mVolts.
 958:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
 959:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
 960:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_CountsTo_mVolts(int32 adcCounts) 
 961:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 962:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 963:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int16 mVolts;
 964:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 965:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
 966:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
 967:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG1)
 968:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 969:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
 970:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 971:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG1_DEC_DIV */
 972:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG2_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1))
 973:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG2)
 974:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 975:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
 976:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 977:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 978:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG3_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2))
 979:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG3)
 980:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 981:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
 982:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 983:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 984:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG4_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3))
 985:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG4)
 986:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
 987:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
 988:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
 989:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
 990:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 991:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Subtract ADC offset */
 992:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
 993:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 994:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     mVolts = (int16)(( adcCounts * BRAKE_ADC_1MV_COUNTS ) / BRAKE_ADC_CountsPerVolt) ;
 995:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 996:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return(mVolts);
 997:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 998:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
 999:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1000:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1001:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_Volts
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 19


1002:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1003:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1004:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1005:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC output to Volts as a floating point number. For
1006:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  example, if the ADC measure a voltage of 1.2345 Volts, the
1007:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  returned result would be +1.2345 Volts.
1008:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1009:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1010:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32 adcCounts:  Result from the ADC conversion.
1011:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1012:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1013:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  float32: Result in Volts
1014:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1015:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1016:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert to Volts.
1017:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
1018:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to Volts.
1019:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1020:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1021:.\Generated_Source\PSoC5/BRAKE_ADC.c **** float32 BRAKE_ADC_CountsTo_Volts(int32 adcCounts) 
1022:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1023:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1024:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     float32 Volts;
1025:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1026:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
1027:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
1028:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG1)
1029:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1030:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
1031:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1032:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG1_DEC_DIV */
1033:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG2_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1))
1034:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG2)
1035:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1036:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
1037:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1038:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1039:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG3_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2))
1040:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG3)
1041:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1042:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
1043:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1044:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1045:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if((BRAKE_ADC_CFG4_DEC_DIV != 0) && (BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3))
1046:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_Config == BRAKE_ADC_CFG4)
1047:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1048:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
1049:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1050:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1051:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1052:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Subtract ADC offset */
1053:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
1054:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1055:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     Volts = (float32)adcCounts / (float32)BRAKE_ADC_CountsPerVolt;
1056:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1057:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return( Volts );
1058:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 20


1059:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1060:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1061:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1062:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_CountsTo_uVolts
1063:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1064:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1065:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1066:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Converts the ADC output to uVolts as a 32-bit integer. For example,
1067:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  if the ADC measured -0.02345 Volts, the return value would be -23450 uVolts.
1068:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1069:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1070:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32 adcCounts: Result from the ADC conversion.
1071:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1072:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1073:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32:  Result in uVolts
1074:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1075:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1076:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  used to convert ADC counts to mVolts.
1077:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_Offset:  Used as the offset while converting ADC counts
1078:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   to mVolts.
1079:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1080:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Theory:
1081:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Care must be taken to not exceed the maximum value for a 31 bit signed
1082:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  number in the conversion to uVolts and at the same time not lose resolution.
1083:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1084:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  uVolts = ((A * adcCounts) / ((int32)BRAKE_ADC_CountsPerVolt / B));
1085:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1086:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1087:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_CountsTo_uVolts(int32 adcCounts) 
1088:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1089:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1090:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 uVolts;
1091:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 coefA;
1092:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 coefB;
1093:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 resolution;
1094:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1095:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Set the resolution based on the configuration */
1096:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Convert adcCounts to the right align if left option selected */
1097:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (BRAKE_ADC_Config == BRAKE_ADC_CFG1)
1098:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1099:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG1_RESOLUTION;
1100:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG1_DEC_DIV != 0)
1101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG1_DEC_DIV;
1102:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG1_DEC_DIV */
1103:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG2)
1105:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG2_RESOLUTION;
1107:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG2_DEC_DIV != 0)
1108:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG2_DEC_DIV;
1109:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG2_DEC_DIV */
1110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG3)
1112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG3_RESOLUTION;
1114:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG3_DEC_DIV != 0)
1115:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG3_DEC_DIV;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 21


1116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG3_DEC_DIV */
1117:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1118:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
1119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1120:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG4_RESOLUTION;
1121:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG4_DEC_DIV != 0)
1122:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             adcCounts /= BRAKE_ADC_CFG4_DEC_DIV;
1123:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_CFG4_DEC_DIV */
1124:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1125:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     switch (resolution)
1127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1128:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_12) || \
1129:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_12) || \
1130:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_12) || \
1131:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_12) )
1132:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_12:
1133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_2;
1134:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_2;
1135:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1136:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_12 */    
1137:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_13) || \
1138:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_13) || \
1139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_13) || \
1140:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_13) )
1141:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_13:
1142:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_4;
1143:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_4;
1144:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1145:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_13 */    
1146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_14) || \
1147:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_14) || \
1148:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_14) || \
1149:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_14) )
1150:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_14:
1151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_8;
1152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_8;
1153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1154:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_14 */    
1155:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_15) || \
1156:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_15) || \
1157:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_15) || \
1158:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_15) )
1159:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_15:
1160:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_16;
1161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_16;
1162:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1163:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_15 */    
1164:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_16) || \
1165:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_16) || \
1166:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_16) || \
1167:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_16) )
1168:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_16:
1169:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_32;
1170:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_32;
1171:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1172:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_16 */    
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 22


1173:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_17) || \
1174:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_17) || \
1175:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_17) || \
1176:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_17) )
1177:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_17:
1178:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_64;
1179:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_64;
1180:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1181:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_17 */    
1182:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_18) || \
1183:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_18) || \
1184:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_18) || \
1185:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_18) )
1186:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_18:
1187:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_125;
1188:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_125;
1189:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1190:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_18 */    
1191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_19) || \
1192:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_19) || \
1193:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_19) || \
1194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_19) )
1195:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_19:
1196:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_250;
1197:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_250;
1198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1199:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_19 */    
1200:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if( (BRAKE_ADC_CFG1_RESOLUTION == BRAKE_ADC__BITS_20) || \
1201:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG2_RESOLUTION == BRAKE_ADC__BITS_20) || \
1202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG3_RESOLUTION == BRAKE_ADC__BITS_20) || \
1203:.\Generated_Source\PSoC5/BRAKE_ADC.c ****              (BRAKE_ADC_CFG4_RESOLUTION == BRAKE_ADC__BITS_20) )
1204:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case (uint8)BRAKE_ADC__BITS_20:
1205:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_500;
1206:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_500;
1207:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1208:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC__BITS_20 */    
1209:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         default:    /* resolution < 12 */
1210:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* 11 bits ADC + 2^20(1048576) = 31 bits */
1211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefA = BRAKE_ADC_1UV_COUNTS;
1212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefB = BRAKE_ADC_DIVISOR_1;
1213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             break;
1214:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coefB = BRAKE_ADC_CountsPerVolt / coefB;
1216:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uVolts = ((coefA * adcCounts) / coefB) - ((coefA * BRAKE_ADC_Offset) / coefB);
1217:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1218:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     return( uVolts );
1219:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1220:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1221:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1222:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1223:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_InitConfig(uint8 config)
1224:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1225:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1226:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1227:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Initializes all registers based on customizer settings
1228:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1229:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 23


1230:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
1231:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1232:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1233:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1234:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1235:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Global variables:
1236:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  BRAKE_ADC_CountsPerVolt:  Used to set the default counts per volt.
1237:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1238:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Side Effects: Rewrites the coherency set by BRAKE_ADC_SetCoherency()
1239:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   API to the default value.
1240:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1241:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1242:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_InitConfig(uint8 config) 
1243:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1244:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_stopConversion = 0u;
1245:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (config == 1u)
1247:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1248:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Default Config */
1249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG1_DEC_CR;
1250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG1_DEC_SHIFT1;
1251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG1_DEC_SHIFT2;
1252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG1_DEC_DR2;
1253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG1_DEC_DR2H;
1254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG1_DEC_DR1;
1255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG1_DEC_OCOR;
1256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG1_DEC_OCORM;
1257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG1_DEC_OCORH;
1258:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG1_DEC_COHER;
1259:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG1_DSM_CR4;
1261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG1_DSM_CR5;
1262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG1_DSM_CR6;
1263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG1_DSM_CR7;
1264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG1_DSM_CR10;
1265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG1_DSM_CR11;
1266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG1_DSM_CR12;
1267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG1_DSM_CR14;
1268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG1_DSM_CR15;
1269:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG1_DSM_CR16;
1270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG1_DSM_CR17;
1271:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1272:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG1_DSM_REF0);
1273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG1_DSM_REF2;
1274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG1_DSM_REF3;
1275:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1276:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG1_DSM_BUF0;
1277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG1_DSM_BUF1;
1278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG1_DSM_BUF2;
1279:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG1_DSM_BUF3;
1280:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1281:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* To select either Vssa or Vref to -ve input of DSM depending on
1282:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *  the input  range selected.
1283:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
1284:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if (BRAKE_ADC_CFG1_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_AMux_Select(1u);
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 24


1287:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #else
1288:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_AMux_Select(0u);
1289:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1291:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1292:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the Conversion stop if resolution is above 16 bit and conversion
1293:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         *   mode is Single sample
1294:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         */
1295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_CFG1_RESOLUTION > 16 && \
1296:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CFG1_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_stopConversion = 1u;
1298:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* Single sample with resolution above 16 bits. */
1299:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG1_COUNTS_PER_VOLT;
1301:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1302:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG1_CP_CLK_DIVIDER, 1u);
1303:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1304:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* This is only valid if there is an internal clock */
1305:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1306:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG1_ADC_CLK_DIVIDER, 1u);
1307:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1308:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1309:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1310:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set interrupt vector */
1311:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR1);
1312:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1313:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1314:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1315:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1)
1316:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 2u)
1317:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1318:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Second Config */
1319:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG2_DEC_CR;
1320:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG2_DEC_SHIFT1;
1321:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG2_DEC_SHIFT2;
1322:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG2_DEC_DR2;
1323:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG2_DEC_DR2H;
1324:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG2_DEC_DR1;
1325:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG2_DEC_OCOR;
1326:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG2_DEC_OCORM;
1327:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG2_DEC_OCORH;
1328:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG2_DEC_COHER;
1329:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1330:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG2_DSM_CR4;
1331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG2_DSM_CR5;
1332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG2_DSM_CR6;
1333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG2_DSM_CR7;
1334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG2_DSM_CR10;
1335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG2_DSM_CR11;
1336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG2_DSM_CR12;
1337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG2_DSM_CR14;
1338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG2_DSM_CR15;
1339:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG2_DSM_CR16;
1340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG2_DSM_CR17;
1341:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS cirucit */
1342:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG2_DSM_REF0);
1343:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG2_DSM_REF2;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 25


1344:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG2_DSM_REF3;
1345:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1346:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG2_DSM_BUF0;
1347:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG2_DSM_BUF1;
1348:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG2_DSM_BUF2;
1349:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG2_DSM_BUF3;
1350:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1351:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1352:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1353:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1354:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1355:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1356:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG2_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1357:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1358:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1359:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1360:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1361:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1362:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1363:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1364:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *   conversion mode is Single sample
1365:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1366:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG2_RESOLUTION > 16 && \
1367:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG2_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1369:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits. */
1370:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1371:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG2_COUNTS_PER_VOLT;
1372:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG2_CP_CLK_DIVIDER, 1u);
1374:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1375:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG2_ADC_CLK_DIVIDER, 1u);
1378:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1379:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1380:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1381:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR2);
1383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1384:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1385:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 1 */
1386:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1387:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2)
1388:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 3u)
1389:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1390:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Third Config */
1391:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG3_DEC_CR;
1392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG3_DEC_SHIFT1;
1393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG3_DEC_SHIFT2;
1394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG3_DEC_DR2;
1395:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG3_DEC_DR2H;
1396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG3_DEC_DR1;
1397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG3_DEC_OCOR;
1398:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG3_DEC_OCORM;
1399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG3_DEC_OCORH;
1400:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG3_DEC_COHER;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 26


1401:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG3_DSM_CR4;
1403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG3_DSM_CR5;
1404:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG3_DSM_CR6;
1405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG3_DSM_CR7;
1406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG3_DSM_CR10;
1407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG3_DSM_CR11;
1408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG3_DSM_CR12;
1409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG3_DSM_CR14;
1410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG3_DSM_CR15;
1411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG3_DSM_CR16;
1412:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG3_DSM_CR17;
1413:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1414:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG3_DSM_REF0);
1415:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG3_DSM_REF2;
1416:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG3_DSM_REF3;
1417:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1418:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG3_DSM_BUF0;
1419:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG3_DSM_BUF1;
1420:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG3_DSM_BUF2;
1421:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG3_DSM_BUF3;
1422:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1423:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1424:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1425:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1426:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1427:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG3_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1428:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1429:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1430:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1431:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1433:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1434:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1435:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                conversion  mode is Single sample */
1436:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG3_RESOLUTION > 16 && \
1437:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG3_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1438:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1439:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits */
1440:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1441:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG3_COUNTS_PER_VOLT;
1442:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1443:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG3_CP_CLK_DIVIDER, 1u);
1444:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1445:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1446:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1447:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG3_ADC_CLK_DIVIDER, 1u);
1448:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1449:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1450:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1451:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1452:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR3);
1453:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1454:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1455:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 2 */
1456:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1457:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #if(BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3)
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 27


1458:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (config == 4u)
1459:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1460:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Fourth Config */
1461:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG4_DEC_CR;
1462:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG4_DEC_SHIFT1;
1463:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG4_DEC_SHIFT2;
1464:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG4_DEC_DR2;
1465:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG4_DEC_DR2H;
1466:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG4_DEC_DR1;
1467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG4_DEC_OCOR;
1468:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG4_DEC_OCORM;
1469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG4_DEC_OCORH;
1470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG4_DEC_COHER;
1471:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1472:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG4_DSM_CR4;
1473:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG4_DSM_CR5;
1474:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG4_DSM_CR6;
1475:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG4_DSM_CR7;
1476:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG4_DSM_CR10;
1477:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG4_DSM_CR11;
1478:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG4_DSM_CR12;
1479:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG4_DSM_CR14;
1480:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG4_DSM_CR15;
1481:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG4_DSM_CR16;
1482:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG4_DSM_CR17;
1483:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set DSM_REF0_REG by disabling and enabling the PRESS circuit */
1484:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG4_DSM_REF0);
1485:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG4_DSM_REF2;
1486:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG4_DSM_REF3;
1487:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1488:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG4_DSM_BUF0;
1489:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG4_DSM_BUF1;
1490:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG4_DSM_BUF2;
1491:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG4_DSM_BUF3;
1492:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1493:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* To select either Vssa or Vref to -ve input of DSM depending on
1494:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             *  the input range selected.
1495:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             */
1496:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INPUT_MODE)
1497:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #if (BRAKE_ADC_CFG4_INPUT_RANGE == BRAKE_ADC_IR_VSSA_TO_2VREF)
1498:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(1u);
1499:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #else
1500:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
1501:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 #endif /* BRAKE_ADC_IR_VSSA_TO_2VREF) */
1502:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INPUT_MODE */
1503:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1504:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Set the Conversion stop if resolution is above 16 bit and
1505:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                conversion mode is Single sample */
1506:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_CFG4_RESOLUTION > 16 && \
1507:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_CFG4_CONV_MODE == BRAKE_ADC_MODE_SINGLE_SAMPLE)
1508:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_stopConversion = 1u;
1509:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* Single sample with resolution above 16 bits */
1510:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG4_COUNTS_PER_VOLT;
1512:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG4_CP_CLK_DIVIDER, 1u);
1514:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 28


1515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* This is only valid if there is an internal clock */
1516:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_DEFAULT_INTERNAL_CLK)
1517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG4_ADC_CLK_DIVIDER, 1u);
1518:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif /* BRAKE_ADC_DEFAULT_INTERNAL_CLK */
1519:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1520:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #if(BRAKE_ADC_IRQ_REMOVE == 0u)
1521:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Set interrupt vector */
1522:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR4);
1523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             #endif   /* End BRAKE_ADC_IRQ_REMOVE */
1524:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1525:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     #endif /* BRAKE_ADC_DEFAULT_NUM_CONFIGS > 3 */
1526:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1527:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1528:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1529:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1530:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SelectCofiguration
1531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1532:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1533:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1534:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  Sets one of up to four ADC configurations. Before setting the new
1535:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  configuration, the ADC is stopped and powered down. After setting
1536:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  the new configuration, the ADC can be powered and conversion
1537:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  can be restarted depending up on the value of second parameter
1538:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restart. If the value of this parameter is 1, then ADC will be
1539:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restarted. If this value is zero, then user must call BRAKE_ADC_Start
1540:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  and BRAKE_ADC_StartConvert() to restart the conversion.
1541:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1542:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1543:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  config:  configuration user wants to select.
1544:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *           Valid range: 1..4
1545:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  restart:  Restart option. 1 means start the ADC and restart the conversion.
1546:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                            0 means do not start the ADC and conversion.
1547:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1548:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1549:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1550:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1551:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1552:.\Generated_Source\PSoC5/BRAKE_ADC.c **** void BRAKE_ADC_SelectConfiguration(uint8 config, uint8 restart)
1553:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                                               
1554:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
1555:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Check whether the configuration number is valid or not */
1556:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if((config > 0u) && (config <= BRAKE_ADC_DEFAULT_NUM_CONFIGS))
1557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1558:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the flag to ensure Start() API doesn't override the 
1559:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		*  selected configuration
1560:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		*/
1561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_initVar == 0u)
1562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_started = 1u;
1564:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1565:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1566:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Update the config flag */
1567:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Config = config;
1568:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1569:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Stop the ADC  */
1570:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Stop();
1571:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 29


1572:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Set the  ADC registers based on the configuration */
1573:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_InitConfig(config);
1574:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1575:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Compensate the gain */
1576:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[config - 1u].gval;
1577:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[config - 1u].gcor);
1578:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1579:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(restart == 1u)
1580:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1581:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Restart the ADC */
1582:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Start();
1583:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1584:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Restart the ADC conversion */
1585:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_StartConvert();
1586:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1587:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1588:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
1589:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1590:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Halt CPU in debug mode if config is out of valid range */
1591:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CYASSERT(0u != 0u);
1592:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1593:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1594:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1595:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1596:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1597:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_GainCompensation
1598:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1599:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1600:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1601:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API calculates the trim value and then store this to gcor structure.
1602:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1603:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1604:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  inputRange:  input range for which trim value is to be calculated.
1605:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  IdealDecGain:  Ideal Decimator gain for the selected resolution and
1606:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *                 conversion  mode.
1607:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  IdealOddDecGain:  Ideal odd decimation gain for the selected resolution and
1608:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                      conversion mode.
1609:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  resolution:  Resolution to select the proper flash location for trim value.
1610:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  config:      Specifies the configuration number
1611:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *               Valid range: 1..4
1612:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1613:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1614:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1615:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1616:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1617:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_GainCompensation(uint8 inputRange, uint16 idealDecGain, uint16 idealOddDecGai
1618:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                               uint8 resolution, uint8 config) 
1619:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
  26              		.loc 1 1619 0
  27              		.cfi_startproc
  28              		@ args = 4, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 38B5     		push	{r3, r4, r5, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 3, -16
  34              		.cfi_offset 4, -12
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 30


  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 9DF81040 		ldrb	r4, [sp, #16]	@ zero_extendqisi2
1620:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 flash;
1621:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	int32 normalised;
1622:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 	uint16 gcorValue;
1623:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint32 gcorTmp;
1624:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1625:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if((config > 0u) && (config <= BRAKE_ADC_DEFAULT_NUM_CONFIGS))
  38              		.loc 1 1625 0
  39 0006 651E     		subs	r5, r4, #1
  40 0008 EDB2     		uxtb	r5, r5
  41 000a 032D     		cmp	r5, #3
  42 000c 49D8     		bhi	.L2
1626:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1627:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         switch(inputRange)
  43              		.loc 1 1627 0
  44 000e 0138     		subs	r0, r0, #1
  45              	.LVL1:
  46 0010 0928     		cmp	r0, #9
  47 0012 26D8     		bhi	.L16
  48 0014 DFE800F0 		tbb	[pc, r0]
  49              	.L5:
  50 0018 05       		.byte	(.L4-.L5)/2
  51 0019 25       		.byte	(.L16-.L5)/2
  52 001a 25       		.byte	(.L16-.L5)/2
  53 001b 05       		.byte	(.L4-.L5)/2
  54 001c 25       		.byte	(.L16-.L5)/2
  55 001d 25       		.byte	(.L16-.L5)/2
  56 001e 0D       		.byte	(.L6-.L5)/2
  57 001f 15       		.byte	(.L7-.L5)/2
  58 0020 25       		.byte	(.L16-.L5)/2
  59 0021 1D       		.byte	(.L8-.L5)/2
  60              		.p2align 1
  61              	.L4:
1628:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1629:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_DIFF:
1630:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VSSA_TO_2VREF:
1631:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1632:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  62              		.loc 1 1632 0
  63 0022 0F2B     		cmp	r3, #15
  64 0024 02D9     		bls	.L9
1633:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1634:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_DIFF_16_20;
  65              		.loc 1 1634 0
  66 0026 2148     		ldr	r0, .L17
  67 0028 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  68              	.LVL2:
  69 002a 1BE0     		b	.L3
  70              	.LVL3:
  71              	.L9:
1635:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1636:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1637:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1638:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_DIFF_8_15;
  72              		.loc 1 1638 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 31


  73 002c 2048     		ldr	r0, .L17+4
  74 002e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  75              	.LVL4:
  76 0030 18E0     		b	.L3
  77              	.LVL5:
  78              	.L6:
1639:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1640:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1641:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1642:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_2_DIFF:
1643:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1644:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  79              		.loc 1 1644 0
  80 0032 0F2B     		cmp	r3, #15
  81 0034 02D9     		bls	.L10
1645:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1646:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_2_DIFF_16_20;
  82              		.loc 1 1646 0
  83 0036 1F48     		ldr	r0, .L17+8
  84 0038 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  85              	.LVL6:
  86 003a 13E0     		b	.L3
  87              	.LVL7:
  88              	.L10:
1647:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1648:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1649:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1650:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_2_DIFF_8_15;
  89              		.loc 1 1650 0
  90 003c 1E48     		ldr	r0, .L17+12
  91 003e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
  92              	.LVL8:
  93 0040 10E0     		b	.L3
  94              	.LVL9:
  95              	.L7:
1651:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1652:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1653:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1654:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_4_DIFF:
1655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1656:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
  96              		.loc 1 1656 0
  97 0042 0F2B     		cmp	r3, #15
  98 0044 02D9     		bls	.L11
1657:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1658:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_4_DIFF_16_20;
  99              		.loc 1 1658 0
 100 0046 1D48     		ldr	r0, .L17+16
 101 0048 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 102              	.LVL10:
 103 004a 0BE0     		b	.L3
 104              	.LVL11:
 105              	.L11:
1659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1660:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1662:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_4_DIFF_8_15;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 32


 106              		.loc 1 1662 0
 107 004c 1C48     		ldr	r0, .L17+20
 108 004e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 109              	.LVL12:
 110 0050 08E0     		b	.L3
 111              	.LVL13:
 112              	.L8:
1663:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1664:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1665:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1666:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             case BRAKE_ADC_IR_VNEG_VREF_16_DIFF:
1667:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 /* Normalize the flash Value */
1668:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 if(resolution > 15u)
 113              		.loc 1 1668 0
 114 0052 0F2B     		cmp	r3, #15
 115 0054 02D9     		bls	.L12
1669:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1670:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_16_DIFF_16_20;
 116              		.loc 1 1670 0
 117 0056 1B48     		ldr	r0, .L17+24
 118 0058 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 119              	.LVL14:
 120 005a 03E0     		b	.L3
 121              	.LVL15:
 122              	.L12:
1671:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1672:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 else
1673:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 {
1674:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     flash = BRAKE_ADC_DEC_TRIM_VREF_16_DIFF_8_15;
 123              		.loc 1 1674 0
 124 005c 1A48     		ldr	r0, .L17+28
 125 005e 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 126              	.LVL16:
 127 0060 00E0     		b	.L3
 128              	.LVL17:
 129              	.L16:
1675:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 }
1676:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1677:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1678:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             default:
1679:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 flash = 0;
 130              		.loc 1 1679 0
 131 0062 0020     		movs	r0, #0
 132              	.L3:
 133              	.LVL18:
1680:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 break;
1681:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1682:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1683:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Add two values */
1684:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		normalised = (int32)idealDecGain + ((int32)flash * 32);
 134              		.loc 1 1684 0
 135 0064 40B2     		sxtb	r0, r0
 136              	.LVL19:
 137 0066 01EB4011 		add	r1, r1, r0, lsl #5
 138              	.LVL20:
1685:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorTmp = (uint32)normalised * (uint32)idealOddDecGain;
 139              		.loc 1 1685 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 33


 140 006a 01FB02F2 		mul	r2, r1, r2
 141              	.LVL21:
1686:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorValue = (uint16)(gcorTmp / BRAKE_ADC_IDEAL_GAIN_CONST);
 142              		.loc 1 1686 0
 143 006e D20B     		lsrs	r2, r2, #15
 144              	.LVL22:
 145 0070 90B2     		uxth	r0, r2
 146              	.LVL23:
1687:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1688:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (resolution < (BRAKE_ADC_MAX_GVAL - 1u))
 147              		.loc 1 1688 0
 148 0072 0D2B     		cmp	r3, #13
 149 0074 0AD8     		bhi	.L13
1689:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1690:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             gcorValue = (gcorValue >> (BRAKE_ADC_MAX_GVAL - (resolution + 1u)));
 150              		.loc 1 1690 0
 151 0076 C3F10E01 		rsb	r1, r3, #14
 152              	.LVL24:
 153 007a 0841     		asrs	r0, r0, r1
 154 007c 80B2     		uxth	r0, r0
 155              	.LVL25:
1691:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_gcor[config - 1u].gval = (resolution + 1u);
 156              		.loc 1 1691 0
 157 007e 134A     		ldr	r2, .L17+32
 158 0080 02EB8402 		add	r2, r2, r4, lsl #2
 159 0084 0133     		adds	r3, r3, #1
 160              	.LVL26:
 161 0086 02F8023C 		strb	r3, [r2, #-2]
 162 008a 05E0     		b	.L14
 163              	.LVL27:
 164              	.L13:
1692:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1693:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         else
1694:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         {
1695:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             /* Use all 16 bits */
1696:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_gcor[config - 1u].gval = BRAKE_ADC_MAX_GVAL;
 165              		.loc 1 1696 0
 166 008c 0F4B     		ldr	r3, .L17+32
 167              	.LVL28:
 168 008e 03EB8403 		add	r3, r3, r4, lsl #2
 169 0092 0F22     		movs	r2, #15
 170              	.LVL29:
 171 0094 03F8022C 		strb	r2, [r3, #-2]
 172              	.LVL30:
 173              	.L14:
1697:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         }
1698:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1699:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Save the gain correction register value */
1700:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_gcor[config - 1u].gcor = gcorValue;
 174              		.loc 1 1700 0 discriminator 1
 175 0098 013C     		subs	r4, r4, #1
 176 009a 0C4B     		ldr	r3, .L17+32
 177 009c 23F82400 		strh	r0, [r3, r4, lsl #2]	@ movhi
 178 00a0 38BD     		pop	{r3, r4, r5, pc}
 179              	.LVL31:
 180              	.L2:
1701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 34


1702:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else
1703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     {
1704:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         /* Halt CPU in debug mode if config is out of valid range */
1705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CYASSERT(0u != 0u);
 181              		.loc 1 1705 0 discriminator 1
 182 00a2 0020     		movs	r0, #0
 183              	.LVL32:
 184 00a4 FFF7FEFF 		bl	CyHalt
 185              	.LVL33:
 186 00a8 38BD     		pop	{r3, r4, r5, pc}
 187              	.LVL34:
 188              	.L18:
 189 00aa 00BF     		.align	2
 190              	.L17:
 191 00ac 18010049 		.word	1224737048
 192 00b0 1C010049 		.word	1224737052
 193 00b4 19010049 		.word	1224737049
 194 00b8 1D010049 		.word	1224737053
 195 00bc 1A010049 		.word	1224737050
 196 00c0 1E010049 		.word	1224737054
 197 00c4 1B010049 		.word	1224737051
 198 00c8 1F010049 		.word	1224737055
 199 00cc 00000000 		.word	.LANCHOR0
 200              		.cfi_endproc
 201              	.LFE21:
 202              		.size	BRAKE_ADC_GainCompensation, .-BRAKE_ADC_GainCompensation
 203              		.section	.text.BRAKE_ADC_SetDSMRef0Reg,"ax",%progbits
 204              		.align	2
 205              		.thumb
 206              		.thumb_func
 207              		.type	BRAKE_ADC_SetDSMRef0Reg, %function
 208              	BRAKE_ADC_SetDSMRef0Reg:
 209              	.LFB22:
1706:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }
1707:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1708:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1709:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1710:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /******************************************************************************
1711:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_SetDSMRef0Reg(uint8)
1712:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************
1713:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1714:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1715:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This API sets the DSM_REF0 register. This is written for internal use.
1716:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1717:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  value:  Value to be written to DSM_REF0 register.
1719:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1720:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1721:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1722:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1723:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ******************************************************************************/
1724:.\Generated_Source\PSoC5/BRAKE_ADC.c **** static void BRAKE_ADC_SetDSMRef0Reg(uint8 value) 
1725:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 210              		.loc 1 1725 0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 35


 214              	.LVL35:
 215 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 216              		.cfi_def_cfa_offset 24
 217              		.cfi_offset 3, -24
 218              		.cfi_offset 4, -20
 219              		.cfi_offset 5, -16
 220              		.cfi_offset 6, -12
 221              		.cfi_offset 7, -8
 222              		.cfi_offset 14, -4
 223 0002 0746     		mov	r7, r0
1726:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uint8 enableInterrupts;
1727:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 224              		.loc 1 1727 0
 225 0004 FFF7FEFF 		bl	CyEnterCriticalSection
 226              	.LVL36:
 227 0008 0646     		mov	r6, r0
 228              	.LVL37:
1728:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1729:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Disable PRES, Enable power to VCMBUF0, REFBUF0 and REFBUF1, enable PRES */
1730:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= (BRAKE_ADC_IGNORE_PRESA1 | BRAKE_ADC_IGNORE_PRESD1);
 229              		.loc 1 1730 0
 230 000a 0D4D     		ldr	r5, .L20
 231 000c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 232 000e 43F00303 		orr	r3, r3, #3
 233 0012 2B70     		strb	r3, [r5]
1731:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= (BRAKE_ADC_IGNORE_PRESA2 | BRAKE_ADC_IGNORE_PRESD2);
 234              		.loc 1 1731 0
 235 0014 0B4C     		ldr	r4, .L20+4
 236 0016 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 237 0018 43F00303 		orr	r3, r3, #3
 238 001c 2370     		strb	r3, [r4]
1732:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG = value;
 239              		.loc 1 1732 0
 240 001e 0A4B     		ldr	r3, .L20+8
 241 0020 1F70     		strb	r7, [r3]
1733:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1734:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Wait for 3 microseconds */
1735:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 242              		.loc 1 1735 0
 243 0022 0320     		movs	r0, #3
 244              	.LVL38:
 245 0024 FFF7FEFF 		bl	CyDelayUs
 246              	.LVL39:
1736:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Enable the press circuit */
1737:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~(BRAKE_ADC_IGNORE_PRESA1 | BRAKE_ADC_IGNORE_PRESD1);
 247              		.loc 1 1737 0
 248 0028 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 249 002a 03F0FC03 		and	r3, r3, #252
 250 002e 2B70     		strb	r3, [r5]
1738:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~(BRAKE_ADC_IGNORE_PRESA2 | BRAKE_ADC_IGNORE_PRESD2);
 251              		.loc 1 1738 0
 252 0030 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 253 0032 03F0FC03 		and	r3, r3, #252
 254 0036 2370     		strb	r3, [r4]
1739:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1740:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 255              		.loc 1 1740 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 36


 256 0038 3046     		mov	r0, r6
 257 003a FFF7FEFF 		bl	CyExitCriticalSection
 258              	.LVL40:
 259 003e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 260              	.LVL41:
 261              	.L21:
 262              		.align	2
 263              	.L20:
 264 0040 F8460040 		.word	1073759992
 265 0044 F9460040 		.word	1073759993
 266 0048 92580040 		.word	1073764498
 267              		.cfi_endproc
 268              	.LFE22:
 269              		.size	BRAKE_ADC_SetDSMRef0Reg, .-BRAKE_ADC_SetDSMRef0Reg
 270              		.section	.text.BRAKE_ADC_InitConfig,"ax",%progbits
 271              		.align	2
 272              		.thumb
 273              		.thumb_func
 274              		.type	BRAKE_ADC_InitConfig, %function
 275              	BRAKE_ADC_InitConfig:
 276              	.LFB19:
1243:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 277              		.loc 1 1243 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              	.LVL42:
 282 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 283              		.cfi_def_cfa_offset 24
 284              		.cfi_offset 3, -24
 285              		.cfi_offset 4, -20
 286              		.cfi_offset 5, -16
 287              		.cfi_offset 6, -12
 288              		.cfi_offset 7, -8
 289              		.cfi_offset 14, -4
 290 0002 0446     		mov	r4, r0
1244:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_stopConversion = 0u;
 291              		.loc 1 1244 0
 292 0004 0022     		movs	r2, #0
 293 0006 C04B     		ldr	r3, .L27
 294 0008 1A74     		strb	r2, [r3, #16]
1246:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (config == 1u)
 295              		.loc 1 1246 0
 296 000a 0128     		cmp	r0, #1
 297 000c 5BD1     		bne	.L23
1249:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG1_DEC_CR;
 298              		.loc 1 1249 0
 299 000e 3822     		movs	r2, #56
 300 0010 BE4B     		ldr	r3, .L27+4
 301 0012 1A70     		strb	r2, [r3]
1250:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG1_DEC_SHIFT1;
 302              		.loc 1 1250 0
 303 0014 0527     		movs	r7, #5
 304 0016 0233     		adds	r3, r3, #2
 305 0018 1F70     		strb	r7, [r3]
1251:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG1_DEC_SHIFT2;
 306              		.loc 1 1251 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 37


 307 001a 0722     		movs	r2, #7
 308 001c 0133     		adds	r3, r3, #1
 309 001e 1A70     		strb	r2, [r3]
1252:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG1_DEC_DR2;
 310              		.loc 1 1252 0
 311 0020 0025     		movs	r5, #0
 312 0022 0133     		adds	r3, r3, #1
 313 0024 1D70     		strb	r5, [r3]
1253:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG1_DEC_DR2H;
 314              		.loc 1 1253 0
 315 0026 0133     		adds	r3, r3, #1
 316 0028 1D70     		strb	r5, [r3]
1254:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG1_DEC_DR1;
 317              		.loc 1 1254 0
 318 002a 2D22     		movs	r2, #45
 319 002c 0133     		adds	r3, r3, #1
 320 002e 1A70     		strb	r2, [r3]
1255:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG1_DEC_OCOR;
 321              		.loc 1 1255 0
 322 0030 0233     		adds	r3, r3, #2
 323 0032 1D70     		strb	r5, [r3]
1256:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG1_DEC_OCORM;
 324              		.loc 1 1256 0
 325 0034 0133     		adds	r3, r3, #1
 326 0036 1D70     		strb	r5, [r3]
1257:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG1_DEC_OCORH;
 327              		.loc 1 1257 0
 328 0038 0133     		adds	r3, r3, #1
 329 003a 1D70     		strb	r5, [r3]
1258:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG1_DEC_COHER;
 330              		.loc 1 1258 0
 331 003c 0126     		movs	r6, #1
 332 003e 0A33     		adds	r3, r3, #10
 333 0040 1E70     		strb	r6, [r3]
1260:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG1_DSM_CR4;
 334              		.loc 1 1260 0
 335 0042 1422     		movs	r2, #20
 336 0044 03F52763 		add	r3, r3, #2672
 337 0048 1A70     		strb	r2, [r3]
1261:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG1_DSM_CR5;
 338              		.loc 1 1261 0
 339 004a 0133     		adds	r3, r3, #1
 340 004c 1F70     		strb	r7, [r3]
1262:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG1_DSM_CR6;
 341              		.loc 1 1262 0
 342 004e 1622     		movs	r2, #22
 343 0050 0133     		adds	r3, r3, #1
 344 0052 1A70     		strb	r2, [r3]
1263:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG1_DSM_CR7;
 345              		.loc 1 1263 0
 346 0054 0133     		adds	r3, r3, #1
 347 0056 1D70     		strb	r5, [r3]
1264:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG1_DSM_CR10;
 348              		.loc 1 1264 0
 349 0058 4422     		movs	r2, #68
 350 005a 0333     		adds	r3, r3, #3
 351 005c 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 38


1265:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG1_DSM_CR11;
 352              		.loc 1 1265 0
 353 005e 4822     		movs	r2, #72
 354 0060 0133     		adds	r3, r3, #1
 355 0062 1A70     		strb	r2, [r3]
1266:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG1_DSM_CR12;
 356              		.loc 1 1266 0
 357 0064 0133     		adds	r3, r3, #1
 358 0066 1E70     		strb	r6, [r3]
1267:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG1_DSM_CR14;
 359              		.loc 1 1267 0
 360 0068 0233     		adds	r3, r3, #2
 361 006a 1E70     		strb	r6, [r3]
1268:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG1_DSM_CR15;
 362              		.loc 1 1268 0
 363 006c 1122     		movs	r2, #17
 364 006e 0133     		adds	r3, r3, #1
 365 0070 1A70     		strb	r2, [r3]
1269:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG1_DSM_CR16;
 366              		.loc 1 1269 0
 367 0072 1922     		movs	r2, #25
 368 0074 0133     		adds	r3, r3, #1
 369 0076 1A70     		strb	r2, [r3]
1270:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG1_DSM_CR17;
 370              		.loc 1 1270 0
 371 0078 9722     		movs	r2, #151
 372 007a 0133     		adds	r3, r3, #1
 373 007c 1A70     		strb	r2, [r3]
1272:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG1_DSM_REF0);
 374              		.loc 1 1272 0
 375 007e 5220     		movs	r0, #82
 376              	.LVL43:
 377 0080 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 378              	.LVL44:
1273:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG1_DSM_REF2;
 379              		.loc 1 1273 0
 380 0084 5822     		movs	r2, #88
 381 0086 A24B     		ldr	r3, .L27+8
 382 0088 1A70     		strb	r2, [r3]
1274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG1_DSM_REF3;
 383              		.loc 1 1274 0
 384 008a 0133     		adds	r3, r3, #1
 385 008c 1D70     		strb	r5, [r3]
1276:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG1_DSM_BUF0;
 386              		.loc 1 1276 0
 387 008e 0533     		adds	r3, r3, #5
 388 0090 1F70     		strb	r7, [r3]
1277:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG1_DSM_BUF1;
 389              		.loc 1 1277 0
 390 0092 0222     		movs	r2, #2
 391 0094 0133     		adds	r3, r3, #1
 392 0096 1A70     		strb	r2, [r3]
1278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG1_DSM_BUF2;
 393              		.loc 1 1278 0
 394 0098 0133     		adds	r3, r3, #1
 395 009a 1D70     		strb	r5, [r3]
1279:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG1_DSM_BUF3;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 39


 396              		.loc 1 1279 0
 397 009c 0133     		adds	r3, r3, #1
 398 009e 1D70     		strb	r5, [r3]
1288:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_AMux_Select(0u);
 399              		.loc 1 1288 0
 400 00a0 2846     		mov	r0, r5
 401 00a2 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 402              	.LVL45:
1300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG1_COUNTS_PER_VOLT;
 403              		.loc 1 1300 0
 404 00a6 40F6CD42 		movw	r2, #3277
 405 00aa 9A4B     		ldr	r3, .L27+12
 406 00ac 1A60     		str	r2, [r3]
1302:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG1_CP_CLK_DIVIDER, 1u);
 407              		.loc 1 1302 0
 408 00ae 0C20     		movs	r0, #12
 409 00b0 3146     		mov	r1, r6
 410 00b2 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 411              	.LVL46:
1306:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG1_ADC_CLK_DIVIDER, 1u);
 412              		.loc 1 1306 0
 413 00b6 3320     		movs	r0, #51
 414 00b8 3146     		mov	r1, r6
 415 00ba FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 416              	.LVL47:
1311:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR1);
 417              		.loc 1 1311 0
 418 00be 1D20     		movs	r0, #29
 419 00c0 9549     		ldr	r1, .L27+16
 420 00c2 FFF7FEFF 		bl	CyIntSetVector
 421              	.LVL48:
 422              	.L23:
1316:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 2u)
 423              		.loc 1 1316 0
 424 00c6 022C     		cmp	r4, #2
 425 00c8 5DD1     		bne	.L24
1319:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG2_DEC_CR;
 426              		.loc 1 1319 0
 427 00ca 3822     		movs	r2, #56
 428 00cc 8F4B     		ldr	r3, .L27+4
 429 00ce 1A70     		strb	r2, [r3]
1320:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG2_DEC_SHIFT1;
 430              		.loc 1 1320 0
 431 00d0 0422     		movs	r2, #4
 432 00d2 0233     		adds	r3, r3, #2
 433 00d4 1A70     		strb	r2, [r3]
1321:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG2_DEC_SHIFT2;
 434              		.loc 1 1321 0
 435 00d6 0622     		movs	r2, #6
 436 00d8 0133     		adds	r3, r3, #1
 437 00da 1A70     		strb	r2, [r3]
1322:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG2_DEC_DR2;
 438              		.loc 1 1322 0
 439 00dc 0025     		movs	r5, #0
 440 00de 0133     		adds	r3, r3, #1
 441 00e0 1D70     		strb	r5, [r3]
1323:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG2_DEC_DR2H;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 40


 442              		.loc 1 1323 0
 443 00e2 0133     		adds	r3, r3, #1
 444 00e4 1D70     		strb	r5, [r3]
1324:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG2_DEC_DR1;
 445              		.loc 1 1324 0
 446 00e6 3F22     		movs	r2, #63
 447 00e8 0133     		adds	r3, r3, #1
 448 00ea 1A70     		strb	r2, [r3]
1325:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG2_DEC_OCOR;
 449              		.loc 1 1325 0
 450 00ec 0233     		adds	r3, r3, #2
 451 00ee 1D70     		strb	r5, [r3]
1326:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG2_DEC_OCORM;
 452              		.loc 1 1326 0
 453 00f0 0133     		adds	r3, r3, #1
 454 00f2 1D70     		strb	r5, [r3]
1327:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG2_DEC_OCORH;
 455              		.loc 1 1327 0
 456 00f4 0133     		adds	r3, r3, #1
 457 00f6 1D70     		strb	r5, [r3]
1328:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG2_DEC_COHER;
 458              		.loc 1 1328 0
 459 00f8 0126     		movs	r6, #1
 460 00fa 0A33     		adds	r3, r3, #10
 461 00fc 1E70     		strb	r6, [r3]
1330:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG2_DSM_CR4;
 462              		.loc 1 1330 0
 463 00fe 5022     		movs	r2, #80
 464 0100 03F52763 		add	r3, r3, #2672
 465 0104 1A70     		strb	r2, [r3]
1331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG2_DSM_CR5;
 466              		.loc 1 1331 0
 467 0106 2722     		movs	r2, #39
 468 0108 0133     		adds	r3, r3, #1
 469 010a 1A70     		strb	r2, [r3]
1332:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG2_DSM_CR6;
 470              		.loc 1 1332 0
 471 010c 2C22     		movs	r2, #44
 472 010e 0133     		adds	r3, r3, #1
 473 0110 1A70     		strb	r2, [r3]
1333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG2_DSM_CR7;
 474              		.loc 1 1333 0
 475 0112 0133     		adds	r3, r3, #1
 476 0114 1D70     		strb	r5, [r3]
1334:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG2_DSM_CR10;
 477              		.loc 1 1334 0
 478 0116 5522     		movs	r2, #85
 479 0118 0333     		adds	r3, r3, #3
 480 011a 1A70     		strb	r2, [r3]
1335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG2_DSM_CR11;
 481              		.loc 1 1335 0
 482 011c 5A22     		movs	r2, #90
 483 011e 0133     		adds	r3, r3, #1
 484 0120 1A70     		strb	r2, [r3]
1336:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG2_DSM_CR12;
 485              		.loc 1 1336 0
 486 0122 0527     		movs	r7, #5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 41


 487 0124 0133     		adds	r3, r3, #1
 488 0126 1F70     		strb	r7, [r3]
1337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG2_DSM_CR14;
 489              		.loc 1 1337 0
 490 0128 0233     		adds	r3, r3, #2
 491 012a 1E70     		strb	r6, [r3]
1338:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG2_DSM_CR15;
 492              		.loc 1 1338 0
 493 012c 1122     		movs	r2, #17
 494 012e 0133     		adds	r3, r3, #1
 495 0130 1A70     		strb	r2, [r3]
1339:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG2_DSM_CR16;
 496              		.loc 1 1339 0
 497 0132 1922     		movs	r2, #25
 498 0134 0133     		adds	r3, r3, #1
 499 0136 1A70     		strb	r2, [r3]
1340:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG2_DSM_CR17;
 500              		.loc 1 1340 0
 501 0138 9722     		movs	r2, #151
 502 013a 0133     		adds	r3, r3, #1
 503 013c 1A70     		strb	r2, [r3]
1342:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG2_DSM_REF0);
 504              		.loc 1 1342 0
 505 013e 4420     		movs	r0, #68
 506 0140 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 507              	.LVL49:
1343:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG2_DSM_REF2;
 508              		.loc 1 1343 0
 509 0144 5822     		movs	r2, #88
 510 0146 724B     		ldr	r3, .L27+8
 511 0148 1A70     		strb	r2, [r3]
1344:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG2_DSM_REF3;
 512              		.loc 1 1344 0
 513 014a 0133     		adds	r3, r3, #1
 514 014c 1D70     		strb	r5, [r3]
1346:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG2_DSM_BUF0;
 515              		.loc 1 1346 0
 516 014e 0533     		adds	r3, r3, #5
 517 0150 1F70     		strb	r7, [r3]
1347:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG2_DSM_BUF1;
 518              		.loc 1 1347 0
 519 0152 0222     		movs	r2, #2
 520 0154 0133     		adds	r3, r3, #1
 521 0156 1A70     		strb	r2, [r3]
1348:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG2_DSM_BUF2;
 522              		.loc 1 1348 0
 523 0158 0133     		adds	r3, r3, #1
 524 015a 1D70     		strb	r5, [r3]
1349:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG2_DSM_BUF3;
 525              		.loc 1 1349 0
 526 015c 0133     		adds	r3, r3, #1
 527 015e 1D70     		strb	r5, [r3]
1359:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
 528              		.loc 1 1359 0
 529 0160 2846     		mov	r0, r5
 530 0162 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 531              	.LVL50:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 42


1371:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG2_COUNTS_PER_VOLT;
 532              		.loc 1 1371 0
 533 0166 4FF47A42 		mov	r2, #64000
 534 016a 6A4B     		ldr	r3, .L27+12
 535 016c 1A60     		str	r2, [r3]
1373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG2_CP_CLK_DIVIDER, 1u);
 536              		.loc 1 1373 0
 537 016e 0820     		movs	r0, #8
 538 0170 3146     		mov	r1, r6
 539 0172 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 540              	.LVL51:
1377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG2_ADC_CLK_DIVIDER, 1u);
 541              		.loc 1 1377 0
 542 0176 2520     		movs	r0, #37
 543 0178 3146     		mov	r1, r6
 544 017a FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 545              	.LVL52:
1382:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR2);
 546              		.loc 1 1382 0
 547 017e 1D20     		movs	r0, #29
 548 0180 6649     		ldr	r1, .L27+20
 549 0182 FFF7FEFF 		bl	CyIntSetVector
 550              	.LVL53:
 551              	.L24:
1388:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(config == 3u)
 552              		.loc 1 1388 0
 553 0186 032C     		cmp	r4, #3
 554 0188 5DD1     		bne	.L25
1391:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG3_DEC_CR;
 555              		.loc 1 1391 0
 556 018a 3822     		movs	r2, #56
 557 018c 5F4B     		ldr	r3, .L27+4
 558 018e 1A70     		strb	r2, [r3]
1392:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG3_DEC_SHIFT1;
 559              		.loc 1 1392 0
 560 0190 0422     		movs	r2, #4
 561 0192 0233     		adds	r3, r3, #2
 562 0194 1A70     		strb	r2, [r3]
1393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG3_DEC_SHIFT2;
 563              		.loc 1 1393 0
 564 0196 0622     		movs	r2, #6
 565 0198 0133     		adds	r3, r3, #1
 566 019a 1A70     		strb	r2, [r3]
1394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG3_DEC_DR2;
 567              		.loc 1 1394 0
 568 019c 0025     		movs	r5, #0
 569 019e 0133     		adds	r3, r3, #1
 570 01a0 1D70     		strb	r5, [r3]
1395:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG3_DEC_DR2H;
 571              		.loc 1 1395 0
 572 01a2 0133     		adds	r3, r3, #1
 573 01a4 1D70     		strb	r5, [r3]
1396:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG3_DEC_DR1;
 574              		.loc 1 1396 0
 575 01a6 3F22     		movs	r2, #63
 576 01a8 0133     		adds	r3, r3, #1
 577 01aa 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 43


1397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG3_DEC_OCOR;
 578              		.loc 1 1397 0
 579 01ac 0233     		adds	r3, r3, #2
 580 01ae 1D70     		strb	r5, [r3]
1398:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG3_DEC_OCORM;
 581              		.loc 1 1398 0
 582 01b0 0133     		adds	r3, r3, #1
 583 01b2 1D70     		strb	r5, [r3]
1399:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG3_DEC_OCORH;
 584              		.loc 1 1399 0
 585 01b4 0133     		adds	r3, r3, #1
 586 01b6 1D70     		strb	r5, [r3]
1400:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG3_DEC_COHER;
 587              		.loc 1 1400 0
 588 01b8 0126     		movs	r6, #1
 589 01ba 0A33     		adds	r3, r3, #10
 590 01bc 1E70     		strb	r6, [r3]
1402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG3_DSM_CR4;
 591              		.loc 1 1402 0
 592 01be 5022     		movs	r2, #80
 593 01c0 03F52763 		add	r3, r3, #2672
 594 01c4 1A70     		strb	r2, [r3]
1403:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG3_DSM_CR5;
 595              		.loc 1 1403 0
 596 01c6 2722     		movs	r2, #39
 597 01c8 0133     		adds	r3, r3, #1
 598 01ca 1A70     		strb	r2, [r3]
1404:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG3_DSM_CR6;
 599              		.loc 1 1404 0
 600 01cc 2C22     		movs	r2, #44
 601 01ce 0133     		adds	r3, r3, #1
 602 01d0 1A70     		strb	r2, [r3]
1405:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG3_DSM_CR7;
 603              		.loc 1 1405 0
 604 01d2 0133     		adds	r3, r3, #1
 605 01d4 1D70     		strb	r5, [r3]
1406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG3_DSM_CR10;
 606              		.loc 1 1406 0
 607 01d6 5522     		movs	r2, #85
 608 01d8 0333     		adds	r3, r3, #3
 609 01da 1A70     		strb	r2, [r3]
1407:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG3_DSM_CR11;
 610              		.loc 1 1407 0
 611 01dc 5A22     		movs	r2, #90
 612 01de 0133     		adds	r3, r3, #1
 613 01e0 1A70     		strb	r2, [r3]
1408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG3_DSM_CR12;
 614              		.loc 1 1408 0
 615 01e2 0527     		movs	r7, #5
 616 01e4 0133     		adds	r3, r3, #1
 617 01e6 1F70     		strb	r7, [r3]
1409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG3_DSM_CR14;
 618              		.loc 1 1409 0
 619 01e8 0233     		adds	r3, r3, #2
 620 01ea 1E70     		strb	r6, [r3]
1410:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG3_DSM_CR15;
 621              		.loc 1 1410 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 44


 622 01ec 1122     		movs	r2, #17
 623 01ee 0133     		adds	r3, r3, #1
 624 01f0 1A70     		strb	r2, [r3]
1411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG3_DSM_CR16;
 625              		.loc 1 1411 0
 626 01f2 1922     		movs	r2, #25
 627 01f4 0133     		adds	r3, r3, #1
 628 01f6 1A70     		strb	r2, [r3]
1412:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG3_DSM_CR17;
 629              		.loc 1 1412 0
 630 01f8 9722     		movs	r2, #151
 631 01fa 0133     		adds	r3, r3, #1
 632 01fc 1A70     		strb	r2, [r3]
1414:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG3_DSM_REF0);
 633              		.loc 1 1414 0
 634 01fe 4420     		movs	r0, #68
 635 0200 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 636              	.LVL54:
1415:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG3_DSM_REF2;
 637              		.loc 1 1415 0
 638 0204 5822     		movs	r2, #88
 639 0206 424B     		ldr	r3, .L27+8
 640 0208 1A70     		strb	r2, [r3]
1416:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG3_DSM_REF3;
 641              		.loc 1 1416 0
 642 020a 0133     		adds	r3, r3, #1
 643 020c 1D70     		strb	r5, [r3]
1418:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG3_DSM_BUF0;
 644              		.loc 1 1418 0
 645 020e 0533     		adds	r3, r3, #5
 646 0210 1F70     		strb	r7, [r3]
1419:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG3_DSM_BUF1;
 647              		.loc 1 1419 0
 648 0212 0222     		movs	r2, #2
 649 0214 0133     		adds	r3, r3, #1
 650 0216 1A70     		strb	r2, [r3]
1420:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG3_DSM_BUF2;
 651              		.loc 1 1420 0
 652 0218 0133     		adds	r3, r3, #1
 653 021a 1D70     		strb	r5, [r3]
1421:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG3_DSM_BUF3;
 654              		.loc 1 1421 0
 655 021c 0133     		adds	r3, r3, #1
 656 021e 1D70     		strb	r5, [r3]
1430:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
 657              		.loc 1 1430 0
 658 0220 2846     		mov	r0, r5
 659 0222 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 660              	.LVL55:
1441:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG3_COUNTS_PER_VOLT;
 661              		.loc 1 1441 0
 662 0226 4FF47A42 		mov	r2, #64000
 663 022a 3A4B     		ldr	r3, .L27+12
 664 022c 1A60     		str	r2, [r3]
1443:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG3_CP_CLK_DIVIDER, 1u);
 665              		.loc 1 1443 0
 666 022e 0820     		movs	r0, #8
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 45


 667 0230 3146     		mov	r1, r6
 668 0232 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 669              	.LVL56:
1447:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG3_ADC_CLK_DIVIDER, 1u);
 670              		.loc 1 1447 0
 671 0236 2520     		movs	r0, #37
 672 0238 3146     		mov	r1, r6
 673 023a FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
 674              	.LVL57:
1452:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR3);
 675              		.loc 1 1452 0
 676 023e 1D20     		movs	r0, #29
 677 0240 3749     		ldr	r1, .L27+24
 678 0242 FFF7FEFF 		bl	CyIntSetVector
 679              	.LVL58:
 680              	.L25:
1458:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if (config == 4u)
 681              		.loc 1 1458 0
 682 0246 042C     		cmp	r4, #4
 683 0248 5DD1     		bne	.L22
1461:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_CR_REG      = BRAKE_ADC_CFG4_DEC_CR;
 684              		.loc 1 1461 0
 685 024a 3822     		movs	r2, #56
 686 024c 2F4B     		ldr	r3, .L27+4
 687 024e 1A70     		strb	r2, [r3]
1462:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT1_REG  = BRAKE_ADC_CFG4_DEC_SHIFT1;
 688              		.loc 1 1462 0
 689 0250 0422     		movs	r2, #4
 690 0252 0233     		adds	r3, r3, #2
 691 0254 1A70     		strb	r2, [r3]
1463:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_SHIFT2_REG  = BRAKE_ADC_CFG4_DEC_SHIFT2;
 692              		.loc 1 1463 0
 693 0256 0622     		movs	r2, #6
 694 0258 0133     		adds	r3, r3, #1
 695 025a 1A70     		strb	r2, [r3]
1464:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2_REG     = BRAKE_ADC_CFG4_DEC_DR2;
 696              		.loc 1 1464 0
 697 025c 0024     		movs	r4, #0
 698 025e 0133     		adds	r3, r3, #1
 699 0260 1C70     		strb	r4, [r3]
1465:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR2H_REG    = BRAKE_ADC_CFG4_DEC_DR2H;
 700              		.loc 1 1465 0
 701 0262 0133     		adds	r3, r3, #1
 702 0264 1C70     		strb	r4, [r3]
1466:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_DR1_REG     = BRAKE_ADC_CFG4_DEC_DR1;
 703              		.loc 1 1466 0
 704 0266 3F22     		movs	r2, #63
 705 0268 0133     		adds	r3, r3, #1
 706 026a 1A70     		strb	r2, [r3]
1467:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCOR_REG    = BRAKE_ADC_CFG4_DEC_OCOR;
 707              		.loc 1 1467 0
 708 026c 0233     		adds	r3, r3, #2
 709 026e 1C70     		strb	r4, [r3]
1468:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORM_REG   = BRAKE_ADC_CFG4_DEC_OCORM;
 710              		.loc 1 1468 0
 711 0270 0133     		adds	r3, r3, #1
 712 0272 1C70     		strb	r4, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 46


1469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_OCORH_REG   = BRAKE_ADC_CFG4_DEC_OCORH;
 713              		.loc 1 1469 0
 714 0274 0133     		adds	r3, r3, #1
 715 0276 1C70     		strb	r4, [r3]
1470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DEC_COHER_REG   = BRAKE_ADC_CFG4_DEC_COHER;
 716              		.loc 1 1470 0
 717 0278 0125     		movs	r5, #1
 718 027a 0A33     		adds	r3, r3, #10
 719 027c 1D70     		strb	r5, [r3]
1472:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR4_REG     = BRAKE_ADC_CFG4_DSM_CR4;
 720              		.loc 1 1472 0
 721 027e 5022     		movs	r2, #80
 722 0280 03F52763 		add	r3, r3, #2672
 723 0284 1A70     		strb	r2, [r3]
1473:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR5_REG     = BRAKE_ADC_CFG4_DSM_CR5;
 724              		.loc 1 1473 0
 725 0286 2722     		movs	r2, #39
 726 0288 0133     		adds	r3, r3, #1
 727 028a 1A70     		strb	r2, [r3]
1474:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR6_REG     = BRAKE_ADC_CFG4_DSM_CR6;
 728              		.loc 1 1474 0
 729 028c 2C22     		movs	r2, #44
 730 028e 0133     		adds	r3, r3, #1
 731 0290 1A70     		strb	r2, [r3]
1475:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR7_REG     = BRAKE_ADC_CFG4_DSM_CR7;
 732              		.loc 1 1475 0
 733 0292 0133     		adds	r3, r3, #1
 734 0294 1C70     		strb	r4, [r3]
1476:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR10_REG    = BRAKE_ADC_CFG4_DSM_CR10;
 735              		.loc 1 1476 0
 736 0296 5522     		movs	r2, #85
 737 0298 0333     		adds	r3, r3, #3
 738 029a 1A70     		strb	r2, [r3]
1477:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR11_REG    = BRAKE_ADC_CFG4_DSM_CR11;
 739              		.loc 1 1477 0
 740 029c 5A22     		movs	r2, #90
 741 029e 0133     		adds	r3, r3, #1
 742 02a0 1A70     		strb	r2, [r3]
1478:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR12_REG    = BRAKE_ADC_CFG4_DSM_CR12;
 743              		.loc 1 1478 0
 744 02a2 0526     		movs	r6, #5
 745 02a4 0133     		adds	r3, r3, #1
 746 02a6 1E70     		strb	r6, [r3]
1479:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR14_REG    = BRAKE_ADC_CFG4_DSM_CR14;
 747              		.loc 1 1479 0
 748 02a8 0233     		adds	r3, r3, #2
 749 02aa 1D70     		strb	r5, [r3]
1480:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR15_REG    = BRAKE_ADC_CFG4_DSM_CR15;
 750              		.loc 1 1480 0
 751 02ac 1122     		movs	r2, #17
 752 02ae 0133     		adds	r3, r3, #1
 753 02b0 1A70     		strb	r2, [r3]
1481:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR16_REG    = BRAKE_ADC_CFG4_DSM_CR16;
 754              		.loc 1 1481 0
 755 02b2 1922     		movs	r2, #25
 756 02b4 0133     		adds	r3, r3, #1
 757 02b6 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 47


1482:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_CR17_REG    = BRAKE_ADC_CFG4_DSM_CR17;
 758              		.loc 1 1482 0
 759 02b8 9722     		movs	r2, #151
 760 02ba 0133     		adds	r3, r3, #1
 761 02bc 1A70     		strb	r2, [r3]
1484:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_SetDSMRef0Reg(BRAKE_ADC_CFG4_DSM_REF0);
 762              		.loc 1 1484 0
 763 02be 4420     		movs	r0, #68
 764 02c0 FFF7FEFF 		bl	BRAKE_ADC_SetDSMRef0Reg
 765              	.LVL59:
1485:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF2_REG    = BRAKE_ADC_CFG4_DSM_REF2;
 766              		.loc 1 1485 0
 767 02c4 5822     		movs	r2, #88
 768 02c6 124B     		ldr	r3, .L27+8
 769 02c8 1A70     		strb	r2, [r3]
1486:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_REF3_REG    = BRAKE_ADC_CFG4_DSM_REF3;
 770              		.loc 1 1486 0
 771 02ca 0133     		adds	r3, r3, #1
 772 02cc 1C70     		strb	r4, [r3]
1488:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF0_REG    = BRAKE_ADC_CFG4_DSM_BUF0;
 773              		.loc 1 1488 0
 774 02ce 0533     		adds	r3, r3, #5
 775 02d0 1E70     		strb	r6, [r3]
1489:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF1_REG    = BRAKE_ADC_CFG4_DSM_BUF1;
 776              		.loc 1 1489 0
 777 02d2 0222     		movs	r2, #2
 778 02d4 0133     		adds	r3, r3, #1
 779 02d6 1A70     		strb	r2, [r3]
1490:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF2_REG    = BRAKE_ADC_CFG4_DSM_BUF2;
 780              		.loc 1 1490 0
 781 02d8 0133     		adds	r3, r3, #1
 782 02da 1C70     		strb	r4, [r3]
1491:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_DSM_BUF3_REG    = BRAKE_ADC_CFG4_DSM_BUF3;
 783              		.loc 1 1491 0
 784 02dc 0133     		adds	r3, r3, #1
 785 02de 1C70     		strb	r4, [r3]
1500:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                     BRAKE_ADC_AMux_Select(0u);
 786              		.loc 1 1500 0
 787 02e0 2046     		mov	r0, r4
 788 02e2 FFF7FEFF 		bl	BRAKE_ADC_AMux_Select
 789              	.LVL60:
1511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_CountsPerVolt = (int32)BRAKE_ADC_CFG4_COUNTS_PER_VOLT;
 790              		.loc 1 1511 0
 791 02e6 4FF47A42 		mov	r2, #64000
 792 02ea 0A4B     		ldr	r3, .L27+12
 793 02ec 1A60     		str	r2, [r3]
1513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Ext_CP_Clk_SetDividerRegister(BRAKE_ADC_CFG4_CP_CLK_DIVIDER, 1u);
 794              		.loc 1 1513 0
 795 02ee 0820     		movs	r0, #8
 796 02f0 2946     		mov	r1, r5
 797 02f2 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetDividerRegister
 798              	.LVL61:
1517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 BRAKE_ADC_theACLK_SetDividerRegister(BRAKE_ADC_CFG4_ADC_CLK_DIVIDER, 1u);
 799              		.loc 1 1517 0
 800 02f6 2520     		movs	r0, #37
 801 02f8 2946     		mov	r1, r5
 802 02fa FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetDividerRegister
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 48


 803              	.LVL62:
1522:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 (void)CyIntSetVector(BRAKE_ADC_INTC_NUMBER, &BRAKE_ADC_ISR4);
 804              		.loc 1 1522 0
 805 02fe 1D20     		movs	r0, #29
 806 0300 0849     		ldr	r1, .L27+28
 807 0302 FFF7FEFF 		bl	CyIntSetVector
 808              	.LVL63:
 809              	.L22:
 810 0306 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 811              	.L28:
 812              		.align	2
 813              	.L27:
 814 0308 00000000 		.word	.LANCHOR0
 815 030c 004E0040 		.word	1073761792
 816 0310 94580040 		.word	1073764500
 817 0314 00000000 		.word	BRAKE_ADC_CountsPerVolt
 818 0318 00000000 		.word	BRAKE_ADC_ISR1
 819 031c 00000000 		.word	BRAKE_ADC_ISR2
 820 0320 00000000 		.word	BRAKE_ADC_ISR3
 821 0324 00000000 		.word	BRAKE_ADC_ISR4
 822              		.cfi_endproc
 823              	.LFE19:
 824              		.size	BRAKE_ADC_InitConfig, .-BRAKE_ADC_InitConfig
 825              		.section	.text.BRAKE_ADC_Init,"ax",%progbits
 826              		.align	2
 827              		.global	BRAKE_ADC_Init
 828              		.thumb
 829              		.thumb_func
 830              		.type	BRAKE_ADC_Init, %function
 831              	BRAKE_ADC_Init:
 832              	.LFB0:
  92:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 833              		.loc 1 92 0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 838              		.cfi_def_cfa_offset 24
 839              		.cfi_offset 4, -24
 840              		.cfi_offset 5, -20
 841              		.cfi_offset 6, -16
 842              		.cfi_offset 7, -12
 843              		.cfi_offset 8, -8
 844              		.cfi_offset 14, -4
 845 0004 82B0     		sub	sp, sp, #8
 846              		.cfi_def_cfa_offset 32
  94:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Config = 1u;
 847              		.loc 1 94 0
 848 0006 3A4D     		ldr	r5, .L30
 849 0008 4FF00108 		mov	r8, #1
 850 000c 85F80080 		strb	r8, [r5]
  95:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_convDone = 0u;
 851              		.loc 1 95 0
 852 0010 384E     		ldr	r6, .L30+4
 853 0012 0024     		movs	r4, #0
 854 0014 7474     		strb	r4, [r6, #17]
  97:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Ext_CP_Clk_SetMode(CYCLK_DUTY);
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 49


 855              		.loc 1 97 0
 856 0016 1020     		movs	r0, #16
 857 0018 FFF7FEFF 		bl	BRAKE_ADC_Ext_CP_Clk_SetModeRegister
 858              	.LVL64:
 101:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_theACLK_SetMode(CYCLK_DUTY);
 859              		.loc 1 101 0
 860 001c 1020     		movs	r0, #16
 861 001e FFF7FEFF 		bl	BRAKE_ADC_theACLK_SetModeRegister
 862              	.LVL65:
 106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntSetPriority(BRAKE_ADC_INTC_NUMBER, BRAKE_ADC_INTC_PRIOR_NUMBER);
 863              		.loc 1 106 0
 864 0022 1D20     		movs	r0, #29
 865 0024 0721     		movs	r1, #7
 866 0026 FFF7FEFF 		bl	CyIntSetPriority
 867              	.LVL66:
 110:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM0_REG    = BRAKE_ADC_CFG1_DSM_DEM0;
 868              		.loc 1 110 0
 869 002a 0427     		movs	r7, #4
 870 002c 324B     		ldr	r3, .L30+8
 871 002e 1F70     		strb	r7, [r3]
 111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_DEM1_REG    = BRAKE_ADC_CFG1_DSM_DEM1;
 872              		.loc 1 111 0
 873 0030 0133     		adds	r3, r3, #1
 874 0032 1C70     		strb	r4, [r3]
 112:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_MISC_REG    = BRAKE_ADC_CFG1_DSM_MISC;
 875              		.loc 1 112 0
 876 0034 0733     		adds	r3, r3, #7
 877 0036 1C70     		strb	r4, [r3]
 113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CLK_REG    |= BRAKE_ADC_CFG1_DSM_CLK;
 878              		.loc 1 113 0
 879 0038 03F26923 		addw	r3, r3, #617
 880 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 881 003e 42F01802 		orr	r2, r2, #24
 882 0042 1A70     		strb	r2, [r3]
 114:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF1_REG    = BRAKE_ADC_CFG1_DSM_REF1;
 883              		.loc 1 114 0
 884 0044 A3F51D73 		sub	r3, r3, #628
 885 0048 1C70     		strb	r4, [r3]
 116:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT0_REG    = BRAKE_ADC_CFG1_DSM_OUT0;
 886              		.loc 1 116 0
 887 004a 03F2F523 		addw	r3, r3, #757
 888 004e 1C70     		strb	r4, [r3]
 117:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_OUT1_REG    = BRAKE_ADC_CFG1_DSM_OUT1;
 889              		.loc 1 117 0
 890 0050 0133     		adds	r3, r3, #1
 891 0052 1C70     		strb	r4, [r3]
 119:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR0_REG     = BRAKE_ADC_CFG1_DSM_CR0;
 892              		.loc 1 119 0
 893 0054 0A22     		movs	r2, #10
 894 0056 A3F20933 		subw	r3, r3, #777
 895 005a 1A70     		strb	r2, [r3]
 120:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR1_REG     = BRAKE_ADC_CFG1_DSM_CR1;
 896              		.loc 1 120 0
 897 005c 0133     		adds	r3, r3, #1
 898 005e 1C70     		strb	r4, [r3]
 124:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR3_REG     = BRAKE_ADC_CFG1_DSM_CR3;
 899              		.loc 1 124 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 50


 900 0060 0233     		adds	r3, r3, #2
 901 0062 1C70     		strb	r4, [r3]
 126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR8_REG     = BRAKE_ADC_CFG1_DSM_CR8;
 902              		.loc 1 126 0
 903 0064 1222     		movs	r2, #18
 904 0066 0533     		adds	r3, r3, #5
 905 0068 1A70     		strb	r2, [r3]
 127:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR9_REG     = BRAKE_ADC_CFG1_DSM_CR9;
 906              		.loc 1 127 0
 907 006a 1322     		movs	r2, #19
 908 006c 0133     		adds	r3, r3, #1
 909 006e 1A70     		strb	r2, [r3]
 128:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR13_REG    = BRAKE_ADC_CFG1_DSM_CR13;
 910              		.loc 1 128 0
 911 0070 0433     		adds	r3, r3, #4
 912 0072 1C70     		strb	r4, [r3]
 130:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG      = BRAKE_ADC_CFG1_DEC_SR;
 913              		.loc 1 130 0
 914 0074 1422     		movs	r2, #20
 915 0076 A3F68C23 		subw	r3, r3, #2700
 916 007a 1A70     		strb	r2, [r3]
 133:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG1_INPUT_RANGE,
 917              		.loc 1 133 0
 918 007c CDF80080 		str	r8, [sp]
 919 0080 0220     		movs	r0, #2
 920 0082 48F66B51 		movw	r1, #36203
 921 0086 47F2E972 		movw	r2, #30697
 922 008a 0E23     		movs	r3, #14
 923 008c FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 924              	.LVL67:
 139:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG2_INPUT_RANGE,
 925              		.loc 1 139 0
 926 0090 0223     		movs	r3, #2
 927 0092 0093     		str	r3, [sp]
 928 0094 2046     		mov	r0, r4
 929 0096 49F2DA01 		movw	r1, #37082
 930 009a 4FF40042 		mov	r2, #32768
 931 009e 1023     		movs	r3, #16
 932 00a0 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 933              	.LVL68:
 146:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG3_INPUT_RANGE,
 934              		.loc 1 146 0
 935 00a4 0323     		movs	r3, #3
 936 00a6 0093     		str	r3, [sp]
 937 00a8 2046     		mov	r0, r4
 938 00aa 49F2DA01 		movw	r1, #37082
 939 00ae 4FF40042 		mov	r2, #32768
 940 00b2 1023     		movs	r3, #16
 941 00b4 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 942              	.LVL69:
 153:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_GainCompensation(BRAKE_ADC_CFG4_INPUT_RANGE,
 943              		.loc 1 153 0
 944 00b8 0097     		str	r7, [sp]
 945 00ba 2046     		mov	r0, r4
 946 00bc 49F2DA01 		movw	r1, #37082
 947 00c0 4FF40042 		mov	r2, #32768
 948 00c4 1023     		movs	r3, #16
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 51


 949 00c6 FFF7FEFF 		bl	BRAKE_ADC_GainCompensation
 950              	.LVL70:
 161:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gval;
 951              		.loc 1 161 0
 952 00ca 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 953 00cc 06EB8303 		add	r3, r6, r3, lsl #2
 954 00d0 13F8022C 		ldrb	r2, [r3, #-2]	@ zero_extendqisi2
 955 00d4 094B     		ldr	r3, .L30+12
 956 00d6 1A70     		strb	r2, [r3]
 162:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor);
 957              		.loc 1 162 0
 958 00d8 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 959 00da 013B     		subs	r3, r3, #1
 960 00dc 36F82320 		ldrh	r2, [r6, r3, lsl #2]
 961 00e0 074B     		ldr	r3, .L30+16
 962 00e2 1A80     		strh	r2, [r3]	@ movhi
 165:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_InitConfig(BRAKE_ADC_Config);
 963              		.loc 1 165 0
 964 00e4 2878     		ldrb	r0, [r5]	@ zero_extendqisi2
 965 00e6 FFF7FEFF 		bl	BRAKE_ADC_InitConfig
 966              	.LVL71:
 166:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 967              		.loc 1 166 0
 968 00ea 02B0     		add	sp, sp, #8
 969              		@ sp needed
 970 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 971              	.L31:
 972              		.align	2
 973              	.L30:
 974 00f0 00000000 		.word	.LANCHOR1
 975 00f4 00000000 		.word	.LANCHOR0
 976 00f8 96580040 		.word	1073764502
 977 00fc 0E4E0040 		.word	1073761806
 978 0100 0C4E0040 		.word	1073761804
 979              		.cfi_endproc
 980              	.LFE0:
 981              		.size	BRAKE_ADC_Init, .-BRAKE_ADC_Init
 982              		.section	.text.BRAKE_ADC_Enable,"ax",%progbits
 983              		.align	2
 984              		.global	BRAKE_ADC_Enable
 985              		.thumb
 986              		.thumb_func
 987              		.type	BRAKE_ADC_Enable, %function
 988              	BRAKE_ADC_Enable:
 989              	.LFB1:
 185:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 990              		.loc 1 185 0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994 0000 70B5     		push	{r4, r5, r6, lr}
 995              		.cfi_def_cfa_offset 16
 996              		.cfi_offset 4, -16
 997              		.cfi_offset 5, -12
 998              		.cfi_offset 6, -8
 999              		.cfi_offset 14, -4
 188:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 52


 1000              		.loc 1 188 0
 1001 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 1002              	.LVL72:
 1003 0006 0646     		mov	r6, r0
 1004              	.LVL73:
 191:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     config = BRAKE_ADC_Config;
 1005              		.loc 1 191 0
 1006 0008 2B4B     		ldr	r3, .L33
 1007 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1008              	.LVL74:
 194:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG |= BRAKE_ADC_ACT_PWR_DEC_EN;
 1009              		.loc 1 194 0
 1010 000c 2B4B     		ldr	r3, .L33+4
 1011 000e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1012 0010 42F00102 		orr	r2, r2, #1
 1013 0014 1A70     		strb	r2, [r3]
 195:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG |= BRAKE_ADC_ACT_PWR_DSM_EN;
 1014              		.loc 1 195 0
 1015 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1016 0018 42F01002 		orr	r2, r2, #16
 1017 001c 1A70     		strb	r2, [r3]
 198:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG |= BRAKE_ADC_STBY_PWR_DEC_EN;
 1018              		.loc 1 198 0
 1019 001e 1033     		adds	r3, r3, #16
 1020 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1021 0022 42F00102 		orr	r2, r2, #1
 1022 0026 1A70     		strb	r2, [r3]
 199:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG |= BRAKE_ADC_STBY_PWR_DSM_EN;
 1023              		.loc 1 199 0
 1024 0028 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1025 002a 42F01002 		orr	r2, r2, #16
 1026 002e 1A70     		strb	r2, [r3]
 202:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 1027              		.loc 1 202 0
 1028 0030 234D     		ldr	r5, .L33+8
 1029 0032 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1030 0034 43F00203 		orr	r3, r3, #2
 1031 0038 2B70     		strb	r3, [r5]
 203:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
 1032              		.loc 1 203 0
 1033 003a 224C     		ldr	r4, .L33+12
 1034 003c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1035 003e 43F00203 		orr	r3, r3, #2
 1036 0042 2370     		strb	r3, [r4]
 205:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG |= (BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 1037              		.loc 1 205 0
 1038 0044 204B     		ldr	r3, .L33+16
 1039 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1040 0048 42F00302 		orr	r2, r2, #3
 1041 004c 1A70     		strb	r2, [r3]
 271:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 1042              		.loc 1 271 0
 1043 004e 0320     		movs	r0, #3
 1044              	.LVL75:
 1045 0050 FFF7FEFF 		bl	CyDelayUs
 1046              	.LVL76:
 274:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 53


 1047              		.loc 1 274 0
 1048 0054 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1049 0056 03F0FD03 		and	r3, r3, #253
 1050 005a 2B70     		strb	r3, [r5]
 275:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 1051              		.loc 1 275 0
 1052 005c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1053 005e 03F0FD03 		and	r3, r3, #253
 1054 0062 2370     		strb	r3, [r4]
 278:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG  |= ( BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 1055              		.loc 1 278 0
 1056 0064 194B     		ldr	r3, .L33+20
 1057 0066 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1058 0068 42F00602 		orr	r2, r2, #6
 1059 006c 1A70     		strb	r2, [r3]
 281:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG = BRAKE_ADC_CFG1_DSM_CR2;
 1060              		.loc 1 281 0
 1061 006e 7A22     		movs	r2, #122
 1062 0070 0B33     		adds	r3, r3, #11
 1063 0072 1A70     		strb	r2, [r3]
 285:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG |= BRAKE_ADC_ACT_PWR_CLK_EN;
 1064              		.loc 1 285 0
 1065 0074 A3F5A753 		sub	r3, r3, #5344
 1066 0078 013B     		subs	r3, r3, #1
 1067 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1068 007c 42F00102 		orr	r2, r2, #1
 1069 0080 1A70     		strb	r2, [r3]
 286:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG |= BRAKE_ADC_STBY_PWR_CLK_EN;
 1070              		.loc 1 286 0
 1071 0082 1033     		adds	r3, r3, #16
 1072 0084 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1073 0086 42F00102 		orr	r2, r2, #1
 1074 008a 1A70     		strb	r2, [r3]
 290:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 1075              		.loc 1 290 0
 1076 008c 0F3B     		subs	r3, r3, #15
 1077 008e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1078 0090 42F00102 		orr	r2, r2, #1
 1079 0094 1A70     		strb	r2, [r3]
 291:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG |= BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 1080              		.loc 1 291 0
 1081 0096 1033     		adds	r3, r3, #16
 1082 0098 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1083 009a 42F00102 		orr	r2, r2, #1
 1084 009e 1A70     		strb	r2, [r3]
 295:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntClearPending(BRAKE_ADC_INTC_NUMBER);
 1085              		.loc 1 295 0
 1086 00a0 4FF00053 		mov	r3, #536870912
 1087 00a4 0A4A     		ldr	r2, .L33+24
 1088 00a6 1360     		str	r3, [r2]
 297:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CyIntEnable(BRAKE_ADC_INTC_NUMBER);
 1089              		.loc 1 297 0
 1090 00a8 A2F5C072 		sub	r2, r2, #384
 1091 00ac 1360     		str	r3, [r2]
 300:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 1092              		.loc 1 300 0
 1093 00ae 3046     		mov	r0, r6
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 54


 1094 00b0 FFF7FEFF 		bl	CyExitCriticalSection
 1095              	.LVL77:
 1096 00b4 70BD     		pop	{r4, r5, r6, pc}
 1097              	.LVL78:
 1098              	.L34:
 1099 00b6 00BF     		.align	2
 1100              	.L33:
 1101 00b8 00000000 		.word	.LANCHOR1
 1102 00bc AA430040 		.word	1073759146
 1103 00c0 F8460040 		.word	1073759992
 1104 00c4 F9460040 		.word	1073759993
 1105 00c8 91580040 		.word	1073764497
 1106 00cc 77580040 		.word	1073764471
 1107 00d0 80E200E0 		.word	-536812928
 1108              		.cfi_endproc
 1109              	.LFE1:
 1110              		.size	BRAKE_ADC_Enable, .-BRAKE_ADC_Enable
 1111              		.section	.text.BRAKE_ADC_Start,"ax",%progbits
 1112              		.align	2
 1113              		.global	BRAKE_ADC_Start
 1114              		.thumb
 1115              		.thumb_func
 1116              		.type	BRAKE_ADC_Start, %function
 1117              	BRAKE_ADC_Start:
 1118              	.LFB2:
 330:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1119              		.loc 1 330 0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123 0000 08B5     		push	{r3, lr}
 1124              		.cfi_def_cfa_offset 8
 1125              		.cfi_offset 3, -8
 1126              		.cfi_offset 14, -4
 331:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_initVar == 0u)
 1127              		.loc 1 331 0
 1128 0002 084B     		ldr	r3, .L38
 1129 0004 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1130 0006 4BB9     		cbnz	r3, .L36
 333:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_started == 0u)
 1131              		.loc 1 333 0
 1132 0008 064B     		ldr	r3, .L38
 1133 000a DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1134 000c 13F0FF0F 		tst	r3, #255
 1135 0010 01D1     		bne	.L37
 335:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Init();
 1136              		.loc 1 335 0
 1137 0012 FFF7FEFF 		bl	BRAKE_ADC_Init
 1138              	.LVL79:
 1139              	.L37:
 337:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_initVar = 1u;
 1140              		.loc 1 337 0
 1141 0016 0122     		movs	r2, #1
 1142 0018 024B     		ldr	r3, .L38
 1143 001a 9A74     		strb	r2, [r3, #18]
 1144              	.L36:
 341:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Enable();
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 55


 1145              		.loc 1 341 0
 1146 001c FFF7FEFF 		bl	BRAKE_ADC_Enable
 1147              	.LVL80:
 1148 0020 08BD     		pop	{r3, pc}
 1149              	.L39:
 1150 0022 00BF     		.align	2
 1151              	.L38:
 1152 0024 00000000 		.word	.LANCHOR0
 1153              		.cfi_endproc
 1154              	.LFE2:
 1155              		.size	BRAKE_ADC_Start, .-BRAKE_ADC_Start
 1156              		.section	.text.BRAKE_ADC_Stop,"ax",%progbits
 1157              		.align	2
 1158              		.global	BRAKE_ADC_Stop
 1159              		.thumb
 1160              		.thumb_func
 1161              		.type	BRAKE_ADC_Stop, %function
 1162              	BRAKE_ADC_Stop:
 1163              	.LFB3:
 363:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1164              		.loc 1 363 0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 0
 1167              		@ frame_needed = 0, uses_anonymous_args = 0
 1168 0000 70B5     		push	{r4, r5, r6, lr}
 1169              		.cfi_def_cfa_offset 16
 1170              		.cfi_offset 4, -16
 1171              		.cfi_offset 5, -12
 1172              		.cfi_offset 6, -8
 1173              		.cfi_offset 14, -4
 365:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     enableInterrupts = CyEnterCriticalSection();
 1174              		.loc 1 365 0
 1175 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 1176              	.LVL81:
 1177 0006 0646     		mov	r6, r0
 1178              	.LVL82:
 368:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 1179              		.loc 1 368 0
 1180 0008 314B     		ldr	r3, .L41
 1181 000a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1182 000c 02F0FE02 		and	r2, r2, #254
 1183 0010 1A70     		strb	r2, [r3]
 369:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |=  BRAKE_ADC_DEC_INTR_CLEAR;
 1184              		.loc 1 369 0
 1185 0012 0133     		adds	r3, r3, #1
 1186 0014 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1187 0016 42F00402 		orr	r2, r2, #4
 1188 001a 1A70     		strb	r2, [r3]
 373:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG |= BRAKE_ADC_IGNORE_PRESA1;
 1189              		.loc 1 373 0
 1190 001c 2D4D     		ldr	r5, .L41+4
 1191 001e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1192 0020 43F00203 		orr	r3, r3, #2
 1193 0024 2B70     		strb	r3, [r5]
 374:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG |= BRAKE_ADC_IGNORE_PRESA2;
 1194              		.loc 1 374 0
 1195 0026 2C4C     		ldr	r4, .L41+8
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 56


 1196 0028 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1197 002a 43F00203 		orr	r3, r3, #2
 1198 002e 2370     		strb	r3, [r4]
 376:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR17_REG &= (uint8)~(BRAKE_ADC_DSM_EN_BUF_VREF | BRAKE_ADC_DSM_EN_BUF_VCM);
 1199              		.loc 1 376 0
 1200 0030 2A4B     		ldr	r3, .L41+12
 1201 0032 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1202 0034 02F0FC02 		and	r2, r2, #252
 1203 0038 1A70     		strb	r2, [r3]
 377:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_REF0_REG &= (uint8)~BRAKE_ADC_DSM_EN_BUF_VREF_INN;
 1204              		.loc 1 377 0
 1205 003a 0133     		adds	r3, r3, #1
 1206 003c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1207 003e 02F0F702 		and	r2, r2, #247
 1208 0042 1A70     		strb	r2, [r3]
 380:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyDelayUs(BRAKE_ADC_PRES_DELAY_TIME);
 1209              		.loc 1 380 0
 1210 0044 0320     		movs	r0, #3
 1211              	.LVL83:
 1212 0046 FFF7FEFF 		bl	CyDelayUs
 1213              	.LVL84:
 383:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR4_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA1;
 1214              		.loc 1 383 0
 1215 004a 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1216 004c 03F0FD03 		and	r3, r3, #253
 1217 0050 2B70     		strb	r3, [r5]
 384:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_RESET_CR5_REG &= (uint8)~BRAKE_ADC_IGNORE_PRESA2;
 1218              		.loc 1 384 0
 1219 0052 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1220 0054 03F0FD03 		and	r3, r3, #253
 1221 0058 2370     		strb	r3, [r4]
 387:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DSM_EN;
 1222              		.loc 1 387 0
 1223 005a 214B     		ldr	r3, .L41+16
 1224 005c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1225 005e 02F0EF02 		and	r2, r2, #239
 1226 0062 1A70     		strb	r2, [r3]
 390:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_ACT_PWR_DEC_EN;
 1227              		.loc 1 390 0
 1228 0064 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1229 0066 02F0FE02 		and	r2, r2, #254
 1230 006a 1A70     		strb	r2, [r3]
 393:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DEC_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DEC_EN;
 1231              		.loc 1 393 0
 1232 006c 1033     		adds	r3, r3, #16
 1233 006e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1234 0070 02F0FE02 		and	r2, r2, #254
 1235 0074 1A70     		strb	r2, [r3]
 394:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_DSM_REG &= (uint8)~BRAKE_ADC_STBY_PWR_DSM_EN;
 1236              		.loc 1 394 0
 1237 0076 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1238 0078 02F0EF02 		and	r2, r2, #239
 1239 007c 1A70     		strb	r2, [r3]
 397:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PUMP_CR1_REG &= (uint8)~(BRAKE_ADC_PUMP_CR1_CLKSEL | BRAKE_ADC_PUMP_CR1_FORCE );
 1240              		.loc 1 397 0
 1241 007e 03F5A553 		add	r3, r3, #5280
 1242 0082 1D33     		adds	r3, r3, #29
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 57


 1243 0084 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1244 0086 02F0F902 		and	r2, r2, #249
 1245 008a 1A70     		strb	r2, [r3]
 401:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CLK_EN;
 1246              		.loc 1 401 0
 1247 008c A3F5A653 		sub	r3, r3, #5312
 1248 0090 163B     		subs	r3, r3, #22
 1249 0092 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1250 0094 02F0FE02 		and	r2, r2, #254
 1251 0098 1A70     		strb	r2, [r3]
 402:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_STBY_PWRMGR_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CLK_EN;
 1252              		.loc 1 402 0
 1253 009a 1033     		adds	r3, r3, #16
 1254 009c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1255 009e 02F0FE02 		and	r2, r2, #254
 1256 00a2 1A70     		strb	r2, [r3]
 406:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_CR2_REG &= (uint8)~BRAKE_ADC_DSM_MOD_CHOP_EN;
 1257              		.loc 1 406 0
 1258 00a4 03F5A653 		add	r3, r3, #5312
 1259 00a8 1133     		adds	r3, r3, #17
 1260 00aa 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1261 00ac 02F0F702 		and	r2, r2, #247
 1262 00b0 1A70     		strb	r2, [r3]
 408:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_ACT_PWR_CHARGE_PUMP_CLK_EN;
 1263              		.loc 1 408 0
 1264 00b2 A3F5A753 		sub	r3, r3, #5344
 1265 00b6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1266 00b8 02F0FE02 		and	r2, r2, #254
 1267 00bc 1A70     		strb	r2, [r3]
 409:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_STBY_PWRMGR_CHARGE_PUMP_CLK_REG &= (uint8)~BRAKE_ADC_STBY_PWR_CHARGE_PUMP_CLK_EN;
 1268              		.loc 1 409 0
 1269 00be 1033     		adds	r3, r3, #16
 1270 00c0 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1271 00c2 02F0FE02 		and	r2, r2, #254
 1272 00c6 1A70     		strb	r2, [r3]
 411:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     CyExitCriticalSection(enableInterrupts);
 1273              		.loc 1 411 0
 1274 00c8 3046     		mov	r0, r6
 1275 00ca FFF7FEFF 		bl	CyExitCriticalSection
 1276              	.LVL85:
 1277 00ce 70BD     		pop	{r4, r5, r6, pc}
 1278              	.LVL86:
 1279              	.L42:
 1280              		.align	2
 1281              	.L41:
 1282 00d0 004E0040 		.word	1073761792
 1283 00d4 F8460040 		.word	1073759992
 1284 00d8 F9460040 		.word	1073759993
 1285 00dc 91580040 		.word	1073764497
 1286 00e0 AA430040 		.word	1073759146
 1287              		.cfi_endproc
 1288              	.LFE3:
 1289              		.size	BRAKE_ADC_Stop, .-BRAKE_ADC_Stop
 1290              		.section	.text.BRAKE_ADC_SetBufferGain,"ax",%progbits
 1291              		.align	2
 1292              		.global	BRAKE_ADC_SetBufferGain
 1293              		.thumb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 58


 1294              		.thumb_func
 1295              		.type	BRAKE_ADC_SetBufferGain, %function
 1296              	BRAKE_ADC_SetBufferGain:
 1297              	.LFB4:
 430:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1298              		.loc 1 430 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 1303              	.LVL87:
 432:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DSM_BUF1_REG & (uint8)~BRAKE_ADC_DSM_GAIN_MASK;
 1304              		.loc 1 432 0
 1305 0000 044B     		ldr	r3, .L44
 1306 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1307 0004 02F0F302 		and	r2, r2, #243
 1308              	.LVL88:
 433:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= (uint8)(gain << BRAKE_ADC_DSM_GAIN_SHIFT) & BRAKE_ADC_DSM_GAIN_MASK;
 1309              		.loc 1 433 0
 1310 0008 8000     		lsls	r0, r0, #2
 1311              	.LVL89:
 1312 000a 00F00C00 		and	r0, r0, #12
 1313 000e 0243     		orrs	r2, r2, r0
 1314              	.LVL90:
 434:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DSM_BUF1_REG = tmpReg;
 1315              		.loc 1 434 0
 1316 0010 1A70     		strb	r2, [r3]
 1317 0012 7047     		bx	lr
 1318              	.L45:
 1319              		.align	2
 1320              	.L44:
 1321 0014 9B580040 		.word	1073764507
 1322              		.cfi_endproc
 1323              	.LFE4:
 1324              		.size	BRAKE_ADC_SetBufferGain, .-BRAKE_ADC_SetBufferGain
 1325              		.section	.text.BRAKE_ADC_SetCoherency,"ax",%progbits
 1326              		.align	2
 1327              		.global	BRAKE_ADC_SetCoherency
 1328              		.thumb
 1329              		.thumb_func
 1330              		.type	BRAKE_ADC_SetCoherency, %function
 1331              	BRAKE_ADC_SetCoherency:
 1332              	.LFB5:
 466:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1333              		.loc 1 466 0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338              	.LVL91:
 469:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_DEC_COHER_REG & (uint8)~BRAKE_ADC_DEC_SAMP_KEY_MASK;
 1339              		.loc 1 469 0
 1340 0000 044B     		ldr	r3, .L47
 1341 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1342 0004 02F0FC02 		and	r2, r2, #252
 1343              	.LVL92:
 470:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg |= coherency & BRAKE_ADC_DEC_SAMP_KEY_MASK;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 59


 1344              		.loc 1 470 0
 1345 0008 00F00300 		and	r0, r0, #3
 1346              	.LVL93:
 1347 000c 0243     		orrs	r2, r2, r0
 1348              	.LVL94:
 471:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_COHER_REG = tmpReg;
 1349              		.loc 1 471 0
 1350 000e 1A70     		strb	r2, [r3]
 1351 0010 7047     		bx	lr
 1352              	.L48:
 1353 0012 00BF     		.align	2
 1354              	.L47:
 1355 0014 144E0040 		.word	1073761812
 1356              		.cfi_endproc
 1357              	.LFE5:
 1358              		.size	BRAKE_ADC_SetCoherency, .-BRAKE_ADC_SetCoherency
 1359              		.global	__aeabi_ui2f
 1360              		.global	__aeabi_fmul
 1361              		.global	__aeabi_f2d
 1362              		.global	__aeabi_dcmpgt
 1363              		.global	__aeabi_f2uiz
 1364              		.section	.text.BRAKE_ADC_SetGCOR,"ax",%progbits
 1365              		.align	2
 1366              		.global	BRAKE_ADC_SetGCOR
 1367              		.thumb
 1368              		.thumb_func
 1369              		.type	BRAKE_ADC_SetGCOR, %function
 1370              	BRAKE_ADC_SetGCOR:
 1371              	.LFB6:
 506:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1372              		.loc 1 506 0
 1373              		.cfi_startproc
 1374              		@ args = 0, pretend = 0, frame = 0
 1375              		@ frame_needed = 0, uses_anonymous_args = 0
 1376              	.LVL95:
 1377 0000 10B5     		push	{r4, lr}
 1378              		.cfi_def_cfa_offset 8
 1379              		.cfi_offset 4, -8
 1380              		.cfi_offset 14, -4
 1381 0002 0446     		mov	r4, r0
 511:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpReg = BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor;
 1382              		.loc 1 511 0
 1383 0004 184B     		ldr	r3, .L52+8
 1384 0006 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1385 0008 013A     		subs	r2, r2, #1
 1386              	.LVL96:
 512:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = ((float32)tmpReg / (float32)BRAKE_ADC_IDEAL_GAIN_CONST);
 1387              		.loc 1 512 0
 1388 000a 184B     		ldr	r3, .L52+12
 1389 000c 33F82200 		ldrh	r0, [r3, r2, lsl #2]
 1390              	.LVL97:
 1391 0010 FFF7FEFF 		bl	__aeabi_ui2f
 1392              	.LVL98:
 1393 0014 4FF06051 		mov	r1, #939524096
 1394 0018 FFF7FEFF 		bl	__aeabi_fmul
 1395              	.LVL99:
 513:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     tmpValue = tmpValue * gainAdjust;
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 60


 1396              		.loc 1 513 0
 1397 001c 2146     		mov	r1, r4
 1398 001e FFF7FEFF 		bl	__aeabi_fmul
 1399              	.LVL100:
 1400 0022 0446     		mov	r4, r0
 1401              	.LVL101:
 515:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (tmpValue > 1.9999)
 1402              		.loc 1 515 0
 1403 0024 FFF7FEFF 		bl	__aeabi_f2d
 1404              	.LVL102:
 1405 0028 0DA3     		adr	r3, .L52
 1406 002a D3E90023 		ldrd	r2, [r3]
 1407 002e FFF7FEFF 		bl	__aeabi_dcmpgt
 1408              	.LVL103:
 1409 0032 88B9     		cbnz	r0, .L51
 521:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         tmpValue *= (float32)BRAKE_ADC_IDEAL_GAIN_CONST;
 1410              		.loc 1 521 0
 1411 0034 2046     		mov	r0, r4
 1412 0036 4FF08E41 		mov	r1, #1191182336
 1413 003a FFF7FEFF 		bl	__aeabi_fmul
 1414              	.LVL104:
 522:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 		tmpReg = (uint16)tmpValue;
 1415              		.loc 1 522 0
 1416 003e FFF7FEFF 		bl	__aeabi_f2uiz
 1417              	.LVL105:
 1418 0042 80B2     		uxth	r0, r0
 1419              	.LVL106:
 523:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, tmpReg);
 1420              		.loc 1 523 0
 1421 0044 0A4B     		ldr	r3, .L52+16
 1422 0046 1880     		strh	r0, [r3]	@ movhi
 525:.\Generated_Source\PSoC5/BRAKE_ADC.c ****        BRAKE_ADC_gcor[BRAKE_ADC_Config - 1u].gcor = tmpReg;
 1423              		.loc 1 525 0
 1424 0048 074B     		ldr	r3, .L52+8
 1425 004a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1426 004c 013A     		subs	r2, r2, #1
 1427 004e 074B     		ldr	r3, .L52+12
 1428 0050 23F82200 		strh	r0, [r3, r2, lsl #2]	@ movhi
 1429              	.LVL107:
 527:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 0u;
 1430              		.loc 1 527 0
 1431 0054 0020     		movs	r0, #0
 1432              	.LVL108:
 1433 0056 10BD     		pop	{r4, pc}
 1434              	.LVL109:
 1435              	.L51:
 517:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         status = 1u;
 1436              		.loc 1 517 0
 1437 0058 0120     		movs	r0, #1
 1438              	.LVL110:
 531:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1439              		.loc 1 531 0
 1440 005a 10BD     		pop	{r4, pc}
 1441              	.LVL111:
 1442              	.L53:
 1443 005c AFF30080 		.align	3
 1444              	.L52:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 61


 1445 0060 8F537424 		.word	611603343
 1446 0064 97FFFF3F 		.word	1073741719
 1447 0068 00000000 		.word	.LANCHOR1
 1448 006c 00000000 		.word	.LANCHOR0
 1449 0070 0C4E0040 		.word	1073761804
 1450              		.cfi_endproc
 1451              	.LFE6:
 1452              		.size	BRAKE_ADC_SetGCOR, .-BRAKE_ADC_SetGCOR
 1453 0074 AFF30080 		.section	.text.BRAKE_ADC_ReadGCOR,"ax",%progbits
 1454              		.align	2
 1455              		.global	BRAKE_ADC_ReadGCOR
 1456              		.thumb
 1457              		.thumb_func
 1458              		.type	BRAKE_ADC_ReadGCOR, %function
 1459              	BRAKE_ADC_ReadGCOR:
 1460              	.LFB7:
 553:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1461              		.loc 1 553 0
 1462              		.cfi_startproc
 1463              		@ args = 0, pretend = 0, frame = 0
 1464              		@ frame_needed = 0, uses_anonymous_args = 0
 1465              		@ link register save eliminated.
 557:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gValue = BRAKE_ADC_DEC_GVAL_REG;
 1466              		.loc 1 557 0
 1467 0000 064B     		ldr	r3, .L56
 1468 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1469 0004 DBB2     		uxtb	r3, r3
 1470              	.LVL112:
 558:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     gcorValue = CY_GET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR);
 1471              		.loc 1 558 0
 1472 0006 064A     		ldr	r2, .L56+4
 1473 0008 1088     		ldrh	r0, [r2]
 1474 000a 80B2     		uxth	r0, r0
 1475              	.LVL113:
 560:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (gValue < BRAKE_ADC_MAX_GVAL)
 1476              		.loc 1 560 0
 1477 000c 0E2B     		cmp	r3, #14
 1478 000e 03D8     		bhi	.L55
 562:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         gcorValue <<= BRAKE_ADC_MAX_GVAL - gValue;
 1479              		.loc 1 562 0
 1480 0010 C3F10F03 		rsb	r3, r3, #15
 1481              	.LVL114:
 1482 0014 9840     		lsls	r0, r0, r3
 1483              	.LVL115:
 1484 0016 80B2     		uxth	r0, r0
 1485              	.LVL116:
 1486              	.L55:
 566:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1487              		.loc 1 566 0
 1488 0018 7047     		bx	lr
 1489              	.L57:
 1490 001a 00BF     		.align	2
 1491              	.L56:
 1492 001c 0E4E0040 		.word	1073761806
 1493 0020 0C4E0040 		.word	1073761804
 1494              		.cfi_endproc
 1495              	.LFE7:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 62


 1496              		.size	BRAKE_ADC_ReadGCOR, .-BRAKE_ADC_ReadGCOR
 1497              		.section	.text.BRAKE_ADC_StartConvert,"ax",%progbits
 1498              		.align	2
 1499              		.global	BRAKE_ADC_StartConvert
 1500              		.thumb
 1501              		.thumb_func
 1502              		.type	BRAKE_ADC_StartConvert, %function
 1503              	BRAKE_ADC_StartConvert:
 1504              	.LFB8:
 587:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1505              		.loc 1 587 0
 1506              		.cfi_startproc
 1507              		@ args = 0, pretend = 0, frame = 0
 1508              		@ frame_needed = 0, uses_anonymous_args = 0
 1509              		@ link register save eliminated.
 589:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG |= BRAKE_ADC_DEC_START_CONV;
 1510              		.loc 1 589 0
 1511 0000 024B     		ldr	r3, .L59
 1512 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1513 0004 42F00102 		orr	r2, r2, #1
 1514 0008 1A70     		strb	r2, [r3]
 1515 000a 7047     		bx	lr
 1516              	.L60:
 1517              		.align	2
 1518              	.L59:
 1519 000c 004E0040 		.word	1073761792
 1520              		.cfi_endproc
 1521              	.LFE8:
 1522              		.size	BRAKE_ADC_StartConvert, .-BRAKE_ADC_StartConvert
 1523              		.section	.text.BRAKE_ADC_StopConvert,"ax",%progbits
 1524              		.align	2
 1525              		.global	BRAKE_ADC_StopConvert
 1526              		.thumb
 1527              		.thumb_func
 1528              		.type	BRAKE_ADC_StopConvert, %function
 1529              	BRAKE_ADC_StopConvert:
 1530              	.LFB9:
 610:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1531              		.loc 1 610 0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
 612:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_CR_REG &= (uint8)~BRAKE_ADC_DEC_START_CONV;
 1536              		.loc 1 612 0
 1537 0000 024B     		ldr	r3, .L62
 1538 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1539 0004 02F0FE02 		and	r2, r2, #254
 1540 0008 1A70     		strb	r2, [r3]
 1541 000a 7047     		bx	lr
 1542              	.L63:
 1543              		.align	2
 1544              	.L62:
 1545 000c 004E0040 		.word	1073761792
 1546              		.cfi_endproc
 1547              	.LFE9:
 1548              		.size	BRAKE_ADC_StopConvert, .-BRAKE_ADC_StopConvert
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 63


 1549              		.section	.text.BRAKE_ADC_IsEndConversion,"ax",%progbits
 1550              		.align	2
 1551              		.global	BRAKE_ADC_IsEndConversion
 1552              		.thumb
 1553              		.thumb_func
 1554              		.type	BRAKE_ADC_IsEndConversion, %function
 1555              	BRAKE_ADC_IsEndConversion:
 1556              	.LFB10:
 645:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1557              		.loc 1 645 0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 0, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 1562              	.LVL117:
 653:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_stopConversion != 0u)
 1563              		.loc 1 653 0
 1564 0000 084A     		ldr	r2, .L70
 659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_DEC_SR_REG & BRAKE_ADC_DEC_CONV_DONE;
 1565              		.loc 1 659 0
 1566 0002 0949     		ldr	r1, .L70+4
 1567              	.L68:
 653:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_stopConversion != 0u)
 1568              		.loc 1 653 0
 1569 0004 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
 1570 0006 13F0FF0F 		tst	r3, #255
 1571 000a 02D0     		beq	.L65
 655:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_convDone;
 1572              		.loc 1 655 0
 1573 000c 537C     		ldrb	r3, [r2, #17]	@ zero_extendqisi2
 1574 000e DBB2     		uxtb	r3, r3
 1575              	.LVL118:
 1576 0010 02E0     		b	.L66
 1577              	.LVL119:
 1578              	.L65:
 659:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             status = BRAKE_ADC_DEC_SR_REG & BRAKE_ADC_DEC_CONV_DONE;
 1579              		.loc 1 659 0
 1580 0012 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1581 0014 03F00103 		and	r3, r3, #1
 1582              	.LVL120:
 1583              	.L66:
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }while((status != BRAKE_ADC_DEC_CONV_DONE) && (retMode == BRAKE_ADC_WAIT_FOR_RESULT));
 1584              		.loc 1 661 0
 1585 0018 012B     		cmp	r3, #1
 1586 001a 01D0     		beq	.L67
 661:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     }while((status != BRAKE_ADC_DEC_CONV_DONE) && (retMode == BRAKE_ADC_WAIT_FOR_RESULT));
 1587              		.loc 1 661 0 is_stmt 0 discriminator 1
 1588 001c 0028     		cmp	r0, #0
 1589 001e F1D0     		beq	.L68
 1590              	.L67:
 664:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1591              		.loc 1 664 0 is_stmt 1
 1592 0020 1846     		mov	r0, r3
 1593              	.LVL121:
 1594 0022 7047     		bx	lr
 1595              	.L71:
 1596              		.align	2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 64


 1597              	.L70:
 1598 0024 00000000 		.word	.LANCHOR0
 1599 0028 014E0040 		.word	1073761793
 1600              		.cfi_endproc
 1601              	.LFE10:
 1602              		.size	BRAKE_ADC_IsEndConversion, .-BRAKE_ADC_IsEndConversion
 1603              		.section	.text.BRAKE_ADC_GetResult8,"ax",%progbits
 1604              		.align	2
 1605              		.global	BRAKE_ADC_GetResult8
 1606              		.thumb
 1607              		.thumb_func
 1608              		.type	BRAKE_ADC_GetResult8, %function
 1609              	BRAKE_ADC_GetResult8:
 1610              	.LFB11:
 692:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1611              		.loc 1 692 0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 697:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 1616              		.loc 1 697 0
 1617 0000 0C4B     		ldr	r3, .L76
 1618 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1619 0004 03F00303 		and	r3, r3, #3
 1620              	.LVL122:
 699:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     result = (int8)BRAKE_ADC_DEC_SAMP_REG;
 1621              		.loc 1 699 0
 1622 0008 0B4A     		ldr	r2, .L76+4
 1623 000a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 1624              	.LVL123:
 701:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 1625              		.loc 1 701 0
 1626 000c 022B     		cmp	r3, #2
 1627 000e 02D1     		bne	.L73
 703:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPM_REG;
 1628              		.loc 1 703 0
 1629 0010 0A4B     		ldr	r3, .L76+8
 1630              	.LVL124:
 1631 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1632 0014 03E0     		b	.L74
 1633              	.LVL125:
 1634              	.L73:
 705:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else  if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 1635              		.loc 1 705 0
 1636 0016 032B     		cmp	r3, #3
 1637 0018 01D1     		bne	.L74
 707:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         (void)BRAKE_ADC_DEC_SAMPH_REG;
 1638              		.loc 1 707 0
 1639 001a 094B     		ldr	r3, .L76+12
 1640              	.LVL126:
 1641 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1642              	.L74:
 713:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 1643              		.loc 1 713 0
 1644 001e 094B     		ldr	r3, .L76+16
 1645 0020 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 65


 1646 0022 13F0FF0F 		tst	r3, #255
 1647 0026 02D0     		beq	.L75
 715:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 1648              		.loc 1 715 0
 1649 0028 0022     		movs	r2, #0
 1650 002a 064B     		ldr	r3, .L76+16
 1651 002c 5A74     		strb	r2, [r3, #17]
 1652              	.L75:
 718:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1653              		.loc 1 718 0
 1654 002e 40B2     		sxtb	r0, r0
 1655              	.LVL127:
 1656 0030 7047     		bx	lr
 1657              	.L77:
 1658 0032 00BF     		.align	2
 1659              	.L76:
 1660 0034 144E0040 		.word	1073761812
 1661 0038 104E0040 		.word	1073761808
 1662 003c 114E0040 		.word	1073761809
 1663 0040 124E0040 		.word	1073761810
 1664 0044 00000000 		.word	.LANCHOR0
 1665              		.cfi_endproc
 1666              	.LFE11:
 1667              		.size	BRAKE_ADC_GetResult8, .-BRAKE_ADC_GetResult8
 1668              		.section	.text.BRAKE_ADC_GetResult16,"ax",%progbits
 1669              		.align	2
 1670              		.global	BRAKE_ADC_GetResult16
 1671              		.thumb
 1672              		.thumb_func
 1673              		.type	BRAKE_ADC_GetResult16, %function
 1674              	BRAKE_ADC_GetResult16:
 1675              	.LFB12:
 746:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1676              		.loc 1 746 0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 751:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 1681              		.loc 1 751 0
 1682 0000 0E4B     		ldr	r3, .L82
 1683 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1684 0004 03F00303 		and	r3, r3, #3
 1685              	.LVL128:
 753:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 1686              		.loc 1 753 0
 1687 0008 012B     		cmp	r3, #1
 1688 000a 03D8     		bhi	.L79
 759:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 1689              		.loc 1 759 0
 1690 000c 0C4B     		ldr	r3, .L82+4
 1691              	.LVL129:
 1692 000e 1888     		ldrh	r0, [r3]
 1693 0010 80B2     		uxth	r0, r0
 1694              	.LVL130:
 1695 0012 09E0     		b	.L80
 1696              	.LVL131:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 66


 1697              	.L79:
 767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = BRAKE_ADC_DEC_SAMP_REG;
 1698              		.loc 1 767 0
 1699 0014 0A4A     		ldr	r2, .L82+4
 1700 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1701              	.LVL132:
 768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint16)((uint16)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 1702              		.loc 1 768 0
 1703 0018 0A49     		ldr	r1, .L82+8
 1704 001a 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1705 001c 42EA0020 		orr	r0, r2, r0, lsl #8
 1706              	.LVL133:
 770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(coherency == BRAKE_ADC_DEC_SAMP_KEY_HIGH)
 1707              		.loc 1 770 0
 1708 0020 032B     		cmp	r3, #3
 1709 0022 01D1     		bne	.L80
 772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             (void)BRAKE_ADC_DEC_SAMPH_REG;
 1710              		.loc 1 772 0
 1711 0024 084B     		ldr	r3, .L82+12
 1712              	.LVL134:
 1713 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1714              	.LVL135:
 1715              	.L80:
 776:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 1716              		.loc 1 776 0
 1717 0028 084B     		ldr	r3, .L82+16
 1718 002a 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1719 002c 13F0FF0F 		tst	r3, #255
 1720 0030 02D0     		beq	.L81
 778:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 1721              		.loc 1 778 0
 1722 0032 0022     		movs	r2, #0
 1723 0034 054B     		ldr	r3, .L82+16
 1724 0036 5A74     		strb	r2, [r3, #17]
 1725              	.L81:
 782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1726              		.loc 1 782 0
 1727 0038 00B2     		sxth	r0, r0
 1728              	.LVL136:
 1729 003a 7047     		bx	lr
 1730              	.L83:
 1731              		.align	2
 1732              	.L82:
 1733 003c 144E0040 		.word	1073761812
 1734 0040 104E0040 		.word	1073761808
 1735 0044 114E0040 		.word	1073761809
 1736 0048 124E0040 		.word	1073761810
 1737 004c 00000000 		.word	.LANCHOR0
 1738              		.cfi_endproc
 1739              	.LFE12:
 1740              		.size	BRAKE_ADC_GetResult16, .-BRAKE_ADC_GetResult16
 1741              		.section	.text.BRAKE_ADC_GetResult32,"ax",%progbits
 1742              		.align	2
 1743              		.global	BRAKE_ADC_GetResult32
 1744              		.thumb
 1745              		.thumb_func
 1746              		.type	BRAKE_ADC_GetResult32, %function
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 67


 1747              	BRAKE_ADC_GetResult32:
 1748              	.LFB13:
 806:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1749              		.loc 1 806 0
 1750              		.cfi_startproc
 1751              		@ args = 0, pretend = 0, frame = 0
 1752              		@ frame_needed = 0, uses_anonymous_args = 0
 1753              		@ link register save eliminated.
 814:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coherency = BRAKE_ADC_DEC_COHER_REG & BRAKE_ADC_DEC_SAMP_KEY_MASK;
 1754              		.loc 1 814 0
 1755 0000 154B     		ldr	r3, .L89
 1756 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1757 0004 03F00303 		and	r3, r3, #3
 1758              	.LVL137:
 816:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(coherency <= BRAKE_ADC_DEC_SAMP_KEY_LOW)
 1759              		.loc 1 816 0
 1760 0008 012B     		cmp	r3, #1
 1761 000a 07D8     		bhi	.L85
 827:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 1762              		.loc 1 827 0
 1763 000c 134B     		ldr	r3, .L89+4
 1764              	.LVL138:
 1765 000e 1B88     		ldrh	r3, [r3]
 1766              	.LVL139:
 828:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | (CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR));
 1767              		.loc 1 828 0
 1768 0010 134A     		ldr	r2, .L89+8
 1769 0012 1088     		ldrh	r0, [r2]
 1770 0014 80B2     		uxth	r0, r0
 1771 0016 40EA0340 		orr	r0, r0, r3, lsl #16
 1772              	.LVL140:
 1773 001a 13E0     		b	.L86
 1774              	.LVL141:
 1775              	.L85:
 831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if(coherency == BRAKE_ADC_DEC_SAMP_KEY_MID)
 1776              		.loc 1 831 0
 1777 001c 022B     		cmp	r3, #2
 1778 001e 0AD1     		bne	.L87
 841:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR);
 1779              		.loc 1 841 0
 1780 0020 0E4B     		ldr	r3, .L89+4
 1781              	.LVL142:
 1782 0022 1888     		ldrh	r0, [r3]
 1783              	.LVL143:
 842:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = (result << 16u) | BRAKE_ADC_DEC_SAMP_REG;
 1784              		.loc 1 842 0
 1785 0024 023B     		subs	r3, r3, #2
 1786 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1787 0028 43EA0040 		orr	r0, r3, r0, lsl #16
 1788              	.LVL144:
 843:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |=  (uint32)((uint32)BRAKE_ADC_DEC_SAMPM_REG << 8u);
 1789              		.loc 1 843 0
 1790 002c 0D4B     		ldr	r3, .L89+12
 1791 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1792 0030 40EA0320 		orr	r0, r0, r3, lsl #8
 1793              	.LVL145:
 1794 0034 06E0     		b	.L86
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 68


 1795              	.LVL146:
 1796              	.L87:
 858:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result = CY_GET_REG16(BRAKE_ADC_DEC_SAMP_16B_PTR);
 1797              		.loc 1 858 0
 1798 0036 0A4B     		ldr	r3, .L89+8
 1799              	.LVL147:
 1800 0038 1888     		ldrh	r0, [r3]
 1801 003a 80B2     		uxth	r0, r0
 1802              	.LVL148:
 859:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             result |= (uint32)((uint32)CY_GET_REG16(BRAKE_ADC_DEC_SAMPH_16B_PTR) << 16u);
 1803              		.loc 1 859 0
 1804 003c 0233     		adds	r3, r3, #2
 1805 003e 1B88     		ldrh	r3, [r3]
 1806 0040 40EA0340 		orr	r0, r0, r3, lsl #16
 1807              	.LVL149:
 1808              	.L86:
 863:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if(BRAKE_ADC_stopConversion != 0u)
 1809              		.loc 1 863 0
 1810 0044 084B     		ldr	r3, .L89+16
 1811 0046 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1812 0048 13F0FF0F 		tst	r3, #255
 1813 004c 02D0     		beq	.L88
 865:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_convDone = 0u;
 1814              		.loc 1 865 0
 1815 004e 0022     		movs	r2, #0
 1816 0050 054B     		ldr	r3, .L89+16
 1817 0052 5A74     		strb	r2, [r3, #17]
 1818              	.L88:
 869:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1819              		.loc 1 869 0
 1820 0054 7047     		bx	lr
 1821              	.L90:
 1822 0056 00BF     		.align	2
 1823              	.L89:
 1824 0058 144E0040 		.word	1073761812
 1825 005c 124E0040 		.word	1073761810
 1826 0060 104E0040 		.word	1073761808
 1827 0064 114E0040 		.word	1073761809
 1828 0068 00000000 		.word	.LANCHOR0
 1829              		.cfi_endproc
 1830              	.LFE13:
 1831              		.size	BRAKE_ADC_GetResult32, .-BRAKE_ADC_GetResult32
 1832              		.section	.text.BRAKE_ADC_SetOffset,"ax",%progbits
 1833              		.align	2
 1834              		.global	BRAKE_ADC_SetOffset
 1835              		.thumb
 1836              		.thumb_func
 1837              		.type	BRAKE_ADC_SetOffset, %function
 1838              	BRAKE_ADC_SetOffset:
 1839              	.LFB14:
 899:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1840              		.loc 1 899 0
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 0, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
 1845              	.LVL150:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 69


 901:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_Offset = offset;
 1846              		.loc 1 901 0
 1847 0000 014B     		ldr	r3, .L92
 1848 0002 1860     		str	r0, [r3]
 1849 0004 7047     		bx	lr
 1850              	.L93:
 1851 0006 00BF     		.align	2
 1852              	.L92:
 1853 0008 00000000 		.word	BRAKE_ADC_Offset
 1854              		.cfi_endproc
 1855              	.LFE14:
 1856              		.size	BRAKE_ADC_SetOffset, .-BRAKE_ADC_SetOffset
 1857              		.section	.text.BRAKE_ADC_SetGain,"ax",%progbits
 1858              		.align	2
 1859              		.global	BRAKE_ADC_SetGain
 1860              		.thumb
 1861              		.thumb_func
 1862              		.type	BRAKE_ADC_SetGain, %function
 1863              	BRAKE_ADC_SetGain:
 1864              	.LFB15:
 934:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1865              		.loc 1 934 0
 1866              		.cfi_startproc
 1867              		@ args = 0, pretend = 0, frame = 0
 1868              		@ frame_needed = 0, uses_anonymous_args = 0
 1869              		@ link register save eliminated.
 1870              	.LVL151:
 935:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_CountsPerVolt = adcGain;
 1871              		.loc 1 935 0
 1872 0000 014B     		ldr	r3, .L95
 1873 0002 1860     		str	r0, [r3]
 1874 0004 7047     		bx	lr
 1875              	.L96:
 1876 0006 00BF     		.align	2
 1877              	.L95:
 1878 0008 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1879              		.cfi_endproc
 1880              	.LFE15:
 1881              		.size	BRAKE_ADC_SetGain, .-BRAKE_ADC_SetGain
 1882              		.section	.text.BRAKE_ADC_CountsTo_mVolts,"ax",%progbits
 1883              		.align	2
 1884              		.global	BRAKE_ADC_CountsTo_mVolts
 1885              		.thumb
 1886              		.thumb_func
 1887              		.type	BRAKE_ADC_CountsTo_mVolts, %function
 1888              	BRAKE_ADC_CountsTo_mVolts:
 1889              	.LFB16:
 961:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1890              		.loc 1 961 0
 1891              		.cfi_startproc
 1892              		@ args = 0, pretend = 0, frame = 0
 1893              		@ frame_needed = 0, uses_anonymous_args = 0
 1894              		@ link register save eliminated.
 1895              	.LVL152:
 992:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
 1896              		.loc 1 992 0
 1897 0000 064B     		ldr	r3, .L98
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 70


 1898 0002 1B68     		ldr	r3, [r3]
 1899 0004 C31A     		subs	r3, r0, r3
 1900              	.LVL153:
 994:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     mVolts = (int16)(( adcCounts * BRAKE_ADC_1MV_COUNTS ) / BRAKE_ADC_CountsPerVolt) ;
 1901              		.loc 1 994 0
 1902 0006 4FF47A70 		mov	r0, #1000
 1903 000a 00FB03F0 		mul	r0, r0, r3
 1904 000e 044B     		ldr	r3, .L98+4
 1905              	.LVL154:
 1906 0010 1A68     		ldr	r2, [r3]
 1907 0012 90FBF2F0 		sdiv	r0, r0, r2
 1908              	.LVL155:
 997:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1909              		.loc 1 997 0
 1910 0016 00B2     		sxth	r0, r0
 1911              	.LVL156:
 1912 0018 7047     		bx	lr
 1913              	.L99:
 1914 001a 00BF     		.align	2
 1915              	.L98:
 1916 001c 00000000 		.word	BRAKE_ADC_Offset
 1917 0020 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1918              		.cfi_endproc
 1919              	.LFE16:
 1920              		.size	BRAKE_ADC_CountsTo_mVolts, .-BRAKE_ADC_CountsTo_mVolts
 1921              		.global	__aeabi_i2f
 1922              		.global	__aeabi_fdiv
 1923              		.section	.text.BRAKE_ADC_CountsTo_Volts,"ax",%progbits
 1924              		.align	2
 1925              		.global	BRAKE_ADC_CountsTo_Volts
 1926              		.thumb
 1927              		.thumb_func
 1928              		.type	BRAKE_ADC_CountsTo_Volts, %function
 1929              	BRAKE_ADC_CountsTo_Volts:
 1930              	.LFB17:
1022:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1931              		.loc 1 1022 0
 1932              		.cfi_startproc
 1933              		@ args = 0, pretend = 0, frame = 0
 1934              		@ frame_needed = 0, uses_anonymous_args = 0
 1935              	.LVL157:
 1936 0000 10B5     		push	{r4, lr}
 1937              		.cfi_def_cfa_offset 8
 1938              		.cfi_offset 4, -8
 1939              		.cfi_offset 14, -4
1053:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     adcCounts -= BRAKE_ADC_Offset;
 1940              		.loc 1 1053 0
 1941 0002 074B     		ldr	r3, .L101
 1942 0004 1B68     		ldr	r3, [r3]
 1943              	.LVL158:
1055:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     Volts = (float32)adcCounts / (float32)BRAKE_ADC_CountsPerVolt;
 1944              		.loc 1 1055 0
 1945 0006 C01A     		subs	r0, r0, r3
 1946              	.LVL159:
 1947 0008 FFF7FEFF 		bl	__aeabi_i2f
 1948              	.LVL160:
 1949 000c 0446     		mov	r4, r0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 71


 1950 000e 054B     		ldr	r3, .L101+4
 1951 0010 1868     		ldr	r0, [r3]
 1952 0012 FFF7FEFF 		bl	__aeabi_i2f
 1953              	.LVL161:
 1954 0016 0146     		mov	r1, r0
 1955 0018 2046     		mov	r0, r4
 1956 001a FFF7FEFF 		bl	__aeabi_fdiv
 1957              	.LVL162:
1058:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 1958              		.loc 1 1058 0
 1959 001e 10BD     		pop	{r4, pc}
 1960              	.L102:
 1961              		.align	2
 1962              	.L101:
 1963 0020 00000000 		.word	BRAKE_ADC_Offset
 1964 0024 00000000 		.word	BRAKE_ADC_CountsPerVolt
 1965              		.cfi_endproc
 1966              	.LFE17:
 1967              		.size	BRAKE_ADC_CountsTo_Volts, .-BRAKE_ADC_CountsTo_Volts
 1968              		.section	.text.BRAKE_ADC_CountsTo_uVolts,"ax",%progbits
 1969              		.align	2
 1970              		.global	BRAKE_ADC_CountsTo_uVolts
 1971              		.thumb
 1972              		.thumb_func
 1973              		.type	BRAKE_ADC_CountsTo_uVolts, %function
 1974              	BRAKE_ADC_CountsTo_uVolts:
 1975              	.LFB18:
1088:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 1976              		.loc 1 1088 0
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 0
 1979              		@ frame_needed = 0, uses_anonymous_args = 0
 1980              		@ link register save eliminated.
 1981              	.LVL163:
1097:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if (BRAKE_ADC_Config == BRAKE_ADC_CFG1)
 1982              		.loc 1 1097 0
 1983 0000 174B     		ldr	r3, .L112
 1984 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1985 0004 DBB2     		uxtb	r3, r3
 1986 0006 012B     		cmp	r3, #1
 1987 0008 08D0     		beq	.L108
1104:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG2)
 1988              		.loc 1 1104 0
 1989 000a 154B     		ldr	r3, .L112
 1990 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1991 000e DBB2     		uxtb	r3, r3
 1992 0010 022B     		cmp	r3, #2
 1993 0012 05D0     		beq	.L109
1111:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     else if (BRAKE_ADC_Config == BRAKE_ADC_CFG3)
 1994              		.loc 1 1111 0
 1995 0014 124B     		ldr	r3, .L112
 1996 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1113:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG3_RESOLUTION;
 1997              		.loc 1 1113 0
 1998 0018 1023     		movs	r3, #16
 1999 001a 02E0     		b	.L104
 2000              	.L108:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 72


1099:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG1_RESOLUTION;
 2001              		.loc 1 1099 0
 2002 001c 0E23     		movs	r3, #14
 2003 001e 00E0     		b	.L104
 2004              	.L109:
1106:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         resolution = BRAKE_ADC_CFG2_RESOLUTION;
 2005              		.loc 1 1106 0
 2006 0020 1023     		movs	r3, #16
 2007              	.L104:
 2008              	.LVL164:
1126:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     switch (resolution)
 2009              		.loc 1 1126 0
 2010 0022 0E2B     		cmp	r3, #14
 2011 0024 02D0     		beq	.L106
 2012 0026 102B     		cmp	r3, #16
 2013 0028 06D0     		beq	.L110
 2014 002a 02E0     		b	.L111
 2015              	.L106:
1152:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_8;
 2016              		.loc 1 1152 0
 2017 002c 0823     		movs	r3, #8
 2018              	.LVL165:
1151:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_8;
 2019              		.loc 1 1151 0
 2020 002e 0D4A     		ldr	r2, .L112+4
 2021 0030 05E0     		b	.L107
 2022              	.LVL166:
 2023              	.L111:
1212:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefB = BRAKE_ADC_DIVISOR_1;
 2024              		.loc 1 1212 0
 2025 0032 0123     		movs	r3, #1
 2026              	.LVL167:
1211:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             coefA = BRAKE_ADC_1UV_COUNTS;
 2027              		.loc 1 1211 0
 2028 0034 0C4A     		ldr	r2, .L112+8
1213:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             break;
 2029              		.loc 1 1213 0
 2030 0036 02E0     		b	.L107
 2031              	.LVL168:
 2032              	.L110:
1170:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefB = BRAKE_ADC_DIVISOR_32;
 2033              		.loc 1 1170 0
 2034 0038 2023     		movs	r3, #32
 2035              	.LVL169:
1169:.\Generated_Source\PSoC5/BRAKE_ADC.c ****                 coefA = BRAKE_ADC_1UV_COUNTS / BRAKE_ADC_DIVISOR_32;
 2036              		.loc 1 1169 0
 2037 003a 47F61222 		movw	r2, #31250
 2038              	.L107:
 2039              	.LVL170:
1215:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     coefB = BRAKE_ADC_CountsPerVolt / coefB;
 2040              		.loc 1 1215 0
 2041 003e 0B49     		ldr	r1, .L112+12
 2042 0040 0968     		ldr	r1, [r1]
 2043 0042 91FBF3F3 		sdiv	r3, r1, r3
 2044              	.LVL171:
1216:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     uVolts = ((coefA * adcCounts) / coefB) - ((coefA * BRAKE_ADC_Offset) / coefB);
 2045              		.loc 1 1216 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 73


 2046 0046 00FB02F0 		mul	r0, r0, r2
 2047              	.LVL172:
 2048 004a 90FBF3F0 		sdiv	r0, r0, r3
 2049 004e 0849     		ldr	r1, .L112+16
 2050 0050 0968     		ldr	r1, [r1]
 2051 0052 01FB02F2 		mul	r2, r1, r2
 2052              	.LVL173:
 2053 0056 92FBF3F3 		sdiv	r3, r2, r3
 2054              	.LVL174:
1219:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2055              		.loc 1 1219 0
 2056 005a C01A     		subs	r0, r0, r3
 2057              	.LVL175:
 2058 005c 7047     		bx	lr
 2059              	.L113:
 2060 005e 00BF     		.align	2
 2061              	.L112:
 2062 0060 00000000 		.word	.LANCHOR1
 2063 0064 48E80100 		.word	125000
 2064 0068 40420F00 		.word	1000000
 2065 006c 00000000 		.word	BRAKE_ADC_CountsPerVolt
 2066 0070 00000000 		.word	BRAKE_ADC_Offset
 2067              		.cfi_endproc
 2068              	.LFE18:
 2069              		.size	BRAKE_ADC_CountsTo_uVolts, .-BRAKE_ADC_CountsTo_uVolts
 2070              		.section	.text.BRAKE_ADC_SelectConfiguration,"ax",%progbits
 2071              		.align	2
 2072              		.global	BRAKE_ADC_SelectConfiguration
 2073              		.thumb
 2074              		.thumb_func
 2075              		.type	BRAKE_ADC_SelectConfiguration, %function
 2076              	BRAKE_ADC_SelectConfiguration:
 2077              	.LFB20:
1554:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2078              		.loc 1 1554 0
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 0
 2081              		@ frame_needed = 0, uses_anonymous_args = 0
 2082              	.LVL176:
 2083 0000 38B5     		push	{r3, r4, r5, lr}
 2084              		.cfi_def_cfa_offset 16
 2085              		.cfi_offset 3, -16
 2086              		.cfi_offset 4, -12
 2087              		.cfi_offset 5, -8
 2088              		.cfi_offset 14, -4
 2089 0002 0446     		mov	r4, r0
 2090 0004 0D46     		mov	r5, r1
1556:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     if((config > 0u) && (config <= BRAKE_ADC_DEFAULT_NUM_CONFIGS))
 2091              		.loc 1 1556 0
 2092 0006 431E     		subs	r3, r0, #1
 2093 0008 DBB2     		uxtb	r3, r3
 2094 000a 032B     		cmp	r3, #3
 2095 000c 1ED8     		bhi	.L115
1561:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(BRAKE_ADC_initVar == 0u)
 2096              		.loc 1 1561 0
 2097 000e 114B     		ldr	r3, .L118
 2098 0010 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 74


 2099 0012 13B9     		cbnz	r3, .L116
1563:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_started = 1u;
 2100              		.loc 1 1563 0
 2101 0014 0122     		movs	r2, #1
 2102 0016 0F4B     		ldr	r3, .L118
 2103 0018 DA74     		strb	r2, [r3, #19]
 2104              	.L116:
1567:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Config = config;
 2105              		.loc 1 1567 0
 2106 001a 0F4B     		ldr	r3, .L118+4
 2107 001c 1C70     		strb	r4, [r3]
1570:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_Stop();
 2108              		.loc 1 1570 0
 2109 001e FFF7FEFF 		bl	BRAKE_ADC_Stop
 2110              	.LVL177:
1573:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_InitConfig(config);
 2111              		.loc 1 1573 0
 2112 0022 2046     		mov	r0, r4
 2113 0024 FFF7FEFF 		bl	BRAKE_ADC_InitConfig
 2114              	.LVL178:
1576:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         BRAKE_ADC_DEC_GVAL_REG = BRAKE_ADC_gcor[config - 1u].gval;
 2115              		.loc 1 1576 0
 2116 0028 013C     		subs	r4, r4, #1
 2117 002a 0A4B     		ldr	r3, .L118
 2118 002c 03EB8402 		add	r2, r3, r4, lsl #2
 2119 0030 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
 2120 0032 0A4A     		ldr	r2, .L118+8
 2121 0034 1170     		strb	r1, [r2]
1577:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CY_SET_REG16(BRAKE_ADC_DEC_GCOR_16B_PTR, BRAKE_ADC_gcor[config - 1u].gcor);
 2122              		.loc 1 1577 0
 2123 0036 33F82420 		ldrh	r2, [r3, r4, lsl #2]
 2124 003a 094B     		ldr	r3, .L118+12
 2125 003c 1A80     		strh	r2, [r3]	@ movhi
1579:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         if(restart == 1u)
 2126              		.loc 1 1579 0
 2127 003e 012D     		cmp	r5, #1
 2128 0040 07D1     		bne	.L114
1582:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_Start();
 2129              		.loc 1 1582 0
 2130 0042 FFF7FEFF 		bl	BRAKE_ADC_Start
 2131              	.LVL179:
1585:.\Generated_Source\PSoC5/BRAKE_ADC.c ****             BRAKE_ADC_StartConvert();
 2132              		.loc 1 1585 0
 2133 0046 FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2134              	.LVL180:
 2135 004a 38BD     		pop	{r3, r4, r5, pc}
 2136              	.LVL181:
 2137              	.L115:
1591:.\Generated_Source\PSoC5/BRAKE_ADC.c ****         CYASSERT(0u != 0u);
 2138              		.loc 1 1591 0 discriminator 1
 2139 004c 0020     		movs	r0, #0
 2140              	.LVL182:
 2141 004e FFF7FEFF 		bl	CyHalt
 2142              	.LVL183:
 2143              	.L114:
 2144 0052 38BD     		pop	{r3, r4, r5, pc}
 2145              	.L119:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 75


 2146              		.align	2
 2147              	.L118:
 2148 0054 00000000 		.word	.LANCHOR0
 2149 0058 00000000 		.word	.LANCHOR1
 2150 005c 0E4E0040 		.word	1073761806
 2151 0060 0C4E0040 		.word	1073761804
 2152              		.cfi_endproc
 2153              	.LFE20:
 2154              		.size	BRAKE_ADC_SelectConfiguration, .-BRAKE_ADC_SelectConfiguration
 2155              		.section	.text.BRAKE_ADC_Read8,"ax",%progbits
 2156              		.align	2
 2157              		.global	BRAKE_ADC_Read8
 2158              		.thumb
 2159              		.thumb_func
 2160              		.type	BRAKE_ADC_Read8, %function
 2161              	BRAKE_ADC_Read8:
 2162              	.LFB23:
1741:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
1742:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1743:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1744:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1745:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read8
1746:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1747:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1748:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1749:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1750:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1751:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1752:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1753:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1754:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1755:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1756:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1757:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1758:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1759:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int8:  ADC result.
1760:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1761:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1762:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int8 BRAKE_ADC_Read8(void) 
1763:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2163              		.loc 1 1763 0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167 0000 10B5     		push	{r4, lr}
 2168              		.cfi_def_cfa_offset 8
 2169              		.cfi_offset 4, -8
 2170              		.cfi_offset 14, -4
1764:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int8 result;
1765:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1766:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1767:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2171              		.loc 1 1767 0
 2172 0002 084B     		ldr	r3, .L121
 2173 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2174 0006 42F00402 		orr	r2, r2, #4
 2175 000a 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 76


1768:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2176              		.loc 1 1768 0
 2177 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2178              	.LVL184:
1769:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2179              		.loc 1 1769 0
 2180 0010 0020     		movs	r0, #0
 2181 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2182              	.LVL185:
1770:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult8();
 2183              		.loc 1 1770 0
 2184 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult8
 2185              	.LVL186:
 2186 001a 0446     		mov	r4, r0
 2187              	.LVL187:
1771:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2188              		.loc 1 1771 0
 2189 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2190              	.LVL188:
1772:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1773:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1774:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2191              		.loc 1 1774 0
 2192 0020 2046     		mov	r0, r4
 2193 0022 10BD     		pop	{r4, pc}
 2194              	.LVL189:
 2195              	.L122:
 2196              		.align	2
 2197              	.L121:
 2198 0024 014E0040 		.word	1073761793
 2199              		.cfi_endproc
 2200              	.LFE23:
 2201              		.size	BRAKE_ADC_Read8, .-BRAKE_ADC_Read8
 2202              		.section	.text.BRAKE_ADC_Read16,"ax",%progbits
 2203              		.align	2
 2204              		.global	BRAKE_ADC_Read16
 2205              		.thumb
 2206              		.thumb_func
 2207              		.type	BRAKE_ADC_Read16, %function
 2208              	BRAKE_ADC_Read16:
 2209              	.LFB24:
1775:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1776:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1777:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1778:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read16
1779:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1780:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1781:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1782:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1783:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1784:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1785:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1786:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1787:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1788:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1789:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *   void
1790:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 77


1791:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1792:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int16:  ADC result.
1793:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1794:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1795:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int16 BRAKE_ADC_Read16(void) 
1796:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2210              		.loc 1 1796 0
 2211              		.cfi_startproc
 2212              		@ args = 0, pretend = 0, frame = 0
 2213              		@ frame_needed = 0, uses_anonymous_args = 0
 2214 0000 10B5     		push	{r4, lr}
 2215              		.cfi_def_cfa_offset 8
 2216              		.cfi_offset 4, -8
 2217              		.cfi_offset 14, -4
1797:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int16 result;
1798:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1799:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1800:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2218              		.loc 1 1800 0
 2219 0002 084B     		ldr	r3, .L124
 2220 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2221 0006 42F00402 		orr	r2, r2, #4
 2222 000a 1A70     		strb	r2, [r3]
1801:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2223              		.loc 1 1801 0
 2224 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2225              	.LVL190:
1802:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2226              		.loc 1 1802 0
 2227 0010 0020     		movs	r0, #0
 2228 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2229              	.LVL191:
1803:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult16();
 2230              		.loc 1 1803 0
 2231 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult16
 2232              	.LVL192:
 2233 001a 0446     		mov	r4, r0
 2234              	.LVL193:
1804:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2235              		.loc 1 1804 0
 2236 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2237              	.LVL194:
1805:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1806:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1807:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2238              		.loc 1 1807 0
 2239 0020 2046     		mov	r0, r4
 2240 0022 10BD     		pop	{r4, pc}
 2241              	.LVL195:
 2242              	.L125:
 2243              		.align	2
 2244              	.L124:
 2245 0024 014E0040 		.word	1073761793
 2246              		.cfi_endproc
 2247              	.LFE24:
 2248              		.size	BRAKE_ADC_Read16, .-BRAKE_ADC_Read16
 2249              		.section	.text.BRAKE_ADC_Read32,"ax",%progbits
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 78


 2250              		.align	2
 2251              		.global	BRAKE_ADC_Read32
 2252              		.thumb
 2253              		.thumb_func
 2254              		.type	BRAKE_ADC_Read32, %function
 2255              	BRAKE_ADC_Read32:
 2256              	.LFB25:
1808:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1809:.\Generated_Source\PSoC5/BRAKE_ADC.c **** 
1810:.\Generated_Source\PSoC5/BRAKE_ADC.c **** /*******************************************************************************
1811:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Function Name: BRAKE_ADC_Read32
1812:.\Generated_Source\PSoC5/BRAKE_ADC.c **** ********************************************************************************
1813:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1814:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Summary:
1815:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  This function simplifies getting results from the ADC when only a
1816:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  single reading is required. When called, it will start ADC
1817:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversions, wait for the conversion to be complete, stop ADC
1818:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  conversion and return the result. This is a blocking function and will
1819:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  not return until the result is ready.
1820:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1821:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Parameters:
1822:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  None
1823:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1824:.\Generated_Source\PSoC5/BRAKE_ADC.c **** * Return:
1825:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *  int32: ADC result.
1826:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *
1827:.\Generated_Source\PSoC5/BRAKE_ADC.c **** *******************************************************************************/
1828:.\Generated_Source\PSoC5/BRAKE_ADC.c **** int32 BRAKE_ADC_Read32(void) 
1829:.\Generated_Source\PSoC5/BRAKE_ADC.c **** {
 2257              		.loc 1 1829 0
 2258              		.cfi_startproc
 2259              		@ args = 0, pretend = 0, frame = 0
 2260              		@ frame_needed = 0, uses_anonymous_args = 0
 2261 0000 10B5     		push	{r4, lr}
 2262              		.cfi_def_cfa_offset 8
 2263              		.cfi_offset 4, -8
 2264              		.cfi_offset 14, -4
1830:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     int32 result;
1831:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1832:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     /* Clear pending conversion done status */
1833:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_DEC_SR_REG |= BRAKE_ADC_DEC_INTR_CLEAR;
 2265              		.loc 1 1833 0
 2266 0002 084B     		ldr	r3, .L127
 2267 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 2268 0006 42F00402 		orr	r2, r2, #4
 2269 000a 1A70     		strb	r2, [r3]
1834:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StartConvert();
 2270              		.loc 1 1834 0
 2271 000c FFF7FEFF 		bl	BRAKE_ADC_StartConvert
 2272              	.LVL196:
1835:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     (void)BRAKE_ADC_IsEndConversion(BRAKE_ADC_WAIT_FOR_RESULT);
 2273              		.loc 1 1835 0
 2274 0010 0020     		movs	r0, #0
 2275 0012 FFF7FEFF 		bl	BRAKE_ADC_IsEndConversion
 2276              	.LVL197:
1836:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      result = BRAKE_ADC_GetResult32();
 2277              		.loc 1 1836 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 79


 2278 0016 FFF7FEFF 		bl	BRAKE_ADC_GetResult32
 2279              	.LVL198:
 2280 001a 0446     		mov	r4, r0
 2281              	.LVL199:
1837:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     BRAKE_ADC_StopConvert();
 2282              		.loc 1 1837 0
 2283 001c FFF7FEFF 		bl	BRAKE_ADC_StopConvert
 2284              	.LVL200:
1838:.\Generated_Source\PSoC5/BRAKE_ADC.c ****     
1839:.\Generated_Source\PSoC5/BRAKE_ADC.c ****      return(result);
1840:.\Generated_Source\PSoC5/BRAKE_ADC.c **** }
 2285              		.loc 1 1840 0
 2286 0020 2046     		mov	r0, r4
 2287 0022 10BD     		pop	{r4, pc}
 2288              	.LVL201:
 2289              	.L128:
 2290              		.align	2
 2291              	.L127:
 2292 0024 014E0040 		.word	1073761793
 2293              		.cfi_endproc
 2294              	.LFE25:
 2295              		.size	BRAKE_ADC_Read32, .-BRAKE_ADC_Read32
 2296              		.comm	BRAKE_ADC_CountsPerVolt,4,4
 2297              		.comm	BRAKE_ADC_Offset,4,4
 2298              		.global	BRAKE_ADC_Config
 2299              		.global	BRAKE_ADC_started
 2300              		.global	BRAKE_ADC_initVar
 2301              		.global	BRAKE_ADC_stopConversion
 2302              		.global	BRAKE_ADC_convDone
 2303              		.data
 2304              		.set	.LANCHOR1,. + 0
 2305              		.type	BRAKE_ADC_Config, %object
 2306              		.size	BRAKE_ADC_Config, 1
 2307              	BRAKE_ADC_Config:
 2308 0000 01       		.byte	1
 2309              		.bss
 2310              		.align	2
 2311              		.set	.LANCHOR0,. + 0
 2312              		.type	BRAKE_ADC_gcor, %object
 2313              		.size	BRAKE_ADC_gcor, 16
 2314              	BRAKE_ADC_gcor:
 2315 0000 00000000 		.space	16
 2315      00000000 
 2315      00000000 
 2315      00000000 
 2316              		.type	BRAKE_ADC_stopConversion, %object
 2317              		.size	BRAKE_ADC_stopConversion, 1
 2318              	BRAKE_ADC_stopConversion:
 2319 0010 00       		.space	1
 2320              		.type	BRAKE_ADC_convDone, %object
 2321              		.size	BRAKE_ADC_convDone, 1
 2322              	BRAKE_ADC_convDone:
 2323 0011 00       		.space	1
 2324              		.type	BRAKE_ADC_initVar, %object
 2325              		.size	BRAKE_ADC_initVar, 1
 2326              	BRAKE_ADC_initVar:
 2327 0012 00       		.space	1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 80


 2328              		.type	BRAKE_ADC_started, %object
 2329              		.size	BRAKE_ADC_started, 1
 2330              	BRAKE_ADC_started:
 2331 0013 00       		.space	1
 2332              		.text
 2333              	.Letext0:
 2334              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2335              		.file 3 ".\\Generated_Source\\PSoC5\\BRAKE_ADC.h"
 2336              		.file 4 ".\\Generated_Source\\PSoC5\\CyLib.h"
 2337              		.file 5 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_AMux.h"
 2338              		.file 6 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_Ext_CP_Clk.h"
 2339              		.file 7 ".\\Generated_Source\\PSoC5\\BRAKE_ADC_theACLK.h"
 2340              		.section	.debug_info,"",%progbits
 2341              	.Ldebug_info0:
 2342 0000 400C0000 		.4byte	0xc40
 2343 0004 0400     		.2byte	0x4
 2344 0006 00000000 		.4byte	.Ldebug_abbrev0
 2345 000a 04       		.byte	0x4
 2346 000b 01       		.uleb128 0x1
 2347 000c 4E000000 		.4byte	.LASF98
 2348 0010 01       		.byte	0x1
 2349 0011 04030000 		.4byte	.LASF99
 2350 0015 C2020000 		.4byte	.LASF100
 2351 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2352 001d 00000000 		.4byte	0
 2353 0021 00000000 		.4byte	.Ldebug_line0
 2354 0025 02       		.uleb128 0x2
 2355 0026 04       		.byte	0x4
 2356 0027 04       		.byte	0x4
 2357 0028 B3040000 		.4byte	.LASF0
 2358 002c 02       		.uleb128 0x2
 2359 002d 01       		.byte	0x1
 2360 002e 06       		.byte	0x6
 2361 002f 6E010000 		.4byte	.LASF1
 2362 0033 02       		.uleb128 0x2
 2363 0034 01       		.byte	0x1
 2364 0035 08       		.byte	0x8
 2365 0036 F4040000 		.4byte	.LASF2
 2366 003a 02       		.uleb128 0x2
 2367 003b 02       		.byte	0x2
 2368 003c 05       		.byte	0x5
 2369 003d 1B050000 		.4byte	.LASF3
 2370 0041 02       		.uleb128 0x2
 2371 0042 02       		.byte	0x2
 2372 0043 07       		.byte	0x7
 2373 0044 BB030000 		.4byte	.LASF4
 2374 0048 02       		.uleb128 0x2
 2375 0049 04       		.byte	0x4
 2376 004a 05       		.byte	0x5
 2377 004b F3010000 		.4byte	.LASF5
 2378 004f 02       		.uleb128 0x2
 2379 0050 04       		.byte	0x4
 2380 0051 07       		.byte	0x7
 2381 0052 92030000 		.4byte	.LASF6
 2382 0056 02       		.uleb128 0x2
 2383 0057 08       		.byte	0x8
 2384 0058 05       		.byte	0x5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 81


 2385 0059 60010000 		.4byte	.LASF7
 2386 005d 02       		.uleb128 0x2
 2387 005e 08       		.byte	0x8
 2388 005f 07       		.byte	0x7
 2389 0060 21010000 		.4byte	.LASF8
 2390 0064 03       		.uleb128 0x3
 2391 0065 04       		.byte	0x4
 2392 0066 05       		.byte	0x5
 2393 0067 696E7400 		.ascii	"int\000"
 2394 006b 02       		.uleb128 0x2
 2395 006c 04       		.byte	0x4
 2396 006d 07       		.byte	0x7
 2397 006e 3F030000 		.4byte	.LASF9
 2398 0072 04       		.uleb128 0x4
 2399 0073 18020000 		.4byte	.LASF10
 2400 0077 02       		.byte	0x2
 2401 0078 B4       		.byte	0xb4
 2402 0079 33000000 		.4byte	0x33
 2403 007d 04       		.uleb128 0x4
 2404 007e 18000000 		.4byte	.LASF11
 2405 0082 02       		.byte	0x2
 2406 0083 B5       		.byte	0xb5
 2407 0084 41000000 		.4byte	0x41
 2408 0088 04       		.uleb128 0x4
 2409 0089 9B020000 		.4byte	.LASF12
 2410 008d 02       		.byte	0x2
 2411 008e B6       		.byte	0xb6
 2412 008f 4F000000 		.4byte	0x4f
 2413 0093 04       		.uleb128 0x4
 2414 0094 CE030000 		.4byte	.LASF13
 2415 0098 02       		.byte	0x2
 2416 0099 B7       		.byte	0xb7
 2417 009a 2C000000 		.4byte	0x2c
 2418 009e 04       		.uleb128 0x4
 2419 009f 64060000 		.4byte	.LASF14
 2420 00a3 02       		.byte	0x2
 2421 00a4 B8       		.byte	0xb8
 2422 00a5 3A000000 		.4byte	0x3a
 2423 00a9 04       		.uleb128 0x4
 2424 00aa C2010000 		.4byte	.LASF15
 2425 00ae 02       		.byte	0x2
 2426 00af B9       		.byte	0xb9
 2427 00b0 48000000 		.4byte	0x48
 2428 00b4 04       		.uleb128 0x4
 2429 00b5 48040000 		.4byte	.LASF16
 2430 00b9 02       		.byte	0x2
 2431 00ba BA       		.byte	0xba
 2432 00bb 25000000 		.4byte	0x25
 2433 00bf 02       		.uleb128 0x2
 2434 00c0 08       		.byte	0x8
 2435 00c1 04       		.byte	0x4
 2436 00c2 67020000 		.4byte	.LASF17
 2437 00c6 02       		.uleb128 0x2
 2438 00c7 01       		.byte	0x1
 2439 00c8 08       		.byte	0x8
 2440 00c9 8C050000 		.4byte	.LASF18
 2441 00cd 05       		.uleb128 0x5
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 82


 2442 00ce D0040000 		.4byte	.LASF19
 2443 00d2 02       		.byte	0x2
 2444 00d3 5E01     		.2byte	0x15e
 2445 00d5 D9000000 		.4byte	0xd9
 2446 00d9 06       		.uleb128 0x6
 2447 00da 72000000 		.4byte	0x72
 2448 00de 05       		.uleb128 0x5
 2449 00df 12020000 		.4byte	.LASF20
 2450 00e3 02       		.byte	0x2
 2451 00e4 5F01     		.2byte	0x15f
 2452 00e6 EA000000 		.4byte	0xea
 2453 00ea 06       		.uleb128 0x6
 2454 00eb 7D000000 		.4byte	0x7d
 2455 00ef 05       		.uleb128 0x5
 2456 00f0 0D040000 		.4byte	.LASF21
 2457 00f4 02       		.byte	0x2
 2458 00f5 6001     		.2byte	0x160
 2459 00f7 FB000000 		.4byte	0xfb
 2460 00fb 06       		.uleb128 0x6
 2461 00fc 88000000 		.4byte	0x88
 2462 0100 05       		.uleb128 0x5
 2463 0101 98050000 		.4byte	.LASF22
 2464 0105 02       		.byte	0x2
 2465 0106 7001     		.2byte	0x170
 2466 0108 0C010000 		.4byte	0x10c
 2467 010c 07       		.uleb128 0x7
 2468 010d 04       		.byte	0x4
 2469 010e 12010000 		.4byte	0x112
 2470 0112 08       		.uleb128 0x8
 2471 0113 02       		.uleb128 0x2
 2472 0114 04       		.byte	0x4
 2473 0115 07       		.byte	0x7
 2474 0116 50040000 		.4byte	.LASF23
 2475 011a 09       		.uleb128 0x9
 2476 011b 04       		.byte	0x4
 2477 011c 03       		.byte	0x3
 2478 011d 2F       		.byte	0x2f
 2479 011e 3B010000 		.4byte	0x13b
 2480 0122 0A       		.uleb128 0xa
 2481 0123 F7000000 		.4byte	.LASF24
 2482 0127 03       		.byte	0x3
 2483 0128 31       		.byte	0x31
 2484 0129 7D000000 		.4byte	0x7d
 2485 012d 00       		.byte	0
 2486 012e 0A       		.uleb128 0xa
 2487 012f C7050000 		.4byte	.LASF25
 2488 0133 03       		.byte	0x3
 2489 0134 32       		.byte	0x32
 2490 0135 72000000 		.4byte	0x72
 2491 0139 02       		.byte	0x2
 2492 013a 00       		.byte	0
 2493 013b 04       		.uleb128 0x4
 2494 013c AC010000 		.4byte	.LASF26
 2495 0140 03       		.byte	0x3
 2496 0141 33       		.byte	0x33
 2497 0142 1A010000 		.4byte	0x11a
 2498 0146 0B       		.uleb128 0xb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 83


 2499 0147 AC050000 		.4byte	.LASF36
 2500 014b 01       		.byte	0x1
 2501 014c 5106     		.2byte	0x651
 2502 014e 00000000 		.4byte	.LFB21
 2503 0152 D0000000 		.4byte	.LFE21-.LFB21
 2504 0156 01       		.uleb128 0x1
 2505 0157 9C       		.byte	0x9c
 2506 0158 FC010000 		.4byte	0x1fc
 2507 015c 0C       		.uleb128 0xc
 2508 015d CA000000 		.4byte	.LASF27
 2509 0161 01       		.byte	0x1
 2510 0162 5106     		.2byte	0x651
 2511 0164 72000000 		.4byte	0x72
 2512 0168 00000000 		.4byte	.LLST0
 2513 016c 0C       		.uleb128 0xc
 2514 016d D5040000 		.4byte	.LASF28
 2515 0171 01       		.byte	0x1
 2516 0172 5106     		.2byte	0x651
 2517 0174 7D000000 		.4byte	0x7d
 2518 0178 3A000000 		.4byte	.LLST1
 2519 017c 0C       		.uleb128 0xc
 2520 017d 49010000 		.4byte	.LASF29
 2521 0181 01       		.byte	0x1
 2522 0182 5106     		.2byte	0x651
 2523 0184 7D000000 		.4byte	0x7d
 2524 0188 74000000 		.4byte	.LLST2
 2525 018c 0C       		.uleb128 0xc
 2526 018d 69050000 		.4byte	.LASF30
 2527 0191 01       		.byte	0x1
 2528 0192 5206     		.2byte	0x652
 2529 0194 72000000 		.4byte	0x72
 2530 0198 AE000000 		.4byte	.LLST3
 2531 019c 0C       		.uleb128 0xc
 2532 019d A5050000 		.4byte	.LASF31
 2533 01a1 01       		.byte	0x1
 2534 01a2 5206     		.2byte	0x652
 2535 01a4 72000000 		.4byte	0x72
 2536 01a8 01010000 		.4byte	.LLST4
 2537 01ac 0D       		.uleb128 0xd
 2538 01ad 07040000 		.4byte	.LASF32
 2539 01b1 01       		.byte	0x1
 2540 01b2 5406     		.2byte	0x654
 2541 01b4 93000000 		.4byte	0x93
 2542 01b8 2D010000 		.4byte	.LLST5
 2543 01bc 0D       		.uleb128 0xd
 2544 01bd E2040000 		.4byte	.LASF33
 2545 01c1 01       		.byte	0x1
 2546 01c2 5506     		.2byte	0x655
 2547 01c4 A9000000 		.4byte	0xa9
 2548 01c8 98010000 		.4byte	.LLST6
 2549 01cc 0D       		.uleb128 0xd
 2550 01cd E6030000 		.4byte	.LASF34
 2551 01d1 01       		.byte	0x1
 2552 01d2 5606     		.2byte	0x656
 2553 01d4 7D000000 		.4byte	0x7d
 2554 01d8 B6010000 		.4byte	.LLST7
 2555 01dc 0D       		.uleb128 0xd
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 84


 2556 01dd 25050000 		.4byte	.LASF35
 2557 01e1 01       		.byte	0x1
 2558 01e2 5706     		.2byte	0x657
 2559 01e4 88000000 		.4byte	0x88
 2560 01e8 EA010000 		.4byte	.LLST8
 2561 01ec 0E       		.uleb128 0xe
 2562 01ed A8000000 		.4byte	.LVL33
 2563 01f1 7A0B0000 		.4byte	0xb7a
 2564 01f5 0F       		.uleb128 0xf
 2565 01f6 01       		.uleb128 0x1
 2566 01f7 50       		.byte	0x50
 2567 01f8 01       		.uleb128 0x1
 2568 01f9 30       		.byte	0x30
 2569 01fa 00       		.byte	0
 2570 01fb 00       		.byte	0
 2571 01fc 0B       		.uleb128 0xb
 2572 01fd 00000000 		.4byte	.LASF37
 2573 0201 01       		.byte	0x1
 2574 0202 BC06     		.2byte	0x6bc
 2575 0204 00000000 		.4byte	.LFB22
 2576 0208 4C000000 		.4byte	.LFE22-.LFB22
 2577 020c 01       		.uleb128 0x1
 2578 020d 9C       		.byte	0x9c
 2579 020e 5F020000 		.4byte	0x25f
 2580 0212 0C       		.uleb128 0xc
 2581 0213 29030000 		.4byte	.LASF38
 2582 0217 01       		.byte	0x1
 2583 0218 BC06     		.2byte	0x6bc
 2584 021a 72000000 		.4byte	0x72
 2585 021e FD010000 		.4byte	.LLST9
 2586 0222 0D       		.uleb128 0xd
 2587 0223 12060000 		.4byte	.LASF39
 2588 0227 01       		.byte	0x1
 2589 0228 BE06     		.2byte	0x6be
 2590 022a 72000000 		.4byte	0x72
 2591 022e 1E020000 		.4byte	.LLST10
 2592 0232 10       		.uleb128 0x10
 2593 0233 08000000 		.4byte	.LVL36
 2594 0237 8B0B0000 		.4byte	0xb8b
 2595 023b 11       		.uleb128 0x11
 2596 023c 28000000 		.4byte	.LVL39
 2597 0240 960B0000 		.4byte	0xb96
 2598 0244 4E020000 		.4byte	0x24e
 2599 0248 0F       		.uleb128 0xf
 2600 0249 01       		.uleb128 0x1
 2601 024a 50       		.byte	0x50
 2602 024b 01       		.uleb128 0x1
 2603 024c 33       		.byte	0x33
 2604 024d 00       		.byte	0
 2605 024e 0E       		.uleb128 0xe
 2606 024f 3E000000 		.4byte	.LVL40
 2607 0253 A70B0000 		.4byte	0xba7
 2608 0257 0F       		.uleb128 0xf
 2609 0258 01       		.uleb128 0x1
 2610 0259 50       		.byte	0x50
 2611 025a 02       		.uleb128 0x2
 2612 025b 76       		.byte	0x76
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 85


 2613 025c 00       		.sleb128 0
 2614 025d 00       		.byte	0
 2615 025e 00       		.byte	0
 2616 025f 0B       		.uleb128 0xb
 2617 0260 74020000 		.4byte	.LASF40
 2618 0264 01       		.byte	0x1
 2619 0265 DA04     		.2byte	0x4da
 2620 0267 00000000 		.4byte	.LFB19
 2621 026b 28030000 		.4byte	.LFE19-.LFB19
 2622 026f 01       		.uleb128 0x1
 2623 0270 9C       		.byte	0x9c
 2624 0271 3A040000 		.4byte	0x43a
 2625 0275 0C       		.uleb128 0xc
 2626 0276 A5050000 		.4byte	.LASF31
 2627 027a 01       		.byte	0x1
 2628 027b DA04     		.2byte	0x4da
 2629 027d 72000000 		.4byte	0x72
 2630 0281 3C020000 		.4byte	.LLST11
 2631 0285 11       		.uleb128 0x11
 2632 0286 84000000 		.4byte	.LVL44
 2633 028a FC010000 		.4byte	0x1fc
 2634 028e 99020000 		.4byte	0x299
 2635 0292 0F       		.uleb128 0xf
 2636 0293 01       		.uleb128 0x1
 2637 0294 50       		.byte	0x50
 2638 0295 02       		.uleb128 0x2
 2639 0296 08       		.byte	0x8
 2640 0297 52       		.byte	0x52
 2641 0298 00       		.byte	0
 2642 0299 11       		.uleb128 0x11
 2643 029a A6000000 		.4byte	.LVL45
 2644 029e B80B0000 		.4byte	0xbb8
 2645 02a2 AD020000 		.4byte	0x2ad
 2646 02a6 0F       		.uleb128 0xf
 2647 02a7 01       		.uleb128 0x1
 2648 02a8 50       		.byte	0x50
 2649 02a9 02       		.uleb128 0x2
 2650 02aa 75       		.byte	0x75
 2651 02ab 00       		.sleb128 0
 2652 02ac 00       		.byte	0
 2653 02ad 11       		.uleb128 0x11
 2654 02ae B6000000 		.4byte	.LVL46
 2655 02b2 C90B0000 		.4byte	0xbc9
 2656 02b6 C6020000 		.4byte	0x2c6
 2657 02ba 0F       		.uleb128 0xf
 2658 02bb 01       		.uleb128 0x1
 2659 02bc 51       		.byte	0x51
 2660 02bd 02       		.uleb128 0x2
 2661 02be 76       		.byte	0x76
 2662 02bf 00       		.sleb128 0
 2663 02c0 0F       		.uleb128 0xf
 2664 02c1 01       		.uleb128 0x1
 2665 02c2 50       		.byte	0x50
 2666 02c3 01       		.uleb128 0x1
 2667 02c4 3C       		.byte	0x3c
 2668 02c5 00       		.byte	0
 2669 02c6 11       		.uleb128 0x11
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 86


 2670 02c7 BE000000 		.4byte	.LVL47
 2671 02cb DF0B0000 		.4byte	0xbdf
 2672 02cf E0020000 		.4byte	0x2e0
 2673 02d3 0F       		.uleb128 0xf
 2674 02d4 01       		.uleb128 0x1
 2675 02d5 51       		.byte	0x51
 2676 02d6 02       		.uleb128 0x2
 2677 02d7 76       		.byte	0x76
 2678 02d8 00       		.sleb128 0
 2679 02d9 0F       		.uleb128 0xf
 2680 02da 01       		.uleb128 0x1
 2681 02db 50       		.byte	0x50
 2682 02dc 02       		.uleb128 0x2
 2683 02dd 08       		.byte	0x8
 2684 02de 33       		.byte	0x33
 2685 02df 00       		.byte	0
 2686 02e0 11       		.uleb128 0x11
 2687 02e1 C6000000 		.4byte	.LVL48
 2688 02e5 F50B0000 		.4byte	0xbf5
 2689 02e9 F3020000 		.4byte	0x2f3
 2690 02ed 0F       		.uleb128 0xf
 2691 02ee 01       		.uleb128 0x1
 2692 02ef 50       		.byte	0x50
 2693 02f0 01       		.uleb128 0x1
 2694 02f1 4D       		.byte	0x4d
 2695 02f2 00       		.byte	0
 2696 02f3 11       		.uleb128 0x11
 2697 02f4 44010000 		.4byte	.LVL49
 2698 02f8 FC010000 		.4byte	0x1fc
 2699 02fc 07030000 		.4byte	0x307
 2700 0300 0F       		.uleb128 0xf
 2701 0301 01       		.uleb128 0x1
 2702 0302 50       		.byte	0x50
 2703 0303 02       		.uleb128 0x2
 2704 0304 08       		.byte	0x8
 2705 0305 44       		.byte	0x44
 2706 0306 00       		.byte	0
 2707 0307 11       		.uleb128 0x11
 2708 0308 66010000 		.4byte	.LVL50
 2709 030c B80B0000 		.4byte	0xbb8
 2710 0310 1B030000 		.4byte	0x31b
 2711 0314 0F       		.uleb128 0xf
 2712 0315 01       		.uleb128 0x1
 2713 0316 50       		.byte	0x50
 2714 0317 02       		.uleb128 0x2
 2715 0318 75       		.byte	0x75
 2716 0319 00       		.sleb128 0
 2717 031a 00       		.byte	0
 2718 031b 11       		.uleb128 0x11
 2719 031c 76010000 		.4byte	.LVL51
 2720 0320 C90B0000 		.4byte	0xbc9
 2721 0324 34030000 		.4byte	0x334
 2722 0328 0F       		.uleb128 0xf
 2723 0329 01       		.uleb128 0x1
 2724 032a 51       		.byte	0x51
 2725 032b 02       		.uleb128 0x2
 2726 032c 76       		.byte	0x76
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 87


 2727 032d 00       		.sleb128 0
 2728 032e 0F       		.uleb128 0xf
 2729 032f 01       		.uleb128 0x1
 2730 0330 50       		.byte	0x50
 2731 0331 01       		.uleb128 0x1
 2732 0332 38       		.byte	0x38
 2733 0333 00       		.byte	0
 2734 0334 11       		.uleb128 0x11
 2735 0335 7E010000 		.4byte	.LVL52
 2736 0339 DF0B0000 		.4byte	0xbdf
 2737 033d 4E030000 		.4byte	0x34e
 2738 0341 0F       		.uleb128 0xf
 2739 0342 01       		.uleb128 0x1
 2740 0343 51       		.byte	0x51
 2741 0344 02       		.uleb128 0x2
 2742 0345 76       		.byte	0x76
 2743 0346 00       		.sleb128 0
 2744 0347 0F       		.uleb128 0xf
 2745 0348 01       		.uleb128 0x1
 2746 0349 50       		.byte	0x50
 2747 034a 02       		.uleb128 0x2
 2748 034b 08       		.byte	0x8
 2749 034c 25       		.byte	0x25
 2750 034d 00       		.byte	0
 2751 034e 11       		.uleb128 0x11
 2752 034f 86010000 		.4byte	.LVL53
 2753 0353 F50B0000 		.4byte	0xbf5
 2754 0357 61030000 		.4byte	0x361
 2755 035b 0F       		.uleb128 0xf
 2756 035c 01       		.uleb128 0x1
 2757 035d 50       		.byte	0x50
 2758 035e 01       		.uleb128 0x1
 2759 035f 4D       		.byte	0x4d
 2760 0360 00       		.byte	0
 2761 0361 11       		.uleb128 0x11
 2762 0362 04020000 		.4byte	.LVL54
 2763 0366 FC010000 		.4byte	0x1fc
 2764 036a 75030000 		.4byte	0x375
 2765 036e 0F       		.uleb128 0xf
 2766 036f 01       		.uleb128 0x1
 2767 0370 50       		.byte	0x50
 2768 0371 02       		.uleb128 0x2
 2769 0372 08       		.byte	0x8
 2770 0373 44       		.byte	0x44
 2771 0374 00       		.byte	0
 2772 0375 11       		.uleb128 0x11
 2773 0376 26020000 		.4byte	.LVL55
 2774 037a B80B0000 		.4byte	0xbb8
 2775 037e 89030000 		.4byte	0x389
 2776 0382 0F       		.uleb128 0xf
 2777 0383 01       		.uleb128 0x1
 2778 0384 50       		.byte	0x50
 2779 0385 02       		.uleb128 0x2
 2780 0386 75       		.byte	0x75
 2781 0387 00       		.sleb128 0
 2782 0388 00       		.byte	0
 2783 0389 11       		.uleb128 0x11
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 88


 2784 038a 36020000 		.4byte	.LVL56
 2785 038e C90B0000 		.4byte	0xbc9
 2786 0392 A2030000 		.4byte	0x3a2
 2787 0396 0F       		.uleb128 0xf
 2788 0397 01       		.uleb128 0x1
 2789 0398 51       		.byte	0x51
 2790 0399 02       		.uleb128 0x2
 2791 039a 76       		.byte	0x76
 2792 039b 00       		.sleb128 0
 2793 039c 0F       		.uleb128 0xf
 2794 039d 01       		.uleb128 0x1
 2795 039e 50       		.byte	0x50
 2796 039f 01       		.uleb128 0x1
 2797 03a0 38       		.byte	0x38
 2798 03a1 00       		.byte	0
 2799 03a2 11       		.uleb128 0x11
 2800 03a3 3E020000 		.4byte	.LVL57
 2801 03a7 DF0B0000 		.4byte	0xbdf
 2802 03ab BC030000 		.4byte	0x3bc
 2803 03af 0F       		.uleb128 0xf
 2804 03b0 01       		.uleb128 0x1
 2805 03b1 51       		.byte	0x51
 2806 03b2 02       		.uleb128 0x2
 2807 03b3 76       		.byte	0x76
 2808 03b4 00       		.sleb128 0
 2809 03b5 0F       		.uleb128 0xf
 2810 03b6 01       		.uleb128 0x1
 2811 03b7 50       		.byte	0x50
 2812 03b8 02       		.uleb128 0x2
 2813 03b9 08       		.byte	0x8
 2814 03ba 25       		.byte	0x25
 2815 03bb 00       		.byte	0
 2816 03bc 11       		.uleb128 0x11
 2817 03bd 46020000 		.4byte	.LVL58
 2818 03c1 F50B0000 		.4byte	0xbf5
 2819 03c5 CF030000 		.4byte	0x3cf
 2820 03c9 0F       		.uleb128 0xf
 2821 03ca 01       		.uleb128 0x1
 2822 03cb 50       		.byte	0x50
 2823 03cc 01       		.uleb128 0x1
 2824 03cd 4D       		.byte	0x4d
 2825 03ce 00       		.byte	0
 2826 03cf 11       		.uleb128 0x11
 2827 03d0 C4020000 		.4byte	.LVL59
 2828 03d4 FC010000 		.4byte	0x1fc
 2829 03d8 E3030000 		.4byte	0x3e3
 2830 03dc 0F       		.uleb128 0xf
 2831 03dd 01       		.uleb128 0x1
 2832 03de 50       		.byte	0x50
 2833 03df 02       		.uleb128 0x2
 2834 03e0 08       		.byte	0x8
 2835 03e1 44       		.byte	0x44
 2836 03e2 00       		.byte	0
 2837 03e3 11       		.uleb128 0x11
 2838 03e4 E6020000 		.4byte	.LVL60
 2839 03e8 B80B0000 		.4byte	0xbb8
 2840 03ec F7030000 		.4byte	0x3f7
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 89


 2841 03f0 0F       		.uleb128 0xf
 2842 03f1 01       		.uleb128 0x1
 2843 03f2 50       		.byte	0x50
 2844 03f3 02       		.uleb128 0x2
 2845 03f4 74       		.byte	0x74
 2846 03f5 00       		.sleb128 0
 2847 03f6 00       		.byte	0
 2848 03f7 11       		.uleb128 0x11
 2849 03f8 F6020000 		.4byte	.LVL61
 2850 03fc C90B0000 		.4byte	0xbc9
 2851 0400 10040000 		.4byte	0x410
 2852 0404 0F       		.uleb128 0xf
 2853 0405 01       		.uleb128 0x1
 2854 0406 51       		.byte	0x51
 2855 0407 02       		.uleb128 0x2
 2856 0408 75       		.byte	0x75
 2857 0409 00       		.sleb128 0
 2858 040a 0F       		.uleb128 0xf
 2859 040b 01       		.uleb128 0x1
 2860 040c 50       		.byte	0x50
 2861 040d 01       		.uleb128 0x1
 2862 040e 38       		.byte	0x38
 2863 040f 00       		.byte	0
 2864 0410 11       		.uleb128 0x11
 2865 0411 FE020000 		.4byte	.LVL62
 2866 0415 DF0B0000 		.4byte	0xbdf
 2867 0419 2A040000 		.4byte	0x42a
 2868 041d 0F       		.uleb128 0xf
 2869 041e 01       		.uleb128 0x1
 2870 041f 51       		.byte	0x51
 2871 0420 02       		.uleb128 0x2
 2872 0421 75       		.byte	0x75
 2873 0422 00       		.sleb128 0
 2874 0423 0F       		.uleb128 0xf
 2875 0424 01       		.uleb128 0x1
 2876 0425 50       		.byte	0x50
 2877 0426 02       		.uleb128 0x2
 2878 0427 08       		.byte	0x8
 2879 0428 25       		.byte	0x25
 2880 0429 00       		.byte	0
 2881 042a 0E       		.uleb128 0xe
 2882 042b 06030000 		.4byte	.LVL63
 2883 042f F50B0000 		.4byte	0xbf5
 2884 0433 0F       		.uleb128 0xf
 2885 0434 01       		.uleb128 0x1
 2886 0435 50       		.byte	0x50
 2887 0436 01       		.uleb128 0x1
 2888 0437 4D       		.byte	0x4d
 2889 0438 00       		.byte	0
 2890 0439 00       		.byte	0
 2891 043a 12       		.uleb128 0x12
 2892 043b 13040000 		.4byte	.LASF41
 2893 043f 01       		.byte	0x1
 2894 0440 5B       		.byte	0x5b
 2895 0441 00000000 		.4byte	.LFB0
 2896 0445 04010000 		.4byte	.LFE0-.LFB0
 2897 0449 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 90


 2898 044a 9C       		.byte	0x9c
 2899 044b 4C050000 		.4byte	0x54c
 2900 044f 11       		.uleb128 0x11
 2901 0450 1C000000 		.4byte	.LVL64
 2902 0454 0F0C0000 		.4byte	0xc0f
 2903 0458 62040000 		.4byte	0x462
 2904 045c 0F       		.uleb128 0xf
 2905 045d 01       		.uleb128 0x1
 2906 045e 50       		.byte	0x50
 2907 045f 01       		.uleb128 0x1
 2908 0460 40       		.byte	0x40
 2909 0461 00       		.byte	0
 2910 0462 11       		.uleb128 0x11
 2911 0463 22000000 		.4byte	.LVL65
 2912 0467 200C0000 		.4byte	0xc20
 2913 046b 75040000 		.4byte	0x475
 2914 046f 0F       		.uleb128 0xf
 2915 0470 01       		.uleb128 0x1
 2916 0471 50       		.byte	0x50
 2917 0472 01       		.uleb128 0x1
 2918 0473 40       		.byte	0x40
 2919 0474 00       		.byte	0
 2920 0475 11       		.uleb128 0x11
 2921 0476 2A000000 		.4byte	.LVL66
 2922 047a 310C0000 		.4byte	0xc31
 2923 047e 8D040000 		.4byte	0x48d
 2924 0482 0F       		.uleb128 0xf
 2925 0483 01       		.uleb128 0x1
 2926 0484 51       		.byte	0x51
 2927 0485 01       		.uleb128 0x1
 2928 0486 37       		.byte	0x37
 2929 0487 0F       		.uleb128 0xf
 2930 0488 01       		.uleb128 0x1
 2931 0489 50       		.byte	0x50
 2932 048a 01       		.uleb128 0x1
 2933 048b 4D       		.byte	0x4d
 2934 048c 00       		.byte	0
 2935 048d 11       		.uleb128 0x11
 2936 048e 90000000 		.4byte	.LVL67
 2937 0492 46010000 		.4byte	0x146
 2938 0496 BA040000 		.4byte	0x4ba
 2939 049a 0F       		.uleb128 0xf
 2940 049b 01       		.uleb128 0x1
 2941 049c 53       		.byte	0x53
 2942 049d 01       		.uleb128 0x1
 2943 049e 3E       		.byte	0x3e
 2944 049f 0F       		.uleb128 0xf
 2945 04a0 01       		.uleb128 0x1
 2946 04a1 52       		.byte	0x52
 2947 04a2 03       		.uleb128 0x3
 2948 04a3 0A       		.byte	0xa
 2949 04a4 E977     		.2byte	0x77e9
 2950 04a6 0F       		.uleb128 0xf
 2951 04a7 01       		.uleb128 0x1
 2952 04a8 51       		.byte	0x51
 2953 04a9 03       		.uleb128 0x3
 2954 04aa 0B       		.byte	0xb
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 91


 2955 04ab 6B8D     		.2byte	0x8d6b
 2956 04ad 0F       		.uleb128 0xf
 2957 04ae 01       		.uleb128 0x1
 2958 04af 50       		.byte	0x50
 2959 04b0 01       		.uleb128 0x1
 2960 04b1 32       		.byte	0x32
 2961 04b2 0F       		.uleb128 0xf
 2962 04b3 02       		.uleb128 0x2
 2963 04b4 7D       		.byte	0x7d
 2964 04b5 00       		.sleb128 0
 2965 04b6 02       		.uleb128 0x2
 2966 04b7 78       		.byte	0x78
 2967 04b8 00       		.sleb128 0
 2968 04b9 00       		.byte	0
 2969 04ba 11       		.uleb128 0x11
 2970 04bb A4000000 		.4byte	.LVL68
 2971 04bf 46010000 		.4byte	0x146
 2972 04c3 E7040000 		.4byte	0x4e7
 2973 04c7 0F       		.uleb128 0xf
 2974 04c8 01       		.uleb128 0x1
 2975 04c9 53       		.byte	0x53
 2976 04ca 01       		.uleb128 0x1
 2977 04cb 40       		.byte	0x40
 2978 04cc 0F       		.uleb128 0xf
 2979 04cd 01       		.uleb128 0x1
 2980 04ce 52       		.byte	0x52
 2981 04cf 03       		.uleb128 0x3
 2982 04d0 0B       		.byte	0xb
 2983 04d1 0080     		.2byte	0x8000
 2984 04d3 0F       		.uleb128 0xf
 2985 04d4 01       		.uleb128 0x1
 2986 04d5 51       		.byte	0x51
 2987 04d6 03       		.uleb128 0x3
 2988 04d7 0B       		.byte	0xb
 2989 04d8 DA90     		.2byte	0x90da
 2990 04da 0F       		.uleb128 0xf
 2991 04db 01       		.uleb128 0x1
 2992 04dc 50       		.byte	0x50
 2993 04dd 02       		.uleb128 0x2
 2994 04de 74       		.byte	0x74
 2995 04df 00       		.sleb128 0
 2996 04e0 0F       		.uleb128 0xf
 2997 04e1 02       		.uleb128 0x2
 2998 04e2 7D       		.byte	0x7d
 2999 04e3 00       		.sleb128 0
 3000 04e4 01       		.uleb128 0x1
 3001 04e5 32       		.byte	0x32
 3002 04e6 00       		.byte	0
 3003 04e7 11       		.uleb128 0x11
 3004 04e8 B8000000 		.4byte	.LVL69
 3005 04ec 46010000 		.4byte	0x146
 3006 04f0 14050000 		.4byte	0x514
 3007 04f4 0F       		.uleb128 0xf
 3008 04f5 01       		.uleb128 0x1
 3009 04f6 53       		.byte	0x53
 3010 04f7 01       		.uleb128 0x1
 3011 04f8 40       		.byte	0x40
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 92


 3012 04f9 0F       		.uleb128 0xf
 3013 04fa 01       		.uleb128 0x1
 3014 04fb 52       		.byte	0x52
 3015 04fc 03       		.uleb128 0x3
 3016 04fd 0B       		.byte	0xb
 3017 04fe 0080     		.2byte	0x8000
 3018 0500 0F       		.uleb128 0xf
 3019 0501 01       		.uleb128 0x1
 3020 0502 51       		.byte	0x51
 3021 0503 03       		.uleb128 0x3
 3022 0504 0B       		.byte	0xb
 3023 0505 DA90     		.2byte	0x90da
 3024 0507 0F       		.uleb128 0xf
 3025 0508 01       		.uleb128 0x1
 3026 0509 50       		.byte	0x50
 3027 050a 02       		.uleb128 0x2
 3028 050b 74       		.byte	0x74
 3029 050c 00       		.sleb128 0
 3030 050d 0F       		.uleb128 0xf
 3031 050e 02       		.uleb128 0x2
 3032 050f 7D       		.byte	0x7d
 3033 0510 00       		.sleb128 0
 3034 0511 01       		.uleb128 0x1
 3035 0512 33       		.byte	0x33
 3036 0513 00       		.byte	0
 3037 0514 11       		.uleb128 0x11
 3038 0515 CA000000 		.4byte	.LVL70
 3039 0519 46010000 		.4byte	0x146
 3040 051d 42050000 		.4byte	0x542
 3041 0521 0F       		.uleb128 0xf
 3042 0522 01       		.uleb128 0x1
 3043 0523 53       		.byte	0x53
 3044 0524 01       		.uleb128 0x1
 3045 0525 40       		.byte	0x40
 3046 0526 0F       		.uleb128 0xf
 3047 0527 01       		.uleb128 0x1
 3048 0528 52       		.byte	0x52
 3049 0529 03       		.uleb128 0x3
 3050 052a 0B       		.byte	0xb
 3051 052b 0080     		.2byte	0x8000
 3052 052d 0F       		.uleb128 0xf
 3053 052e 01       		.uleb128 0x1
 3054 052f 51       		.byte	0x51
 3055 0530 03       		.uleb128 0x3
 3056 0531 0B       		.byte	0xb
 3057 0532 DA90     		.2byte	0x90da
 3058 0534 0F       		.uleb128 0xf
 3059 0535 01       		.uleb128 0x1
 3060 0536 50       		.byte	0x50
 3061 0537 02       		.uleb128 0x2
 3062 0538 74       		.byte	0x74
 3063 0539 00       		.sleb128 0
 3064 053a 0F       		.uleb128 0xf
 3065 053b 02       		.uleb128 0x2
 3066 053c 7D       		.byte	0x7d
 3067 053d 00       		.sleb128 0
 3068 053e 02       		.uleb128 0x2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 93


 3069 053f 77       		.byte	0x77
 3070 0540 00       		.sleb128 0
 3071 0541 00       		.byte	0
 3072 0542 10       		.uleb128 0x10
 3073 0543 EA000000 		.4byte	.LVL71
 3074 0547 5F020000 		.4byte	0x25f
 3075 054b 00       		.byte	0
 3076 054c 12       		.uleb128 0x12
 3077 054d 38010000 		.4byte	.LASF42
 3078 0551 01       		.byte	0x1
 3079 0552 B8       		.byte	0xb8
 3080 0553 00000000 		.4byte	.LFB1
 3081 0557 D4000000 		.4byte	.LFE1-.LFB1
 3082 055b 01       		.uleb128 0x1
 3083 055c 9C       		.byte	0x9c
 3084 055d A8050000 		.4byte	0x5a8
 3085 0561 13       		.uleb128 0x13
 3086 0562 A5050000 		.4byte	.LASF31
 3087 0566 01       		.byte	0x1
 3088 0567 BA       		.byte	0xba
 3089 0568 72000000 		.4byte	0x72
 3090 056c 14       		.uleb128 0x14
 3091 056d 12060000 		.4byte	.LASF39
 3092 0571 01       		.byte	0x1
 3093 0572 BB       		.byte	0xbb
 3094 0573 72000000 		.4byte	0x72
 3095 0577 5D020000 		.4byte	.LLST12
 3096 057b 10       		.uleb128 0x10
 3097 057c 06000000 		.4byte	.LVL72
 3098 0580 8B0B0000 		.4byte	0xb8b
 3099 0584 11       		.uleb128 0x11
 3100 0585 54000000 		.4byte	.LVL76
 3101 0589 960B0000 		.4byte	0xb96
 3102 058d 97050000 		.4byte	0x597
 3103 0591 0F       		.uleb128 0xf
 3104 0592 01       		.uleb128 0x1
 3105 0593 50       		.byte	0x50
 3106 0594 01       		.uleb128 0x1
 3107 0595 33       		.byte	0x33
 3108 0596 00       		.byte	0
 3109 0597 0E       		.uleb128 0xe
 3110 0598 B4000000 		.4byte	.LVL77
 3111 059c A70B0000 		.4byte	0xba7
 3112 05a0 0F       		.uleb128 0xf
 3113 05a1 01       		.uleb128 0x1
 3114 05a2 50       		.byte	0x50
 3115 05a3 02       		.uleb128 0x2
 3116 05a4 76       		.byte	0x76
 3117 05a5 00       		.sleb128 0
 3118 05a6 00       		.byte	0
 3119 05a7 00       		.byte	0
 3120 05a8 15       		.uleb128 0x15
 3121 05a9 F0030000 		.4byte	.LASF43
 3122 05ad 01       		.byte	0x1
 3123 05ae 4901     		.2byte	0x149
 3124 05b0 00000000 		.4byte	.LFB2
 3125 05b4 28000000 		.4byte	.LFE2-.LFB2
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 94


 3126 05b8 01       		.uleb128 0x1
 3127 05b9 9C       		.byte	0x9c
 3128 05ba D1050000 		.4byte	0x5d1
 3129 05be 10       		.uleb128 0x10
 3130 05bf 16000000 		.4byte	.LVL79
 3131 05c3 3A040000 		.4byte	0x43a
 3132 05c7 10       		.uleb128 0x10
 3133 05c8 20000000 		.4byte	.LVL80
 3134 05cc 4C050000 		.4byte	0x54c
 3135 05d0 00       		.byte	0
 3136 05d1 15       		.uleb128 0x15
 3137 05d2 FC000000 		.4byte	.LASF44
 3138 05d6 01       		.byte	0x1
 3139 05d7 6A01     		.2byte	0x16a
 3140 05d9 00000000 		.4byte	.LFB3
 3141 05dd E4000000 		.4byte	.LFE3-.LFB3
 3142 05e1 01       		.uleb128 0x1
 3143 05e2 9C       		.byte	0x9c
 3144 05e3 24060000 		.4byte	0x624
 3145 05e7 0D       		.uleb128 0xd
 3146 05e8 12060000 		.4byte	.LASF39
 3147 05ec 01       		.byte	0x1
 3148 05ed 6C01     		.2byte	0x16c
 3149 05ef 72000000 		.4byte	0x72
 3150 05f3 7B020000 		.4byte	.LLST13
 3151 05f7 10       		.uleb128 0x10
 3152 05f8 06000000 		.4byte	.LVL81
 3153 05fc 8B0B0000 		.4byte	0xb8b
 3154 0600 11       		.uleb128 0x11
 3155 0601 4A000000 		.4byte	.LVL84
 3156 0605 960B0000 		.4byte	0xb96
 3157 0609 13060000 		.4byte	0x613
 3158 060d 0F       		.uleb128 0xf
 3159 060e 01       		.uleb128 0x1
 3160 060f 50       		.byte	0x50
 3161 0610 01       		.uleb128 0x1
 3162 0611 33       		.byte	0x33
 3163 0612 00       		.byte	0
 3164 0613 0E       		.uleb128 0xe
 3165 0614 CE000000 		.4byte	.LVL85
 3166 0618 A70B0000 		.4byte	0xba7
 3167 061c 0F       		.uleb128 0xf
 3168 061d 01       		.uleb128 0x1
 3169 061e 50       		.byte	0x50
 3170 061f 02       		.uleb128 0x2
 3171 0620 76       		.byte	0x76
 3172 0621 00       		.sleb128 0
 3173 0622 00       		.byte	0
 3174 0623 00       		.byte	0
 3175 0624 15       		.uleb128 0x15
 3176 0625 94010000 		.4byte	.LASF45
 3177 0629 01       		.byte	0x1
 3178 062a AD01     		.2byte	0x1ad
 3179 062c 00000000 		.4byte	.LFB4
 3180 0630 18000000 		.4byte	.LFE4-.LFB4
 3181 0634 01       		.uleb128 0x1
 3182 0635 9C       		.byte	0x9c
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 95


 3183 0636 59060000 		.4byte	0x659
 3184 063a 0C       		.uleb128 0xc
 3185 063b AE040000 		.4byte	.LASF46
 3186 063f 01       		.byte	0x1
 3187 0640 AD01     		.2byte	0x1ad
 3188 0642 72000000 		.4byte	0x72
 3189 0646 99020000 		.4byte	.LLST14
 3190 064a 16       		.uleb128 0x16
 3191 064b A2060000 		.4byte	.LASF47
 3192 064f 01       		.byte	0x1
 3193 0650 AF01     		.2byte	0x1af
 3194 0652 72000000 		.4byte	0x72
 3195 0656 01       		.uleb128 0x1
 3196 0657 52       		.byte	0x52
 3197 0658 00       		.byte	0
 3198 0659 15       		.uleb128 0x15
 3199 065a B9040000 		.4byte	.LASF48
 3200 065e 01       		.byte	0x1
 3201 065f D101     		.2byte	0x1d1
 3202 0661 00000000 		.4byte	.LFB5
 3203 0665 18000000 		.4byte	.LFE5-.LFB5
 3204 0669 01       		.uleb128 0x1
 3205 066a 9C       		.byte	0x9c
 3206 066b 8E060000 		.4byte	0x68e
 3207 066f 0C       		.uleb128 0xc
 3208 0670 93040000 		.4byte	.LASF49
 3209 0674 01       		.byte	0x1
 3210 0675 D101     		.2byte	0x1d1
 3211 0677 72000000 		.4byte	0x72
 3212 067b BA020000 		.4byte	.LLST15
 3213 067f 16       		.uleb128 0x16
 3214 0680 A2060000 		.4byte	.LASF47
 3215 0684 01       		.byte	0x1
 3216 0685 D301     		.2byte	0x1d3
 3217 0687 72000000 		.4byte	0x72
 3218 068b 01       		.uleb128 0x1
 3219 068c 52       		.byte	0x52
 3220 068d 00       		.byte	0
 3221 068e 17       		.uleb128 0x17
 3222 068f 7A050000 		.4byte	.LASF53
 3223 0693 01       		.byte	0x1
 3224 0694 F901     		.2byte	0x1f9
 3225 0696 72000000 		.4byte	0x72
 3226 069a 00000000 		.4byte	.LFB6
 3227 069e 74000000 		.4byte	.LFE6-.LFB6
 3228 06a2 01       		.uleb128 0x1
 3229 06a3 9C       		.byte	0x9c
 3230 06a4 E9060000 		.4byte	0x6e9
 3231 06a8 0C       		.uleb128 0xc
 3232 06a9 59060000 		.4byte	.LASF50
 3233 06ad 01       		.byte	0x1
 3234 06ae F901     		.2byte	0x1f9
 3235 06b0 B4000000 		.4byte	0xb4
 3236 06b4 DB020000 		.4byte	.LLST16
 3237 06b8 0D       		.uleb128 0xd
 3238 06b9 A2060000 		.4byte	.LASF47
 3239 06bd 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 96


 3240 06be FB01     		.2byte	0x1fb
 3241 06c0 7D000000 		.4byte	0x7d
 3242 06c4 09030000 		.4byte	.LLST17
 3243 06c8 0D       		.uleb128 0xd
 3244 06c9 23060000 		.4byte	.LASF51
 3245 06cd 01       		.byte	0x1
 3246 06ce FC01     		.2byte	0x1fc
 3247 06d0 72000000 		.4byte	0x72
 3248 06d4 30030000 		.4byte	.LLST18
 3249 06d8 0D       		.uleb128 0xd
 3250 06d9 DE050000 		.4byte	.LASF52
 3251 06dd 01       		.byte	0x1
 3252 06de FD01     		.2byte	0x1fd
 3253 06e0 B4000000 		.4byte	0xb4
 3254 06e4 4F030000 		.4byte	.LLST19
 3255 06e8 00       		.byte	0
 3256 06e9 18       		.uleb128 0x18
 3257 06ea 80040000 		.4byte	.LASF54
 3258 06ee 01       		.byte	0x1
 3259 06ef 2802     		.2byte	0x228
 3260 06f1 7D000000 		.4byte	0x7d
 3261 06f5 00000000 		.4byte	.LFB7
 3262 06f9 24000000 		.4byte	.LFE7-.LFB7
 3263 06fd 01       		.uleb128 0x1
 3264 06fe 9C       		.byte	0x9c
 3265 06ff 24070000 		.4byte	0x724
 3266 0703 0D       		.uleb128 0xd
 3267 0704 91050000 		.4byte	.LASF55
 3268 0708 01       		.byte	0x1
 3269 0709 2A02     		.2byte	0x22a
 3270 070b 72000000 		.4byte	0x72
 3271 070f 8E030000 		.4byte	.LLST20
 3272 0713 0D       		.uleb128 0xd
 3273 0714 E6030000 		.4byte	.LASF34
 3274 0718 01       		.byte	0x1
 3275 0719 2B02     		.2byte	0x22b
 3276 071b 7D000000 		.4byte	0x7d
 3277 071f A1030000 		.4byte	.LLST21
 3278 0723 00       		.byte	0
 3279 0724 19       		.uleb128 0x19
 3280 0725 7B030000 		.4byte	.LASF56
 3281 0729 01       		.byte	0x1
 3282 072a 4A02     		.2byte	0x24a
 3283 072c 00000000 		.4byte	.LFB8
 3284 0730 10000000 		.4byte	.LFE8-.LFB8
 3285 0734 01       		.uleb128 0x1
 3286 0735 9C       		.byte	0x9c
 3287 0736 19       		.uleb128 0x19
 3288 0737 FC010000 		.4byte	.LASF57
 3289 073b 01       		.byte	0x1
 3290 073c 6102     		.2byte	0x261
 3291 073e 00000000 		.4byte	.LFB9
 3292 0742 10000000 		.4byte	.LFE9-.LFB9
 3293 0746 01       		.uleb128 0x1
 3294 0747 9C       		.byte	0x9c
 3295 0748 18       		.uleb128 0x18
 3296 0749 7A010000 		.4byte	.LASF58
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 97


 3297 074d 01       		.byte	0x1
 3298 074e 8402     		.2byte	0x284
 3299 0750 72000000 		.4byte	0x72
 3300 0754 00000000 		.4byte	.LFB10
 3301 0758 2C000000 		.4byte	.LFE10-.LFB10
 3302 075c 01       		.uleb128 0x1
 3303 075d 9C       		.byte	0x9c
 3304 075e 83070000 		.4byte	0x783
 3305 0762 0C       		.uleb128 0xc
 3306 0763 2F030000 		.4byte	.LASF59
 3307 0767 01       		.byte	0x1
 3308 0768 8402     		.2byte	0x284
 3309 076a 72000000 		.4byte	0x72
 3310 076e BF030000 		.4byte	.LLST22
 3311 0772 0D       		.uleb128 0xd
 3312 0773 23060000 		.4byte	.LASF51
 3313 0777 01       		.byte	0x1
 3314 0778 8602     		.2byte	0x286
 3315 077a 72000000 		.4byte	0x72
 3316 077e E0030000 		.4byte	.LLST23
 3317 0782 00       		.byte	0
 3318 0783 18       		.uleb128 0x18
 3319 0784 6B040000 		.4byte	.LASF60
 3320 0788 01       		.byte	0x1
 3321 0789 B302     		.2byte	0x2b3
 3322 078b 93000000 		.4byte	0x93
 3323 078f 00000000 		.4byte	.LFB11
 3324 0793 48000000 		.4byte	.LFE11-.LFB11
 3325 0797 01       		.uleb128 0x1
 3326 0798 9C       		.byte	0x9c
 3327 0799 BE070000 		.4byte	0x7be
 3328 079d 0D       		.uleb128 0xd
 3329 079e A9060000 		.4byte	.LASF61
 3330 07a2 01       		.byte	0x1
 3331 07a3 B502     		.2byte	0x2b5
 3332 07a5 93000000 		.4byte	0x93
 3333 07a9 FE030000 		.4byte	.LLST24
 3334 07ad 0D       		.uleb128 0xd
 3335 07ae 93040000 		.4byte	.LASF49
 3336 07b2 01       		.byte	0x1
 3337 07b3 B602     		.2byte	0x2b6
 3338 07b5 72000000 		.4byte	0x72
 3339 07b9 11040000 		.4byte	.LLST25
 3340 07bd 00       		.byte	0
 3341 07be 18       		.uleb128 0x18
 3342 07bf 0B010000 		.4byte	.LASF62
 3343 07c3 01       		.byte	0x1
 3344 07c4 E902     		.2byte	0x2e9
 3345 07c6 9E000000 		.4byte	0x9e
 3346 07ca 00000000 		.4byte	.LFB12
 3347 07ce 50000000 		.4byte	.LFE12-.LFB12
 3348 07d2 01       		.uleb128 0x1
 3349 07d3 9C       		.byte	0x9c
 3350 07d4 F9070000 		.4byte	0x7f9
 3351 07d8 0D       		.uleb128 0xd
 3352 07d9 A9060000 		.4byte	.LASF61
 3353 07dd 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 98


 3354 07de EB02     		.2byte	0x2eb
 3355 07e0 7D000000 		.4byte	0x7d
 3356 07e4 2F040000 		.4byte	.LLST26
 3357 07e8 0D       		.uleb128 0xd
 3358 07e9 93040000 		.4byte	.LASF49
 3359 07ed 01       		.byte	0x1
 3360 07ee EC02     		.2byte	0x2ec
 3361 07f0 72000000 		.4byte	0x72
 3362 07f4 5D040000 		.4byte	.LLST27
 3363 07f8 00       		.byte	0
 3364 07f9 18       		.uleb128 0x18
 3365 07fa 4C030000 		.4byte	.LASF63
 3366 07fe 01       		.byte	0x1
 3367 07ff 2503     		.2byte	0x325
 3368 0801 A9000000 		.4byte	0xa9
 3369 0805 00000000 		.4byte	.LFB13
 3370 0809 6C000000 		.4byte	.LFE13-.LFB13
 3371 080d 01       		.uleb128 0x1
 3372 080e 9C       		.byte	0x9c
 3373 080f 34080000 		.4byte	0x834
 3374 0813 0D       		.uleb128 0xd
 3375 0814 A9060000 		.4byte	.LASF61
 3376 0818 01       		.byte	0x1
 3377 0819 2703     		.2byte	0x327
 3378 081b 88000000 		.4byte	0x88
 3379 081f 7B040000 		.4byte	.LLST28
 3380 0823 0D       		.uleb128 0xd
 3381 0824 93040000 		.4byte	.LASF49
 3382 0828 01       		.byte	0x1
 3383 0829 2803     		.2byte	0x328
 3384 082b 72000000 		.4byte	0x72
 3385 082f C6040000 		.4byte	.LLST29
 3386 0833 00       		.byte	0
 3387 0834 15       		.uleb128 0x15
 3388 0835 55050000 		.4byte	.LASF64
 3389 0839 01       		.byte	0x1
 3390 083a 8203     		.2byte	0x382
 3391 083c 00000000 		.4byte	.LFB14
 3392 0840 0C000000 		.4byte	.LFE14-.LFB14
 3393 0844 01       		.uleb128 0x1
 3394 0845 9C       		.byte	0x9c
 3395 0846 59080000 		.4byte	0x859
 3396 084a 1A       		.uleb128 0x1a
 3397 084b 01060000 		.4byte	.LASF65
 3398 084f 01       		.byte	0x1
 3399 0850 8203     		.2byte	0x382
 3400 0852 A9000000 		.4byte	0xa9
 3401 0856 01       		.uleb128 0x1
 3402 0857 50       		.byte	0x50
 3403 0858 00       		.byte	0
 3404 0859 15       		.uleb128 0x15
 3405 085a CC050000 		.4byte	.LASF66
 3406 085e 01       		.byte	0x1
 3407 085f A503     		.2byte	0x3a5
 3408 0861 00000000 		.4byte	.LFB15
 3409 0865 0C000000 		.4byte	.LFE15-.LFB15
 3410 0869 01       		.uleb128 0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 99


 3411 086a 9C       		.byte	0x9c
 3412 086b 7E080000 		.4byte	0x87e
 3413 086f 1A       		.uleb128 0x1a
 3414 0870 30000000 		.4byte	.LASF67
 3415 0874 01       		.byte	0x1
 3416 0875 A503     		.2byte	0x3a5
 3417 0877 A9000000 		.4byte	0xa9
 3418 087b 01       		.uleb128 0x1
 3419 087c 50       		.byte	0x50
 3420 087d 00       		.byte	0
 3421 087e 18       		.uleb128 0x18
 3422 087f 1E020000 		.4byte	.LASF68
 3423 0883 01       		.byte	0x1
 3424 0884 C003     		.2byte	0x3c0
 3425 0886 9E000000 		.4byte	0x9e
 3426 088a 00000000 		.4byte	.LFB16
 3427 088e 24000000 		.4byte	.LFE16-.LFB16
 3428 0892 01       		.uleb128 0x1
 3429 0893 9C       		.byte	0x9c
 3430 0894 B9080000 		.4byte	0x8b9
 3431 0898 0C       		.uleb128 0xc
 3432 0899 08060000 		.4byte	.LASF69
 3433 089d 01       		.byte	0x1
 3434 089e C003     		.2byte	0x3c0
 3435 08a0 A9000000 		.4byte	0xa9
 3436 08a4 EF040000 		.4byte	.LLST30
 3437 08a8 0D       		.uleb128 0xd
 3438 08a9 00040000 		.4byte	.LASF70
 3439 08ad 01       		.byte	0x1
 3440 08ae C303     		.2byte	0x3c3
 3441 08b0 9E000000 		.4byte	0x9e
 3442 08b4 0D050000 		.4byte	.LLST31
 3443 08b8 00       		.byte	0
 3444 08b9 17       		.uleb128 0x17
 3445 08ba 62030000 		.4byte	.LASF71
 3446 08be 01       		.byte	0x1
 3447 08bf FD03     		.2byte	0x3fd
 3448 08c1 B4000000 		.4byte	0xb4
 3449 08c5 00000000 		.4byte	.LFB17
 3450 08c9 28000000 		.4byte	.LFE17-.LFB17
 3451 08cd 01       		.uleb128 0x1
 3452 08ce 9C       		.byte	0x9c
 3453 08cf F2080000 		.4byte	0x8f2
 3454 08d3 0C       		.uleb128 0xc
 3455 08d4 08060000 		.4byte	.LASF69
 3456 08d8 01       		.byte	0x1
 3457 08d9 FD03     		.2byte	0x3fd
 3458 08db A9000000 		.4byte	0xa9
 3459 08df 20050000 		.4byte	.LLST32
 3460 08e3 16       		.uleb128 0x16
 3461 08e4 6E020000 		.4byte	.LASF72
 3462 08e8 01       		.byte	0x1
 3463 08e9 0004     		.2byte	0x400
 3464 08eb B4000000 		.4byte	0xb4
 3465 08ef 01       		.uleb128 0x1
 3466 08f0 50       		.byte	0x50
 3467 08f1 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 100


 3468 08f2 18       		.uleb128 0x18
 3469 08f3 E7050000 		.4byte	.LASF73
 3470 08f7 01       		.byte	0x1
 3471 08f8 3F04     		.2byte	0x43f
 3472 08fa A9000000 		.4byte	0xa9
 3473 08fe 00000000 		.4byte	.LFB18
 3474 0902 74000000 		.4byte	.LFE18-.LFB18
 3475 0906 01       		.uleb128 0x1
 3476 0907 9C       		.byte	0x9c
 3477 0908 5D090000 		.4byte	0x95d
 3478 090c 0C       		.uleb128 0xc
 3479 090d 08060000 		.4byte	.LASF69
 3480 0911 01       		.byte	0x1
 3481 0912 3F04     		.2byte	0x43f
 3482 0914 A9000000 		.4byte	0xa9
 3483 0918 4E050000 		.4byte	.LLST33
 3484 091c 0D       		.uleb128 0xd
 3485 091d 59010000 		.4byte	.LASF74
 3486 0921 01       		.byte	0x1
 3487 0922 4204     		.2byte	0x442
 3488 0924 A9000000 		.4byte	0xa9
 3489 0928 6F050000 		.4byte	.LLST34
 3490 092c 0D       		.uleb128 0xd
 3491 092d 74050000 		.4byte	.LASF75
 3492 0931 01       		.byte	0x1
 3493 0932 4304     		.2byte	0x443
 3494 0934 A9000000 		.4byte	0xa9
 3495 0938 92050000 		.4byte	.LLST35
 3496 093c 0D       		.uleb128 0xd
 3497 093d ED010000 		.4byte	.LASF76
 3498 0941 01       		.byte	0x1
 3499 0942 4404     		.2byte	0x444
 3500 0944 A9000000 		.4byte	0xa9
 3501 0948 B5050000 		.4byte	.LLST36
 3502 094c 0D       		.uleb128 0xd
 3503 094d 69050000 		.4byte	.LASF30
 3504 0951 01       		.byte	0x1
 3505 0952 4504     		.2byte	0x445
 3506 0954 72000000 		.4byte	0x72
 3507 0958 D4050000 		.4byte	.LLST37
 3508 095c 00       		.byte	0
 3509 095d 15       		.uleb128 0x15
 3510 095e 3B060000 		.4byte	.LASF77
 3511 0962 01       		.byte	0x1
 3512 0963 1006     		.2byte	0x610
 3513 0965 00000000 		.4byte	.LFB20
 3514 0969 64000000 		.4byte	.LFE20-.LFB20
 3515 096d 01       		.uleb128 0x1
 3516 096e 9C       		.byte	0x9c
 3517 096f D2090000 		.4byte	0x9d2
 3518 0973 0C       		.uleb128 0xc
 3519 0974 A5050000 		.4byte	.LASF31
 3520 0978 01       		.byte	0x1
 3521 0979 1006     		.2byte	0x610
 3522 097b 72000000 		.4byte	0x72
 3523 097f FD050000 		.4byte	.LLST38
 3524 0983 0C       		.uleb128 0xc
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 101


 3525 0984 37030000 		.4byte	.LASF78
 3526 0988 01       		.byte	0x1
 3527 0989 1006     		.2byte	0x610
 3528 098b 72000000 		.4byte	0x72
 3529 098f 37060000 		.4byte	.LLST39
 3530 0993 10       		.uleb128 0x10
 3531 0994 22000000 		.4byte	.LVL177
 3532 0998 D1050000 		.4byte	0x5d1
 3533 099c 11       		.uleb128 0x11
 3534 099d 28000000 		.4byte	.LVL178
 3535 09a1 5F020000 		.4byte	0x25f
 3536 09a5 B0090000 		.4byte	0x9b0
 3537 09a9 0F       		.uleb128 0xf
 3538 09aa 01       		.uleb128 0x1
 3539 09ab 50       		.byte	0x50
 3540 09ac 02       		.uleb128 0x2
 3541 09ad 74       		.byte	0x74
 3542 09ae 00       		.sleb128 0
 3543 09af 00       		.byte	0
 3544 09b0 10       		.uleb128 0x10
 3545 09b1 46000000 		.4byte	.LVL179
 3546 09b5 A8050000 		.4byte	0x5a8
 3547 09b9 10       		.uleb128 0x10
 3548 09ba 4A000000 		.4byte	.LVL180
 3549 09be 24070000 		.4byte	0x724
 3550 09c2 0E       		.uleb128 0xe
 3551 09c3 52000000 		.4byte	.LVL183
 3552 09c7 7A0B0000 		.4byte	0xb7a
 3553 09cb 0F       		.uleb128 0xf
 3554 09cc 01       		.uleb128 0x1
 3555 09cd 50       		.byte	0x50
 3556 09ce 01       		.uleb128 0x1
 3557 09cf 30       		.byte	0x30
 3558 09d0 00       		.byte	0
 3559 09d1 00       		.byte	0
 3560 09d2 18       		.uleb128 0x18
 3561 09d3 38040000 		.4byte	.LASF79
 3562 09d7 01       		.byte	0x1
 3563 09d8 E206     		.2byte	0x6e2
 3564 09da 93000000 		.4byte	0x93
 3565 09de 00000000 		.4byte	.LFB23
 3566 09e2 28000000 		.4byte	.LFE23-.LFB23
 3567 09e6 01       		.uleb128 0x1
 3568 09e7 9C       		.byte	0x9c
 3569 09e8 2B0A0000 		.4byte	0xa2b
 3570 09ec 0D       		.uleb128 0xd
 3571 09ed A9060000 		.4byte	.LASF61
 3572 09f1 01       		.byte	0x1
 3573 09f2 E406     		.2byte	0x6e4
 3574 09f4 93000000 		.4byte	0x93
 3575 09f8 71060000 		.4byte	.LLST40
 3576 09fc 10       		.uleb128 0x10
 3577 09fd 10000000 		.4byte	.LVL184
 3578 0a01 24070000 		.4byte	0x724
 3579 0a05 11       		.uleb128 0x11
 3580 0a06 16000000 		.4byte	.LVL185
 3581 0a0a 48070000 		.4byte	0x748
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 102


 3582 0a0e 180A0000 		.4byte	0xa18
 3583 0a12 0F       		.uleb128 0xf
 3584 0a13 01       		.uleb128 0x1
 3585 0a14 50       		.byte	0x50
 3586 0a15 01       		.uleb128 0x1
 3587 0a16 30       		.byte	0x30
 3588 0a17 00       		.byte	0
 3589 0a18 10       		.uleb128 0x10
 3590 0a19 1A000000 		.4byte	.LVL186
 3591 0a1d 83070000 		.4byte	0x783
 3592 0a21 10       		.uleb128 0x10
 3593 0a22 20000000 		.4byte	.LVL188
 3594 0a26 36070000 		.4byte	0x736
 3595 0a2a 00       		.byte	0
 3596 0a2b 18       		.uleb128 0x18
 3597 0a2c 1F000000 		.4byte	.LASF80
 3598 0a30 01       		.byte	0x1
 3599 0a31 0307     		.2byte	0x703
 3600 0a33 9E000000 		.4byte	0x9e
 3601 0a37 00000000 		.4byte	.LFB24
 3602 0a3b 28000000 		.4byte	.LFE24-.LFB24
 3603 0a3f 01       		.uleb128 0x1
 3604 0a40 9C       		.byte	0x9c
 3605 0a41 840A0000 		.4byte	0xa84
 3606 0a45 0D       		.uleb128 0xd
 3607 0a46 A9060000 		.4byte	.LASF61
 3608 0a4a 01       		.byte	0x1
 3609 0a4b 0507     		.2byte	0x705
 3610 0a4d 9E000000 		.4byte	0x9e
 3611 0a51 9A060000 		.4byte	.LLST41
 3612 0a55 10       		.uleb128 0x10
 3613 0a56 10000000 		.4byte	.LVL190
 3614 0a5a 24070000 		.4byte	0x724
 3615 0a5e 11       		.uleb128 0x11
 3616 0a5f 16000000 		.4byte	.LVL191
 3617 0a63 48070000 		.4byte	0x748
 3618 0a67 710A0000 		.4byte	0xa71
 3619 0a6b 0F       		.uleb128 0xf
 3620 0a6c 01       		.uleb128 0x1
 3621 0a6d 50       		.byte	0x50
 3622 0a6e 01       		.uleb128 0x1
 3623 0a6f 30       		.byte	0x30
 3624 0a70 00       		.byte	0
 3625 0a71 10       		.uleb128 0x10
 3626 0a72 1A000000 		.4byte	.LVL192
 3627 0a76 BE070000 		.4byte	0x7be
 3628 0a7a 10       		.uleb128 0x10
 3629 0a7b 20000000 		.4byte	.LVL194
 3630 0a7f 36070000 		.4byte	0x736
 3631 0a83 00       		.byte	0
 3632 0a84 18       		.uleb128 0x18
 3633 0a85 A2020000 		.4byte	.LASF81
 3634 0a89 01       		.byte	0x1
 3635 0a8a 2407     		.2byte	0x724
 3636 0a8c A9000000 		.4byte	0xa9
 3637 0a90 00000000 		.4byte	.LFB25
 3638 0a94 28000000 		.4byte	.LFE25-.LFB25
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 103


 3639 0a98 01       		.uleb128 0x1
 3640 0a99 9C       		.byte	0x9c
 3641 0a9a DD0A0000 		.4byte	0xadd
 3642 0a9e 0D       		.uleb128 0xd
 3643 0a9f A9060000 		.4byte	.LASF61
 3644 0aa3 01       		.byte	0x1
 3645 0aa4 2607     		.2byte	0x726
 3646 0aa6 A9000000 		.4byte	0xa9
 3647 0aaa C3060000 		.4byte	.LLST42
 3648 0aae 10       		.uleb128 0x10
 3649 0aaf 10000000 		.4byte	.LVL196
 3650 0ab3 24070000 		.4byte	0x724
 3651 0ab7 11       		.uleb128 0x11
 3652 0ab8 16000000 		.4byte	.LVL197
 3653 0abc 48070000 		.4byte	0x748
 3654 0ac0 CA0A0000 		.4byte	0xaca
 3655 0ac4 0F       		.uleb128 0xf
 3656 0ac5 01       		.uleb128 0x1
 3657 0ac6 50       		.byte	0x50
 3658 0ac7 01       		.uleb128 0x1
 3659 0ac8 30       		.byte	0x30
 3660 0ac9 00       		.byte	0
 3661 0aca 10       		.uleb128 0x10
 3662 0acb 1A000000 		.4byte	.LVL198
 3663 0acf F9070000 		.4byte	0x7f9
 3664 0ad3 10       		.uleb128 0x10
 3665 0ad4 20000000 		.4byte	.LVL200
 3666 0ad8 36070000 		.4byte	0x736
 3667 0adc 00       		.byte	0
 3668 0add 1B       		.uleb128 0x1b
 3669 0ade 3B010000 		.4byte	0x13b
 3670 0ae2 ED0A0000 		.4byte	0xaed
 3671 0ae6 1C       		.uleb128 0x1c
 3672 0ae7 13010000 		.4byte	0x113
 3673 0aeb 03       		.byte	0x3
 3674 0aec 00       		.byte	0
 3675 0aed 1D       		.uleb128 0x1d
 3676 0aee 7B060000 		.4byte	.LASF82
 3677 0af2 01       		.byte	0x1
 3678 0af3 3D       		.byte	0x3d
 3679 0af4 DD0A0000 		.4byte	0xadd
 3680 0af8 05       		.uleb128 0x5
 3681 0af9 03       		.byte	0x3
 3682 0afa 00000000 		.4byte	BRAKE_ADC_gcor
 3683 0afe 1E       		.uleb128 0x1e
 3684 0aff 59040000 		.4byte	.LASF83
 3685 0b03 01       		.byte	0x1
 3686 0b04 2C       		.byte	0x2c
 3687 0b05 72000000 		.4byte	0x72
 3688 0b09 05       		.uleb128 0x5
 3689 0b0a 03       		.byte	0x3
 3690 0b0b 00000000 		.4byte	BRAKE_ADC_initVar
 3691 0b0f 1E       		.uleb128 0x1e
 3692 0b10 D3030000 		.4byte	.LASF84
 3693 0b14 01       		.byte	0x1
 3694 0b15 24       		.byte	0x24
 3695 0b16 D9000000 		.4byte	0xd9
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 104


 3696 0b1a 05       		.uleb128 0x5
 3697 0b1b 03       		.byte	0x3
 3698 0b1c 00000000 		.4byte	BRAKE_ADC_convDone
 3699 0b20 1E       		.uleb128 0x1e
 3700 0b21 02050000 		.4byte	.LASF85
 3701 0b25 01       		.byte	0x1
 3702 0b26 29       		.byte	0x29
 3703 0b27 D9000000 		.4byte	0xd9
 3704 0b2b 05       		.uleb128 0x5
 3705 0b2c 03       		.byte	0x3
 3706 0b2d 00000000 		.4byte	BRAKE_ADC_stopConversion
 3707 0b31 1E       		.uleb128 0x1e
 3708 0b32 89020000 		.4byte	.LASF86
 3709 0b36 01       		.byte	0x1
 3710 0b37 2F       		.byte	0x2f
 3711 0b38 D9000000 		.4byte	0xd9
 3712 0b3c 05       		.uleb128 0x5
 3713 0b3d 03       		.byte	0x3
 3714 0b3e 00000000 		.4byte	BRAKE_ADC_started
 3715 0b42 1E       		.uleb128 0x1e
 3716 0b43 6A060000 		.4byte	.LASF87
 3717 0b47 01       		.byte	0x1
 3718 0b48 32       		.byte	0x32
 3719 0b49 D9000000 		.4byte	0xd9
 3720 0b4d 05       		.uleb128 0x5
 3721 0b4e 03       		.byte	0x3
 3722 0b4f 00000000 		.4byte	BRAKE_ADC_Config
 3723 0b53 1E       		.uleb128 0x1e
 3724 0b54 2A060000 		.4byte	.LASF88
 3725 0b58 01       		.byte	0x1
 3726 0b59 34       		.byte	0x34
 3727 0b5a 640B0000 		.4byte	0xb64
 3728 0b5e 05       		.uleb128 0x5
 3729 0b5f 03       		.byte	0x3
 3730 0b60 00000000 		.4byte	BRAKE_ADC_Offset
 3731 0b64 06       		.uleb128 0x6
 3732 0b65 A9000000 		.4byte	0xa9
 3733 0b69 1E       		.uleb128 0x1e
 3734 0b6a 8A060000 		.4byte	.LASF89
 3735 0b6e 01       		.byte	0x1
 3736 0b6f 35       		.byte	0x35
 3737 0b70 640B0000 		.4byte	0xb64
 3738 0b74 05       		.uleb128 0x5
 3739 0b75 03       		.byte	0x3
 3740 0b76 00000000 		.4byte	BRAKE_ADC_CountsPerVolt
 3741 0b7a 1F       		.uleb128 0x1f
 3742 0b7b ED040000 		.4byte	.LASF90
 3743 0b7f 04       		.byte	0x4
 3744 0b80 80       		.byte	0x80
 3745 0b81 8B0B0000 		.4byte	0xb8b
 3746 0b85 20       		.uleb128 0x20
 3747 0b86 72000000 		.4byte	0x72
 3748 0b8a 00       		.byte	0
 3749 0b8b 21       		.uleb128 0x21
 3750 0b8c A4030000 		.4byte	.LASF101
 3751 0b90 04       		.byte	0x4
 3752 0b91 7E       		.byte	0x7e
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 105


 3753 0b92 72000000 		.4byte	0x72
 3754 0b96 1F       		.uleb128 0x1f
 3755 0b97 38020000 		.4byte	.LASF91
 3756 0b9b 04       		.byte	0x4
 3757 0b9c 78       		.byte	0x78
 3758 0b9d A70B0000 		.4byte	0xba7
 3759 0ba1 20       		.uleb128 0x20
 3760 0ba2 7D000000 		.4byte	0x7d
 3761 0ba6 00       		.byte	0
 3762 0ba7 1F       		.uleb128 0x1f
 3763 0ba8 38000000 		.4byte	.LASF92
 3764 0bac 04       		.byte	0x4
 3765 0bad 7F       		.byte	0x7f
 3766 0bae B80B0000 		.4byte	0xbb8
 3767 0bb2 20       		.uleb128 0x20
 3768 0bb3 72000000 		.4byte	0x72
 3769 0bb7 00       		.byte	0
 3770 0bb8 1F       		.uleb128 0x1f
 3771 0bb9 22040000 		.4byte	.LASF93
 3772 0bbd 05       		.byte	0x5
 3773 0bbe 50       		.byte	0x50
 3774 0bbf C90B0000 		.4byte	0xbc9
 3775 0bc3 20       		.uleb128 0x20
 3776 0bc4 72000000 		.4byte	0x72
 3777 0bc8 00       		.byte	0
 3778 0bc9 1F       		.uleb128 0x1f
 3779 0bca 2D050000 		.4byte	.LASF94
 3780 0bce 06       		.byte	0x6
 3781 0bcf 2F       		.byte	0x2f
 3782 0bd0 DF0B0000 		.4byte	0xbdf
 3783 0bd4 20       		.uleb128 0x20
 3784 0bd5 7D000000 		.4byte	0x7d
 3785 0bd9 20       		.uleb128 0x20
 3786 0bda 72000000 		.4byte	0x72
 3787 0bde 00       		.byte	0
 3788 0bdf 1F       		.uleb128 0x1f
 3789 0be0 C8010000 		.4byte	.LASF95
 3790 0be4 07       		.byte	0x7
 3791 0be5 2F       		.byte	0x2f
 3792 0be6 F50B0000 		.4byte	0xbf5
 3793 0bea 20       		.uleb128 0x20
 3794 0beb 7D000000 		.4byte	0x7d
 3795 0bef 20       		.uleb128 0x20
 3796 0bf0 72000000 		.4byte	0x72
 3797 0bf4 00       		.byte	0
 3798 0bf5 22       		.uleb128 0x22
 3799 0bf6 B3020000 		.4byte	.LASF102
 3800 0bfa 04       		.byte	0x4
 3801 0bfb 89       		.byte	0x89
 3802 0bfc 00010000 		.4byte	0x100
 3803 0c00 0F0C0000 		.4byte	0xc0f
 3804 0c04 20       		.uleb128 0x20
 3805 0c05 72000000 		.4byte	0x72
 3806 0c09 20       		.uleb128 0x20
 3807 0c0a 00010000 		.4byte	0x100
 3808 0c0e 00       		.byte	0
 3809 0c0f 1F       		.uleb128 0x1f
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 106


 3810 0c10 42020000 		.4byte	.LASF96
 3811 0c14 06       		.byte	0x6
 3812 0c15 32       		.byte	0x32
 3813 0c16 200C0000 		.4byte	0xc20
 3814 0c1a 20       		.uleb128 0x20
 3815 0c1b 72000000 		.4byte	0x72
 3816 0c1f 00       		.byte	0
 3817 0c20 1F       		.uleb128 0x1f
 3818 0c21 D5000000 		.4byte	.LASF97
 3819 0c25 07       		.byte	0x7
 3820 0c26 32       		.byte	0x32
 3821 0c27 310C0000 		.4byte	0xc31
 3822 0c2b 20       		.uleb128 0x20
 3823 0c2c 72000000 		.4byte	0x72
 3824 0c30 00       		.byte	0
 3825 0c31 23       		.uleb128 0x23
 3826 0c32 9D040000 		.4byte	.LASF103
 3827 0c36 04       		.byte	0x4
 3828 0c37 8C       		.byte	0x8c
 3829 0c38 20       		.uleb128 0x20
 3830 0c39 72000000 		.4byte	0x72
 3831 0c3d 20       		.uleb128 0x20
 3832 0c3e 72000000 		.4byte	0x72
 3833 0c42 00       		.byte	0
 3834 0c43 00       		.byte	0
 3835              		.section	.debug_abbrev,"",%progbits
 3836              	.Ldebug_abbrev0:
 3837 0000 01       		.uleb128 0x1
 3838 0001 11       		.uleb128 0x11
 3839 0002 01       		.byte	0x1
 3840 0003 25       		.uleb128 0x25
 3841 0004 0E       		.uleb128 0xe
 3842 0005 13       		.uleb128 0x13
 3843 0006 0B       		.uleb128 0xb
 3844 0007 03       		.uleb128 0x3
 3845 0008 0E       		.uleb128 0xe
 3846 0009 1B       		.uleb128 0x1b
 3847 000a 0E       		.uleb128 0xe
 3848 000b 55       		.uleb128 0x55
 3849 000c 17       		.uleb128 0x17
 3850 000d 11       		.uleb128 0x11
 3851 000e 01       		.uleb128 0x1
 3852 000f 10       		.uleb128 0x10
 3853 0010 17       		.uleb128 0x17
 3854 0011 00       		.byte	0
 3855 0012 00       		.byte	0
 3856 0013 02       		.uleb128 0x2
 3857 0014 24       		.uleb128 0x24
 3858 0015 00       		.byte	0
 3859 0016 0B       		.uleb128 0xb
 3860 0017 0B       		.uleb128 0xb
 3861 0018 3E       		.uleb128 0x3e
 3862 0019 0B       		.uleb128 0xb
 3863 001a 03       		.uleb128 0x3
 3864 001b 0E       		.uleb128 0xe
 3865 001c 00       		.byte	0
 3866 001d 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 107


 3867 001e 03       		.uleb128 0x3
 3868 001f 24       		.uleb128 0x24
 3869 0020 00       		.byte	0
 3870 0021 0B       		.uleb128 0xb
 3871 0022 0B       		.uleb128 0xb
 3872 0023 3E       		.uleb128 0x3e
 3873 0024 0B       		.uleb128 0xb
 3874 0025 03       		.uleb128 0x3
 3875 0026 08       		.uleb128 0x8
 3876 0027 00       		.byte	0
 3877 0028 00       		.byte	0
 3878 0029 04       		.uleb128 0x4
 3879 002a 16       		.uleb128 0x16
 3880 002b 00       		.byte	0
 3881 002c 03       		.uleb128 0x3
 3882 002d 0E       		.uleb128 0xe
 3883 002e 3A       		.uleb128 0x3a
 3884 002f 0B       		.uleb128 0xb
 3885 0030 3B       		.uleb128 0x3b
 3886 0031 0B       		.uleb128 0xb
 3887 0032 49       		.uleb128 0x49
 3888 0033 13       		.uleb128 0x13
 3889 0034 00       		.byte	0
 3890 0035 00       		.byte	0
 3891 0036 05       		.uleb128 0x5
 3892 0037 16       		.uleb128 0x16
 3893 0038 00       		.byte	0
 3894 0039 03       		.uleb128 0x3
 3895 003a 0E       		.uleb128 0xe
 3896 003b 3A       		.uleb128 0x3a
 3897 003c 0B       		.uleb128 0xb
 3898 003d 3B       		.uleb128 0x3b
 3899 003e 05       		.uleb128 0x5
 3900 003f 49       		.uleb128 0x49
 3901 0040 13       		.uleb128 0x13
 3902 0041 00       		.byte	0
 3903 0042 00       		.byte	0
 3904 0043 06       		.uleb128 0x6
 3905 0044 35       		.uleb128 0x35
 3906 0045 00       		.byte	0
 3907 0046 49       		.uleb128 0x49
 3908 0047 13       		.uleb128 0x13
 3909 0048 00       		.byte	0
 3910 0049 00       		.byte	0
 3911 004a 07       		.uleb128 0x7
 3912 004b 0F       		.uleb128 0xf
 3913 004c 00       		.byte	0
 3914 004d 0B       		.uleb128 0xb
 3915 004e 0B       		.uleb128 0xb
 3916 004f 49       		.uleb128 0x49
 3917 0050 13       		.uleb128 0x13
 3918 0051 00       		.byte	0
 3919 0052 00       		.byte	0
 3920 0053 08       		.uleb128 0x8
 3921 0054 15       		.uleb128 0x15
 3922 0055 00       		.byte	0
 3923 0056 27       		.uleb128 0x27
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 108


 3924 0057 19       		.uleb128 0x19
 3925 0058 00       		.byte	0
 3926 0059 00       		.byte	0
 3927 005a 09       		.uleb128 0x9
 3928 005b 13       		.uleb128 0x13
 3929 005c 01       		.byte	0x1
 3930 005d 0B       		.uleb128 0xb
 3931 005e 0B       		.uleb128 0xb
 3932 005f 3A       		.uleb128 0x3a
 3933 0060 0B       		.uleb128 0xb
 3934 0061 3B       		.uleb128 0x3b
 3935 0062 0B       		.uleb128 0xb
 3936 0063 01       		.uleb128 0x1
 3937 0064 13       		.uleb128 0x13
 3938 0065 00       		.byte	0
 3939 0066 00       		.byte	0
 3940 0067 0A       		.uleb128 0xa
 3941 0068 0D       		.uleb128 0xd
 3942 0069 00       		.byte	0
 3943 006a 03       		.uleb128 0x3
 3944 006b 0E       		.uleb128 0xe
 3945 006c 3A       		.uleb128 0x3a
 3946 006d 0B       		.uleb128 0xb
 3947 006e 3B       		.uleb128 0x3b
 3948 006f 0B       		.uleb128 0xb
 3949 0070 49       		.uleb128 0x49
 3950 0071 13       		.uleb128 0x13
 3951 0072 38       		.uleb128 0x38
 3952 0073 0B       		.uleb128 0xb
 3953 0074 00       		.byte	0
 3954 0075 00       		.byte	0
 3955 0076 0B       		.uleb128 0xb
 3956 0077 2E       		.uleb128 0x2e
 3957 0078 01       		.byte	0x1
 3958 0079 03       		.uleb128 0x3
 3959 007a 0E       		.uleb128 0xe
 3960 007b 3A       		.uleb128 0x3a
 3961 007c 0B       		.uleb128 0xb
 3962 007d 3B       		.uleb128 0x3b
 3963 007e 05       		.uleb128 0x5
 3964 007f 27       		.uleb128 0x27
 3965 0080 19       		.uleb128 0x19
 3966 0081 11       		.uleb128 0x11
 3967 0082 01       		.uleb128 0x1
 3968 0083 12       		.uleb128 0x12
 3969 0084 06       		.uleb128 0x6
 3970 0085 40       		.uleb128 0x40
 3971 0086 18       		.uleb128 0x18
 3972 0087 9742     		.uleb128 0x2117
 3973 0089 19       		.uleb128 0x19
 3974 008a 01       		.uleb128 0x1
 3975 008b 13       		.uleb128 0x13
 3976 008c 00       		.byte	0
 3977 008d 00       		.byte	0
 3978 008e 0C       		.uleb128 0xc
 3979 008f 05       		.uleb128 0x5
 3980 0090 00       		.byte	0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 109


 3981 0091 03       		.uleb128 0x3
 3982 0092 0E       		.uleb128 0xe
 3983 0093 3A       		.uleb128 0x3a
 3984 0094 0B       		.uleb128 0xb
 3985 0095 3B       		.uleb128 0x3b
 3986 0096 05       		.uleb128 0x5
 3987 0097 49       		.uleb128 0x49
 3988 0098 13       		.uleb128 0x13
 3989 0099 02       		.uleb128 0x2
 3990 009a 17       		.uleb128 0x17
 3991 009b 00       		.byte	0
 3992 009c 00       		.byte	0
 3993 009d 0D       		.uleb128 0xd
 3994 009e 34       		.uleb128 0x34
 3995 009f 00       		.byte	0
 3996 00a0 03       		.uleb128 0x3
 3997 00a1 0E       		.uleb128 0xe
 3998 00a2 3A       		.uleb128 0x3a
 3999 00a3 0B       		.uleb128 0xb
 4000 00a4 3B       		.uleb128 0x3b
 4001 00a5 05       		.uleb128 0x5
 4002 00a6 49       		.uleb128 0x49
 4003 00a7 13       		.uleb128 0x13
 4004 00a8 02       		.uleb128 0x2
 4005 00a9 17       		.uleb128 0x17
 4006 00aa 00       		.byte	0
 4007 00ab 00       		.byte	0
 4008 00ac 0E       		.uleb128 0xe
 4009 00ad 898201   		.uleb128 0x4109
 4010 00b0 01       		.byte	0x1
 4011 00b1 11       		.uleb128 0x11
 4012 00b2 01       		.uleb128 0x1
 4013 00b3 31       		.uleb128 0x31
 4014 00b4 13       		.uleb128 0x13
 4015 00b5 00       		.byte	0
 4016 00b6 00       		.byte	0
 4017 00b7 0F       		.uleb128 0xf
 4018 00b8 8A8201   		.uleb128 0x410a
 4019 00bb 00       		.byte	0
 4020 00bc 02       		.uleb128 0x2
 4021 00bd 18       		.uleb128 0x18
 4022 00be 9142     		.uleb128 0x2111
 4023 00c0 18       		.uleb128 0x18
 4024 00c1 00       		.byte	0
 4025 00c2 00       		.byte	0
 4026 00c3 10       		.uleb128 0x10
 4027 00c4 898201   		.uleb128 0x4109
 4028 00c7 00       		.byte	0
 4029 00c8 11       		.uleb128 0x11
 4030 00c9 01       		.uleb128 0x1
 4031 00ca 31       		.uleb128 0x31
 4032 00cb 13       		.uleb128 0x13
 4033 00cc 00       		.byte	0
 4034 00cd 00       		.byte	0
 4035 00ce 11       		.uleb128 0x11
 4036 00cf 898201   		.uleb128 0x4109
 4037 00d2 01       		.byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 110


 4038 00d3 11       		.uleb128 0x11
 4039 00d4 01       		.uleb128 0x1
 4040 00d5 31       		.uleb128 0x31
 4041 00d6 13       		.uleb128 0x13
 4042 00d7 01       		.uleb128 0x1
 4043 00d8 13       		.uleb128 0x13
 4044 00d9 00       		.byte	0
 4045 00da 00       		.byte	0
 4046 00db 12       		.uleb128 0x12
 4047 00dc 2E       		.uleb128 0x2e
 4048 00dd 01       		.byte	0x1
 4049 00de 3F       		.uleb128 0x3f
 4050 00df 19       		.uleb128 0x19
 4051 00e0 03       		.uleb128 0x3
 4052 00e1 0E       		.uleb128 0xe
 4053 00e2 3A       		.uleb128 0x3a
 4054 00e3 0B       		.uleb128 0xb
 4055 00e4 3B       		.uleb128 0x3b
 4056 00e5 0B       		.uleb128 0xb
 4057 00e6 27       		.uleb128 0x27
 4058 00e7 19       		.uleb128 0x19
 4059 00e8 11       		.uleb128 0x11
 4060 00e9 01       		.uleb128 0x1
 4061 00ea 12       		.uleb128 0x12
 4062 00eb 06       		.uleb128 0x6
 4063 00ec 40       		.uleb128 0x40
 4064 00ed 18       		.uleb128 0x18
 4065 00ee 9742     		.uleb128 0x2117
 4066 00f0 19       		.uleb128 0x19
 4067 00f1 01       		.uleb128 0x1
 4068 00f2 13       		.uleb128 0x13
 4069 00f3 00       		.byte	0
 4070 00f4 00       		.byte	0
 4071 00f5 13       		.uleb128 0x13
 4072 00f6 34       		.uleb128 0x34
 4073 00f7 00       		.byte	0
 4074 00f8 03       		.uleb128 0x3
 4075 00f9 0E       		.uleb128 0xe
 4076 00fa 3A       		.uleb128 0x3a
 4077 00fb 0B       		.uleb128 0xb
 4078 00fc 3B       		.uleb128 0x3b
 4079 00fd 0B       		.uleb128 0xb
 4080 00fe 49       		.uleb128 0x49
 4081 00ff 13       		.uleb128 0x13
 4082 0100 00       		.byte	0
 4083 0101 00       		.byte	0
 4084 0102 14       		.uleb128 0x14
 4085 0103 34       		.uleb128 0x34
 4086 0104 00       		.byte	0
 4087 0105 03       		.uleb128 0x3
 4088 0106 0E       		.uleb128 0xe
 4089 0107 3A       		.uleb128 0x3a
 4090 0108 0B       		.uleb128 0xb
 4091 0109 3B       		.uleb128 0x3b
 4092 010a 0B       		.uleb128 0xb
 4093 010b 49       		.uleb128 0x49
 4094 010c 13       		.uleb128 0x13
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 111


 4095 010d 02       		.uleb128 0x2
 4096 010e 17       		.uleb128 0x17
 4097 010f 00       		.byte	0
 4098 0110 00       		.byte	0
 4099 0111 15       		.uleb128 0x15
 4100 0112 2E       		.uleb128 0x2e
 4101 0113 01       		.byte	0x1
 4102 0114 3F       		.uleb128 0x3f
 4103 0115 19       		.uleb128 0x19
 4104 0116 03       		.uleb128 0x3
 4105 0117 0E       		.uleb128 0xe
 4106 0118 3A       		.uleb128 0x3a
 4107 0119 0B       		.uleb128 0xb
 4108 011a 3B       		.uleb128 0x3b
 4109 011b 05       		.uleb128 0x5
 4110 011c 27       		.uleb128 0x27
 4111 011d 19       		.uleb128 0x19
 4112 011e 11       		.uleb128 0x11
 4113 011f 01       		.uleb128 0x1
 4114 0120 12       		.uleb128 0x12
 4115 0121 06       		.uleb128 0x6
 4116 0122 40       		.uleb128 0x40
 4117 0123 18       		.uleb128 0x18
 4118 0124 9742     		.uleb128 0x2117
 4119 0126 19       		.uleb128 0x19
 4120 0127 01       		.uleb128 0x1
 4121 0128 13       		.uleb128 0x13
 4122 0129 00       		.byte	0
 4123 012a 00       		.byte	0
 4124 012b 16       		.uleb128 0x16
 4125 012c 34       		.uleb128 0x34
 4126 012d 00       		.byte	0
 4127 012e 03       		.uleb128 0x3
 4128 012f 0E       		.uleb128 0xe
 4129 0130 3A       		.uleb128 0x3a
 4130 0131 0B       		.uleb128 0xb
 4131 0132 3B       		.uleb128 0x3b
 4132 0133 05       		.uleb128 0x5
 4133 0134 49       		.uleb128 0x49
 4134 0135 13       		.uleb128 0x13
 4135 0136 02       		.uleb128 0x2
 4136 0137 18       		.uleb128 0x18
 4137 0138 00       		.byte	0
 4138 0139 00       		.byte	0
 4139 013a 17       		.uleb128 0x17
 4140 013b 2E       		.uleb128 0x2e
 4141 013c 01       		.byte	0x1
 4142 013d 3F       		.uleb128 0x3f
 4143 013e 19       		.uleb128 0x19
 4144 013f 03       		.uleb128 0x3
 4145 0140 0E       		.uleb128 0xe
 4146 0141 3A       		.uleb128 0x3a
 4147 0142 0B       		.uleb128 0xb
 4148 0143 3B       		.uleb128 0x3b
 4149 0144 05       		.uleb128 0x5
 4150 0145 27       		.uleb128 0x27
 4151 0146 19       		.uleb128 0x19
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 112


 4152 0147 49       		.uleb128 0x49
 4153 0148 13       		.uleb128 0x13
 4154 0149 11       		.uleb128 0x11
 4155 014a 01       		.uleb128 0x1
 4156 014b 12       		.uleb128 0x12
 4157 014c 06       		.uleb128 0x6
 4158 014d 40       		.uleb128 0x40
 4159 014e 18       		.uleb128 0x18
 4160 014f 9642     		.uleb128 0x2116
 4161 0151 19       		.uleb128 0x19
 4162 0152 01       		.uleb128 0x1
 4163 0153 13       		.uleb128 0x13
 4164 0154 00       		.byte	0
 4165 0155 00       		.byte	0
 4166 0156 18       		.uleb128 0x18
 4167 0157 2E       		.uleb128 0x2e
 4168 0158 01       		.byte	0x1
 4169 0159 3F       		.uleb128 0x3f
 4170 015a 19       		.uleb128 0x19
 4171 015b 03       		.uleb128 0x3
 4172 015c 0E       		.uleb128 0xe
 4173 015d 3A       		.uleb128 0x3a
 4174 015e 0B       		.uleb128 0xb
 4175 015f 3B       		.uleb128 0x3b
 4176 0160 05       		.uleb128 0x5
 4177 0161 27       		.uleb128 0x27
 4178 0162 19       		.uleb128 0x19
 4179 0163 49       		.uleb128 0x49
 4180 0164 13       		.uleb128 0x13
 4181 0165 11       		.uleb128 0x11
 4182 0166 01       		.uleb128 0x1
 4183 0167 12       		.uleb128 0x12
 4184 0168 06       		.uleb128 0x6
 4185 0169 40       		.uleb128 0x40
 4186 016a 18       		.uleb128 0x18
 4187 016b 9742     		.uleb128 0x2117
 4188 016d 19       		.uleb128 0x19
 4189 016e 01       		.uleb128 0x1
 4190 016f 13       		.uleb128 0x13
 4191 0170 00       		.byte	0
 4192 0171 00       		.byte	0
 4193 0172 19       		.uleb128 0x19
 4194 0173 2E       		.uleb128 0x2e
 4195 0174 00       		.byte	0
 4196 0175 3F       		.uleb128 0x3f
 4197 0176 19       		.uleb128 0x19
 4198 0177 03       		.uleb128 0x3
 4199 0178 0E       		.uleb128 0xe
 4200 0179 3A       		.uleb128 0x3a
 4201 017a 0B       		.uleb128 0xb
 4202 017b 3B       		.uleb128 0x3b
 4203 017c 05       		.uleb128 0x5
 4204 017d 27       		.uleb128 0x27
 4205 017e 19       		.uleb128 0x19
 4206 017f 11       		.uleb128 0x11
 4207 0180 01       		.uleb128 0x1
 4208 0181 12       		.uleb128 0x12
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 113


 4209 0182 06       		.uleb128 0x6
 4210 0183 40       		.uleb128 0x40
 4211 0184 18       		.uleb128 0x18
 4212 0185 9742     		.uleb128 0x2117
 4213 0187 19       		.uleb128 0x19
 4214 0188 00       		.byte	0
 4215 0189 00       		.byte	0
 4216 018a 1A       		.uleb128 0x1a
 4217 018b 05       		.uleb128 0x5
 4218 018c 00       		.byte	0
 4219 018d 03       		.uleb128 0x3
 4220 018e 0E       		.uleb128 0xe
 4221 018f 3A       		.uleb128 0x3a
 4222 0190 0B       		.uleb128 0xb
 4223 0191 3B       		.uleb128 0x3b
 4224 0192 05       		.uleb128 0x5
 4225 0193 49       		.uleb128 0x49
 4226 0194 13       		.uleb128 0x13
 4227 0195 02       		.uleb128 0x2
 4228 0196 18       		.uleb128 0x18
 4229 0197 00       		.byte	0
 4230 0198 00       		.byte	0
 4231 0199 1B       		.uleb128 0x1b
 4232 019a 01       		.uleb128 0x1
 4233 019b 01       		.byte	0x1
 4234 019c 49       		.uleb128 0x49
 4235 019d 13       		.uleb128 0x13
 4236 019e 01       		.uleb128 0x1
 4237 019f 13       		.uleb128 0x13
 4238 01a0 00       		.byte	0
 4239 01a1 00       		.byte	0
 4240 01a2 1C       		.uleb128 0x1c
 4241 01a3 21       		.uleb128 0x21
 4242 01a4 00       		.byte	0
 4243 01a5 49       		.uleb128 0x49
 4244 01a6 13       		.uleb128 0x13
 4245 01a7 2F       		.uleb128 0x2f
 4246 01a8 0B       		.uleb128 0xb
 4247 01a9 00       		.byte	0
 4248 01aa 00       		.byte	0
 4249 01ab 1D       		.uleb128 0x1d
 4250 01ac 34       		.uleb128 0x34
 4251 01ad 00       		.byte	0
 4252 01ae 03       		.uleb128 0x3
 4253 01af 0E       		.uleb128 0xe
 4254 01b0 3A       		.uleb128 0x3a
 4255 01b1 0B       		.uleb128 0xb
 4256 01b2 3B       		.uleb128 0x3b
 4257 01b3 0B       		.uleb128 0xb
 4258 01b4 49       		.uleb128 0x49
 4259 01b5 13       		.uleb128 0x13
 4260 01b6 02       		.uleb128 0x2
 4261 01b7 18       		.uleb128 0x18
 4262 01b8 00       		.byte	0
 4263 01b9 00       		.byte	0
 4264 01ba 1E       		.uleb128 0x1e
 4265 01bb 34       		.uleb128 0x34
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 114


 4266 01bc 00       		.byte	0
 4267 01bd 03       		.uleb128 0x3
 4268 01be 0E       		.uleb128 0xe
 4269 01bf 3A       		.uleb128 0x3a
 4270 01c0 0B       		.uleb128 0xb
 4271 01c1 3B       		.uleb128 0x3b
 4272 01c2 0B       		.uleb128 0xb
 4273 01c3 49       		.uleb128 0x49
 4274 01c4 13       		.uleb128 0x13
 4275 01c5 3F       		.uleb128 0x3f
 4276 01c6 19       		.uleb128 0x19
 4277 01c7 02       		.uleb128 0x2
 4278 01c8 18       		.uleb128 0x18
 4279 01c9 00       		.byte	0
 4280 01ca 00       		.byte	0
 4281 01cb 1F       		.uleb128 0x1f
 4282 01cc 2E       		.uleb128 0x2e
 4283 01cd 01       		.byte	0x1
 4284 01ce 3F       		.uleb128 0x3f
 4285 01cf 19       		.uleb128 0x19
 4286 01d0 03       		.uleb128 0x3
 4287 01d1 0E       		.uleb128 0xe
 4288 01d2 3A       		.uleb128 0x3a
 4289 01d3 0B       		.uleb128 0xb
 4290 01d4 3B       		.uleb128 0x3b
 4291 01d5 0B       		.uleb128 0xb
 4292 01d6 27       		.uleb128 0x27
 4293 01d7 19       		.uleb128 0x19
 4294 01d8 3C       		.uleb128 0x3c
 4295 01d9 19       		.uleb128 0x19
 4296 01da 01       		.uleb128 0x1
 4297 01db 13       		.uleb128 0x13
 4298 01dc 00       		.byte	0
 4299 01dd 00       		.byte	0
 4300 01de 20       		.uleb128 0x20
 4301 01df 05       		.uleb128 0x5
 4302 01e0 00       		.byte	0
 4303 01e1 49       		.uleb128 0x49
 4304 01e2 13       		.uleb128 0x13
 4305 01e3 00       		.byte	0
 4306 01e4 00       		.byte	0
 4307 01e5 21       		.uleb128 0x21
 4308 01e6 2E       		.uleb128 0x2e
 4309 01e7 00       		.byte	0
 4310 01e8 3F       		.uleb128 0x3f
 4311 01e9 19       		.uleb128 0x19
 4312 01ea 03       		.uleb128 0x3
 4313 01eb 0E       		.uleb128 0xe
 4314 01ec 3A       		.uleb128 0x3a
 4315 01ed 0B       		.uleb128 0xb
 4316 01ee 3B       		.uleb128 0x3b
 4317 01ef 0B       		.uleb128 0xb
 4318 01f0 27       		.uleb128 0x27
 4319 01f1 19       		.uleb128 0x19
 4320 01f2 49       		.uleb128 0x49
 4321 01f3 13       		.uleb128 0x13
 4322 01f4 3C       		.uleb128 0x3c
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 115


 4323 01f5 19       		.uleb128 0x19
 4324 01f6 00       		.byte	0
 4325 01f7 00       		.byte	0
 4326 01f8 22       		.uleb128 0x22
 4327 01f9 2E       		.uleb128 0x2e
 4328 01fa 01       		.byte	0x1
 4329 01fb 3F       		.uleb128 0x3f
 4330 01fc 19       		.uleb128 0x19
 4331 01fd 03       		.uleb128 0x3
 4332 01fe 0E       		.uleb128 0xe
 4333 01ff 3A       		.uleb128 0x3a
 4334 0200 0B       		.uleb128 0xb
 4335 0201 3B       		.uleb128 0x3b
 4336 0202 0B       		.uleb128 0xb
 4337 0203 27       		.uleb128 0x27
 4338 0204 19       		.uleb128 0x19
 4339 0205 49       		.uleb128 0x49
 4340 0206 13       		.uleb128 0x13
 4341 0207 3C       		.uleb128 0x3c
 4342 0208 19       		.uleb128 0x19
 4343 0209 01       		.uleb128 0x1
 4344 020a 13       		.uleb128 0x13
 4345 020b 00       		.byte	0
 4346 020c 00       		.byte	0
 4347 020d 23       		.uleb128 0x23
 4348 020e 2E       		.uleb128 0x2e
 4349 020f 01       		.byte	0x1
 4350 0210 3F       		.uleb128 0x3f
 4351 0211 19       		.uleb128 0x19
 4352 0212 03       		.uleb128 0x3
 4353 0213 0E       		.uleb128 0xe
 4354 0214 3A       		.uleb128 0x3a
 4355 0215 0B       		.uleb128 0xb
 4356 0216 3B       		.uleb128 0x3b
 4357 0217 0B       		.uleb128 0xb
 4358 0218 27       		.uleb128 0x27
 4359 0219 19       		.uleb128 0x19
 4360 021a 3C       		.uleb128 0x3c
 4361 021b 19       		.uleb128 0x19
 4362 021c 00       		.byte	0
 4363 021d 00       		.byte	0
 4364 021e 00       		.byte	0
 4365              		.section	.debug_loc,"",%progbits
 4366              	.Ldebug_loc0:
 4367              	.LLST0:
 4368 0000 00000000 		.4byte	.LVL0
 4369 0004 10000000 		.4byte	.LVL1
 4370 0008 0100     		.2byte	0x1
 4371 000a 50       		.byte	0x50
 4372 000b 10000000 		.4byte	.LVL1
 4373 000f A2000000 		.4byte	.LVL31
 4374 0013 0400     		.2byte	0x4
 4375 0015 F3       		.byte	0xf3
 4376 0016 01       		.uleb128 0x1
 4377 0017 50       		.byte	0x50
 4378 0018 9F       		.byte	0x9f
 4379 0019 A2000000 		.4byte	.LVL31
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 116


 4380 001d A4000000 		.4byte	.LVL32
 4381 0021 0100     		.2byte	0x1
 4382 0023 50       		.byte	0x50
 4383 0024 A4000000 		.4byte	.LVL32
 4384 0028 D0000000 		.4byte	.LFE21
 4385 002c 0400     		.2byte	0x4
 4386 002e F3       		.byte	0xf3
 4387 002f 01       		.uleb128 0x1
 4388 0030 50       		.byte	0x50
 4389 0031 9F       		.byte	0x9f
 4390 0032 00000000 		.4byte	0
 4391 0036 00000000 		.4byte	0
 4392              	.LLST1:
 4393 003a 00000000 		.4byte	.LVL0
 4394 003e 6A000000 		.4byte	.LVL20
 4395 0042 0100     		.2byte	0x1
 4396 0044 51       		.byte	0x51
 4397 0045 6A000000 		.4byte	.LVL20
 4398 0049 A2000000 		.4byte	.LVL31
 4399 004d 0400     		.2byte	0x4
 4400 004f F3       		.byte	0xf3
 4401 0050 01       		.uleb128 0x1
 4402 0051 51       		.byte	0x51
 4403 0052 9F       		.byte	0x9f
 4404 0053 A2000000 		.4byte	.LVL31
 4405 0057 A7000000 		.4byte	.LVL33-1
 4406 005b 0100     		.2byte	0x1
 4407 005d 51       		.byte	0x51
 4408 005e A7000000 		.4byte	.LVL33-1
 4409 0062 D0000000 		.4byte	.LFE21
 4410 0066 0400     		.2byte	0x4
 4411 0068 F3       		.byte	0xf3
 4412 0069 01       		.uleb128 0x1
 4413 006a 51       		.byte	0x51
 4414 006b 9F       		.byte	0x9f
 4415 006c 00000000 		.4byte	0
 4416 0070 00000000 		.4byte	0
 4417              	.LLST2:
 4418 0074 00000000 		.4byte	.LVL0
 4419 0078 6E000000 		.4byte	.LVL21
 4420 007c 0100     		.2byte	0x1
 4421 007e 52       		.byte	0x52
 4422 007f 6E000000 		.4byte	.LVL21
 4423 0083 A2000000 		.4byte	.LVL31
 4424 0087 0400     		.2byte	0x4
 4425 0089 F3       		.byte	0xf3
 4426 008a 01       		.uleb128 0x1
 4427 008b 52       		.byte	0x52
 4428 008c 9F       		.byte	0x9f
 4429 008d A2000000 		.4byte	.LVL31
 4430 0091 A7000000 		.4byte	.LVL33-1
 4431 0095 0100     		.2byte	0x1
 4432 0097 52       		.byte	0x52
 4433 0098 A7000000 		.4byte	.LVL33-1
 4434 009c D0000000 		.4byte	.LFE21
 4435 00a0 0400     		.2byte	0x4
 4436 00a2 F3       		.byte	0xf3
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 117


 4437 00a3 01       		.uleb128 0x1
 4438 00a4 52       		.byte	0x52
 4439 00a5 9F       		.byte	0x9f
 4440 00a6 00000000 		.4byte	0
 4441 00aa 00000000 		.4byte	0
 4442              	.LLST3:
 4443 00ae 00000000 		.4byte	.LVL0
 4444 00b2 86000000 		.4byte	.LVL26
 4445 00b6 0100     		.2byte	0x1
 4446 00b8 53       		.byte	0x53
 4447 00b9 86000000 		.4byte	.LVL26
 4448 00bd 8C000000 		.4byte	.LVL27
 4449 00c1 0400     		.2byte	0x4
 4450 00c3 F3       		.byte	0xf3
 4451 00c4 01       		.uleb128 0x1
 4452 00c5 53       		.byte	0x53
 4453 00c6 9F       		.byte	0x9f
 4454 00c7 8C000000 		.4byte	.LVL27
 4455 00cb 8E000000 		.4byte	.LVL28
 4456 00cf 0100     		.2byte	0x1
 4457 00d1 53       		.byte	0x53
 4458 00d2 8E000000 		.4byte	.LVL28
 4459 00d6 A2000000 		.4byte	.LVL31
 4460 00da 0400     		.2byte	0x4
 4461 00dc F3       		.byte	0xf3
 4462 00dd 01       		.uleb128 0x1
 4463 00de 53       		.byte	0x53
 4464 00df 9F       		.byte	0x9f
 4465 00e0 A2000000 		.4byte	.LVL31
 4466 00e4 A7000000 		.4byte	.LVL33-1
 4467 00e8 0100     		.2byte	0x1
 4468 00ea 53       		.byte	0x53
 4469 00eb A7000000 		.4byte	.LVL33-1
 4470 00ef D0000000 		.4byte	.LFE21
 4471 00f3 0400     		.2byte	0x4
 4472 00f5 F3       		.byte	0xf3
 4473 00f6 01       		.uleb128 0x1
 4474 00f7 53       		.byte	0x53
 4475 00f8 9F       		.byte	0x9f
 4476 00f9 00000000 		.4byte	0
 4477 00fd 00000000 		.4byte	0
 4478              	.LLST4:
 4479 0101 00000000 		.4byte	.LVL0
 4480 0105 A2000000 		.4byte	.LVL31
 4481 0109 0200     		.2byte	0x2
 4482 010b 91       		.byte	0x91
 4483 010c 00       		.sleb128 0
 4484 010d A2000000 		.4byte	.LVL31
 4485 0111 AA000000 		.4byte	.LVL34
 4486 0115 0200     		.2byte	0x2
 4487 0117 7D       		.byte	0x7d
 4488 0118 10       		.sleb128 16
 4489 0119 AA000000 		.4byte	.LVL34
 4490 011d D0000000 		.4byte	.LFE21
 4491 0121 0200     		.2byte	0x2
 4492 0123 7D       		.byte	0x7d
 4493 0124 00       		.sleb128 0
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 118


 4494 0125 00000000 		.4byte	0
 4495 0129 00000000 		.4byte	0
 4496              	.LLST5:
 4497 012d 2A000000 		.4byte	.LVL2
 4498 0131 2C000000 		.4byte	.LVL3
 4499 0135 0100     		.2byte	0x1
 4500 0137 50       		.byte	0x50
 4501 0138 30000000 		.4byte	.LVL4
 4502 013c 32000000 		.4byte	.LVL5
 4503 0140 0100     		.2byte	0x1
 4504 0142 50       		.byte	0x50
 4505 0143 3A000000 		.4byte	.LVL6
 4506 0147 3C000000 		.4byte	.LVL7
 4507 014b 0100     		.2byte	0x1
 4508 014d 50       		.byte	0x50
 4509 014e 40000000 		.4byte	.LVL8
 4510 0152 42000000 		.4byte	.LVL9
 4511 0156 0100     		.2byte	0x1
 4512 0158 50       		.byte	0x50
 4513 0159 4A000000 		.4byte	.LVL10
 4514 015d 4C000000 		.4byte	.LVL11
 4515 0161 0100     		.2byte	0x1
 4516 0163 50       		.byte	0x50
 4517 0164 50000000 		.4byte	.LVL12
 4518 0168 52000000 		.4byte	.LVL13
 4519 016c 0100     		.2byte	0x1
 4520 016e 50       		.byte	0x50
 4521 016f 5A000000 		.4byte	.LVL14
 4522 0173 5C000000 		.4byte	.LVL15
 4523 0177 0100     		.2byte	0x1
 4524 0179 50       		.byte	0x50
 4525 017a 60000000 		.4byte	.LVL16
 4526 017e 62000000 		.4byte	.LVL17
 4527 0182 0100     		.2byte	0x1
 4528 0184 50       		.byte	0x50
 4529 0185 64000000 		.4byte	.LVL18
 4530 0189 66000000 		.4byte	.LVL19
 4531 018d 0100     		.2byte	0x1
 4532 018f 50       		.byte	0x50
 4533 0190 00000000 		.4byte	0
 4534 0194 00000000 		.4byte	0
 4535              	.LLST6:
 4536 0198 6A000000 		.4byte	.LVL20
 4537 019c 7A000000 		.4byte	.LVL24
 4538 01a0 0100     		.2byte	0x1
 4539 01a2 51       		.byte	0x51
 4540 01a3 8C000000 		.4byte	.LVL27
 4541 01a7 98000000 		.4byte	.LVL30
 4542 01ab 0100     		.2byte	0x1
 4543 01ad 51       		.byte	0x51
 4544 01ae 00000000 		.4byte	0
 4545 01b2 00000000 		.4byte	0
 4546              	.LLST7:
 4547 01b6 72000000 		.4byte	.LVL23
 4548 01ba 7E000000 		.4byte	.LVL25
 4549 01be 0100     		.2byte	0x1
 4550 01c0 52       		.byte	0x52
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 119


 4551 01c1 7E000000 		.4byte	.LVL25
 4552 01c5 8C000000 		.4byte	.LVL27
 4553 01c9 0100     		.2byte	0x1
 4554 01cb 50       		.byte	0x50
 4555 01cc 8C000000 		.4byte	.LVL27
 4556 01d0 94000000 		.4byte	.LVL29
 4557 01d4 0100     		.2byte	0x1
 4558 01d6 52       		.byte	0x52
 4559 01d7 94000000 		.4byte	.LVL29
 4560 01db A2000000 		.4byte	.LVL31
 4561 01df 0100     		.2byte	0x1
 4562 01e1 50       		.byte	0x50
 4563 01e2 00000000 		.4byte	0
 4564 01e6 00000000 		.4byte	0
 4565              	.LLST8:
 4566 01ea 6E000000 		.4byte	.LVL21
 4567 01ee 70000000 		.4byte	.LVL22
 4568 01f2 0100     		.2byte	0x1
 4569 01f4 52       		.byte	0x52
 4570 01f5 00000000 		.4byte	0
 4571 01f9 00000000 		.4byte	0
 4572              	.LLST9:
 4573 01fd 00000000 		.4byte	.LVL35
 4574 0201 07000000 		.4byte	.LVL36-1
 4575 0205 0100     		.2byte	0x1
 4576 0207 50       		.byte	0x50
 4577 0208 07000000 		.4byte	.LVL36-1
 4578 020c 4C000000 		.4byte	.LFE22
 4579 0210 0400     		.2byte	0x4
 4580 0212 F3       		.byte	0xf3
 4581 0213 01       		.uleb128 0x1
 4582 0214 50       		.byte	0x50
 4583 0215 9F       		.byte	0x9f
 4584 0216 00000000 		.4byte	0
 4585 021a 00000000 		.4byte	0
 4586              	.LLST10:
 4587 021e 0A000000 		.4byte	.LVL37
 4588 0222 24000000 		.4byte	.LVL38
 4589 0226 0100     		.2byte	0x1
 4590 0228 50       		.byte	0x50
 4591 0229 24000000 		.4byte	.LVL38
 4592 022d 40000000 		.4byte	.LVL41
 4593 0231 0100     		.2byte	0x1
 4594 0233 56       		.byte	0x56
 4595 0234 00000000 		.4byte	0
 4596 0238 00000000 		.4byte	0
 4597              	.LLST11:
 4598 023c 00000000 		.4byte	.LVL42
 4599 0240 80000000 		.4byte	.LVL43
 4600 0244 0100     		.2byte	0x1
 4601 0246 50       		.byte	0x50
 4602 0247 80000000 		.4byte	.LVL43
 4603 024b 28030000 		.4byte	.LFE19
 4604 024f 0400     		.2byte	0x4
 4605 0251 F3       		.byte	0xf3
 4606 0252 01       		.uleb128 0x1
 4607 0253 50       		.byte	0x50
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 120


 4608 0254 9F       		.byte	0x9f
 4609 0255 00000000 		.4byte	0
 4610 0259 00000000 		.4byte	0
 4611              	.LLST12:
 4612 025d 08000000 		.4byte	.LVL73
 4613 0261 50000000 		.4byte	.LVL75
 4614 0265 0100     		.2byte	0x1
 4615 0267 50       		.byte	0x50
 4616 0268 50000000 		.4byte	.LVL75
 4617 026c B6000000 		.4byte	.LVL78
 4618 0270 0100     		.2byte	0x1
 4619 0272 56       		.byte	0x56
 4620 0273 00000000 		.4byte	0
 4621 0277 00000000 		.4byte	0
 4622              	.LLST13:
 4623 027b 08000000 		.4byte	.LVL82
 4624 027f 46000000 		.4byte	.LVL83
 4625 0283 0100     		.2byte	0x1
 4626 0285 50       		.byte	0x50
 4627 0286 46000000 		.4byte	.LVL83
 4628 028a D0000000 		.4byte	.LVL86
 4629 028e 0100     		.2byte	0x1
 4630 0290 56       		.byte	0x56
 4631 0291 00000000 		.4byte	0
 4632 0295 00000000 		.4byte	0
 4633              	.LLST14:
 4634 0299 00000000 		.4byte	.LVL87
 4635 029d 0A000000 		.4byte	.LVL89
 4636 02a1 0100     		.2byte	0x1
 4637 02a3 50       		.byte	0x50
 4638 02a4 0A000000 		.4byte	.LVL89
 4639 02a8 18000000 		.4byte	.LFE4
 4640 02ac 0400     		.2byte	0x4
 4641 02ae F3       		.byte	0xf3
 4642 02af 01       		.uleb128 0x1
 4643 02b0 50       		.byte	0x50
 4644 02b1 9F       		.byte	0x9f
 4645 02b2 00000000 		.4byte	0
 4646 02b6 00000000 		.4byte	0
 4647              	.LLST15:
 4648 02ba 00000000 		.4byte	.LVL91
 4649 02be 0C000000 		.4byte	.LVL93
 4650 02c2 0100     		.2byte	0x1
 4651 02c4 50       		.byte	0x50
 4652 02c5 0C000000 		.4byte	.LVL93
 4653 02c9 18000000 		.4byte	.LFE5
 4654 02cd 0400     		.2byte	0x4
 4655 02cf F3       		.byte	0xf3
 4656 02d0 01       		.uleb128 0x1
 4657 02d1 50       		.byte	0x50
 4658 02d2 9F       		.byte	0x9f
 4659 02d3 00000000 		.4byte	0
 4660 02d7 00000000 		.4byte	0
 4661              	.LLST16:
 4662 02db 00000000 		.4byte	.LVL95
 4663 02df 10000000 		.4byte	.LVL97
 4664 02e3 0100     		.2byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 121


 4665 02e5 50       		.byte	0x50
 4666 02e6 10000000 		.4byte	.LVL97
 4667 02ea 24000000 		.4byte	.LVL101
 4668 02ee 0100     		.2byte	0x1
 4669 02f0 54       		.byte	0x54
 4670 02f1 24000000 		.4byte	.LVL101
 4671 02f5 74000000 		.4byte	.LFE6
 4672 02f9 0600     		.2byte	0x6
 4673 02fb F3       		.byte	0xf3
 4674 02fc 03       		.uleb128 0x3
 4675 02fd F5       		.byte	0xf5
 4676 02fe 00       		.uleb128 0
 4677 02ff 25       		.uleb128 0x25
 4678 0300 9F       		.byte	0x9f
 4679 0301 00000000 		.4byte	0
 4680 0305 00000000 		.4byte	0
 4681              	.LLST17:
 4682 0309 0A000000 		.4byte	.LVL96
 4683 030d 13000000 		.4byte	.LVL98-1
 4684 0311 0A00     		.2byte	0xa
 4685 0313 72       		.byte	0x72
 4686 0314 00       		.sleb128 0
 4687 0315 32       		.byte	0x32
 4688 0316 24       		.byte	0x24
 4689 0317 03       		.byte	0x3
 4690 0318 00000000 		.4byte	.LANCHOR0
 4691 031c 22       		.byte	0x22
 4692 031d 44000000 		.4byte	.LVL106
 4693 0321 56000000 		.4byte	.LVL108
 4694 0325 0100     		.2byte	0x1
 4695 0327 50       		.byte	0x50
 4696 0328 00000000 		.4byte	0
 4697 032c 00000000 		.4byte	0
 4698              	.LLST18:
 4699 0330 54000000 		.4byte	.LVL107
 4700 0334 58000000 		.4byte	.LVL109
 4701 0338 0200     		.2byte	0x2
 4702 033a 30       		.byte	0x30
 4703 033b 9F       		.byte	0x9f
 4704 033c 5A000000 		.4byte	.LVL110
 4705 0340 74000000 		.4byte	.LFE6
 4706 0344 0100     		.2byte	0x1
 4707 0346 50       		.byte	0x50
 4708 0347 00000000 		.4byte	0
 4709 034b 00000000 		.4byte	0
 4710              	.LLST19:
 4711 034f 1C000000 		.4byte	.LVL99
 4712 0353 21000000 		.4byte	.LVL100-1
 4713 0357 0100     		.2byte	0x1
 4714 0359 50       		.byte	0x50
 4715 035a 24000000 		.4byte	.LVL101
 4716 035e 27000000 		.4byte	.LVL102-1
 4717 0362 0100     		.2byte	0x1
 4718 0364 50       		.byte	0x50
 4719 0365 27000000 		.4byte	.LVL102-1
 4720 0369 3E000000 		.4byte	.LVL104
 4721 036d 0100     		.2byte	0x1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 122


 4722 036f 54       		.byte	0x54
 4723 0370 3E000000 		.4byte	.LVL104
 4724 0374 41000000 		.4byte	.LVL105-1
 4725 0378 0100     		.2byte	0x1
 4726 037a 50       		.byte	0x50
 4727 037b 58000000 		.4byte	.LVL109
 4728 037f 5C000000 		.4byte	.LVL111
 4729 0383 0100     		.2byte	0x1
 4730 0385 54       		.byte	0x54
 4731 0386 00000000 		.4byte	0
 4732 038a 00000000 		.4byte	0
 4733              	.LLST20:
 4734 038e 06000000 		.4byte	.LVL112
 4735 0392 14000000 		.4byte	.LVL114
 4736 0396 0100     		.2byte	0x1
 4737 0398 53       		.byte	0x53
 4738 0399 00000000 		.4byte	0
 4739 039d 00000000 		.4byte	0
 4740              	.LLST21:
 4741 03a1 0C000000 		.4byte	.LVL113
 4742 03a5 16000000 		.4byte	.LVL115
 4743 03a9 0100     		.2byte	0x1
 4744 03ab 50       		.byte	0x50
 4745 03ac 18000000 		.4byte	.LVL116
 4746 03b0 24000000 		.4byte	.LFE7
 4747 03b4 0100     		.2byte	0x1
 4748 03b6 50       		.byte	0x50
 4749 03b7 00000000 		.4byte	0
 4750 03bb 00000000 		.4byte	0
 4751              	.LLST22:
 4752 03bf 00000000 		.4byte	.LVL117
 4753 03c3 22000000 		.4byte	.LVL121
 4754 03c7 0100     		.2byte	0x1
 4755 03c9 50       		.byte	0x50
 4756 03ca 22000000 		.4byte	.LVL121
 4757 03ce 2C000000 		.4byte	.LFE10
 4758 03d2 0400     		.2byte	0x4
 4759 03d4 F3       		.byte	0xf3
 4760 03d5 01       		.uleb128 0x1
 4761 03d6 50       		.byte	0x50
 4762 03d7 9F       		.byte	0x9f
 4763 03d8 00000000 		.4byte	0
 4764 03dc 00000000 		.4byte	0
 4765              	.LLST23:
 4766 03e0 10000000 		.4byte	.LVL118
 4767 03e4 12000000 		.4byte	.LVL119
 4768 03e8 0100     		.2byte	0x1
 4769 03ea 53       		.byte	0x53
 4770 03eb 18000000 		.4byte	.LVL120
 4771 03ef 2C000000 		.4byte	.LFE10
 4772 03f3 0100     		.2byte	0x1
 4773 03f5 53       		.byte	0x53
 4774 03f6 00000000 		.4byte	0
 4775 03fa 00000000 		.4byte	0
 4776              	.LLST24:
 4777 03fe 0C000000 		.4byte	.LVL123
 4778 0402 30000000 		.4byte	.LVL127
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 123


 4779 0406 0100     		.2byte	0x1
 4780 0408 50       		.byte	0x50
 4781 0409 00000000 		.4byte	0
 4782 040d 00000000 		.4byte	0
 4783              	.LLST25:
 4784 0411 08000000 		.4byte	.LVL122
 4785 0415 12000000 		.4byte	.LVL124
 4786 0419 0100     		.2byte	0x1
 4787 041b 53       		.byte	0x53
 4788 041c 16000000 		.4byte	.LVL125
 4789 0420 1C000000 		.4byte	.LVL126
 4790 0424 0100     		.2byte	0x1
 4791 0426 53       		.byte	0x53
 4792 0427 00000000 		.4byte	0
 4793 042b 00000000 		.4byte	0
 4794              	.LLST26:
 4795 042f 12000000 		.4byte	.LVL130
 4796 0433 14000000 		.4byte	.LVL131
 4797 0437 0100     		.2byte	0x1
 4798 0439 50       		.byte	0x50
 4799 043a 18000000 		.4byte	.LVL132
 4800 043e 20000000 		.4byte	.LVL133
 4801 0442 0600     		.2byte	0x6
 4802 0444 72       		.byte	0x72
 4803 0445 00       		.sleb128 0
 4804 0446 08       		.byte	0x8
 4805 0447 FF       		.byte	0xff
 4806 0448 1A       		.byte	0x1a
 4807 0449 9F       		.byte	0x9f
 4808 044a 20000000 		.4byte	.LVL133
 4809 044e 3A000000 		.4byte	.LVL136
 4810 0452 0100     		.2byte	0x1
 4811 0454 50       		.byte	0x50
 4812 0455 00000000 		.4byte	0
 4813 0459 00000000 		.4byte	0
 4814              	.LLST27:
 4815 045d 08000000 		.4byte	.LVL128
 4816 0461 0E000000 		.4byte	.LVL129
 4817 0465 0100     		.2byte	0x1
 4818 0467 53       		.byte	0x53
 4819 0468 14000000 		.4byte	.LVL131
 4820 046c 26000000 		.4byte	.LVL134
 4821 0470 0100     		.2byte	0x1
 4822 0472 53       		.byte	0x53
 4823 0473 00000000 		.4byte	0
 4824 0477 00000000 		.4byte	0
 4825              	.LLST28:
 4826 047b 10000000 		.4byte	.LVL139
 4827 047f 1A000000 		.4byte	.LVL140
 4828 0483 0700     		.2byte	0x7
 4829 0485 73       		.byte	0x73
 4830 0486 00       		.sleb128 0
 4831 0487 0A       		.byte	0xa
 4832 0488 FFFF     		.2byte	0xffff
 4833 048a 1A       		.byte	0x1a
 4834 048b 9F       		.byte	0x9f
 4835 048c 1A000000 		.4byte	.LVL140
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 124


 4836 0490 1C000000 		.4byte	.LVL141
 4837 0494 0100     		.2byte	0x1
 4838 0496 50       		.byte	0x50
 4839 0497 24000000 		.4byte	.LVL143
 4840 049b 2C000000 		.4byte	.LVL144
 4841 049f 0700     		.2byte	0x7
 4842 04a1 70       		.byte	0x70
 4843 04a2 00       		.sleb128 0
 4844 04a3 0A       		.byte	0xa
 4845 04a4 FFFF     		.2byte	0xffff
 4846 04a6 1A       		.byte	0x1a
 4847 04a7 9F       		.byte	0x9f
 4848 04a8 2C000000 		.4byte	.LVL144
 4849 04ac 36000000 		.4byte	.LVL146
 4850 04b0 0100     		.2byte	0x1
 4851 04b2 50       		.byte	0x50
 4852 04b3 3C000000 		.4byte	.LVL148
 4853 04b7 6C000000 		.4byte	.LFE13
 4854 04bb 0100     		.2byte	0x1
 4855 04bd 50       		.byte	0x50
 4856 04be 00000000 		.4byte	0
 4857 04c2 00000000 		.4byte	0
 4858              	.LLST29:
 4859 04c6 08000000 		.4byte	.LVL137
 4860 04ca 0E000000 		.4byte	.LVL138
 4861 04ce 0100     		.2byte	0x1
 4862 04d0 53       		.byte	0x53
 4863 04d1 1C000000 		.4byte	.LVL141
 4864 04d5 22000000 		.4byte	.LVL142
 4865 04d9 0100     		.2byte	0x1
 4866 04db 53       		.byte	0x53
 4867 04dc 36000000 		.4byte	.LVL146
 4868 04e0 38000000 		.4byte	.LVL147
 4869 04e4 0100     		.2byte	0x1
 4870 04e6 53       		.byte	0x53
 4871 04e7 00000000 		.4byte	0
 4872 04eb 00000000 		.4byte	0
 4873              	.LLST30:
 4874 04ef 00000000 		.4byte	.LVL152
 4875 04f3 06000000 		.4byte	.LVL153
 4876 04f7 0100     		.2byte	0x1
 4877 04f9 50       		.byte	0x50
 4878 04fa 06000000 		.4byte	.LVL153
 4879 04fe 10000000 		.4byte	.LVL154
 4880 0502 0100     		.2byte	0x1
 4881 0504 53       		.byte	0x53
 4882 0505 00000000 		.4byte	0
 4883 0509 00000000 		.4byte	0
 4884              	.LLST31:
 4885 050d 16000000 		.4byte	.LVL155
 4886 0511 18000000 		.4byte	.LVL156
 4887 0515 0100     		.2byte	0x1
 4888 0517 50       		.byte	0x50
 4889 0518 00000000 		.4byte	0
 4890 051c 00000000 		.4byte	0
 4891              	.LLST32:
 4892 0520 00000000 		.4byte	.LVL157
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 125


 4893 0524 06000000 		.4byte	.LVL158
 4894 0528 0100     		.2byte	0x1
 4895 052a 50       		.byte	0x50
 4896 052b 06000000 		.4byte	.LVL158
 4897 052f 08000000 		.4byte	.LVL159
 4898 0533 0600     		.2byte	0x6
 4899 0535 70       		.byte	0x70
 4900 0536 00       		.sleb128 0
 4901 0537 73       		.byte	0x73
 4902 0538 00       		.sleb128 0
 4903 0539 1C       		.byte	0x1c
 4904 053a 9F       		.byte	0x9f
 4905 053b 08000000 		.4byte	.LVL159
 4906 053f 0B000000 		.4byte	.LVL160-1
 4907 0543 0100     		.2byte	0x1
 4908 0545 50       		.byte	0x50
 4909 0546 00000000 		.4byte	0
 4910 054a 00000000 		.4byte	0
 4911              	.LLST33:
 4912 054e 00000000 		.4byte	.LVL163
 4913 0552 4A000000 		.4byte	.LVL172
 4914 0556 0100     		.2byte	0x1
 4915 0558 50       		.byte	0x50
 4916 0559 4A000000 		.4byte	.LVL172
 4917 055d 74000000 		.4byte	.LFE18
 4918 0561 0400     		.2byte	0x4
 4919 0563 F3       		.byte	0xf3
 4920 0564 01       		.uleb128 0x1
 4921 0565 50       		.byte	0x50
 4922 0566 9F       		.byte	0x9f
 4923 0567 00000000 		.4byte	0
 4924 056b 00000000 		.4byte	0
 4925              	.LLST34:
 4926 056f 5A000000 		.4byte	.LVL174
 4927 0573 5C000000 		.4byte	.LVL175
 4928 0577 0600     		.2byte	0x6
 4929 0579 70       		.byte	0x70
 4930 057a 00       		.sleb128 0
 4931 057b 73       		.byte	0x73
 4932 057c 00       		.sleb128 0
 4933 057d 1C       		.byte	0x1c
 4934 057e 9F       		.byte	0x9f
 4935 057f 5C000000 		.4byte	.LVL175
 4936 0583 74000000 		.4byte	.LFE18
 4937 0587 0100     		.2byte	0x1
 4938 0589 50       		.byte	0x50
 4939 058a 00000000 		.4byte	0
 4940 058e 00000000 		.4byte	0
 4941              	.LLST35:
 4942 0592 32000000 		.4byte	.LVL166
 4943 0596 38000000 		.4byte	.LVL168
 4944 059a 0600     		.2byte	0x6
 4945 059c 0C       		.byte	0xc
 4946 059d 40420F00 		.4byte	0xf4240
 4947 05a1 9F       		.byte	0x9f
 4948 05a2 3E000000 		.4byte	.LVL170
 4949 05a6 56000000 		.4byte	.LVL173
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 126


 4950 05aa 0100     		.2byte	0x1
 4951 05ac 52       		.byte	0x52
 4952 05ad 00000000 		.4byte	0
 4953 05b1 00000000 		.4byte	0
 4954              	.LLST36:
 4955 05b5 32000000 		.4byte	.LVL166
 4956 05b9 38000000 		.4byte	.LVL168
 4957 05bd 0200     		.2byte	0x2
 4958 05bf 31       		.byte	0x31
 4959 05c0 9F       		.byte	0x9f
 4960 05c1 3E000000 		.4byte	.LVL170
 4961 05c5 5A000000 		.4byte	.LVL174
 4962 05c9 0100     		.2byte	0x1
 4963 05cb 53       		.byte	0x53
 4964 05cc 00000000 		.4byte	0
 4965 05d0 00000000 		.4byte	0
 4966              	.LLST37:
 4967 05d4 22000000 		.4byte	.LVL164
 4968 05d8 2E000000 		.4byte	.LVL165
 4969 05dc 0100     		.2byte	0x1
 4970 05de 53       		.byte	0x53
 4971 05df 32000000 		.4byte	.LVL166
 4972 05e3 34000000 		.4byte	.LVL167
 4973 05e7 0100     		.2byte	0x1
 4974 05e9 53       		.byte	0x53
 4975 05ea 38000000 		.4byte	.LVL168
 4976 05ee 3A000000 		.4byte	.LVL169
 4977 05f2 0100     		.2byte	0x1
 4978 05f4 53       		.byte	0x53
 4979 05f5 00000000 		.4byte	0
 4980 05f9 00000000 		.4byte	0
 4981              	.LLST38:
 4982 05fd 00000000 		.4byte	.LVL176
 4983 0601 21000000 		.4byte	.LVL177-1
 4984 0605 0100     		.2byte	0x1
 4985 0607 50       		.byte	0x50
 4986 0608 21000000 		.4byte	.LVL177-1
 4987 060c 4C000000 		.4byte	.LVL181
 4988 0610 0400     		.2byte	0x4
 4989 0612 F3       		.byte	0xf3
 4990 0613 01       		.uleb128 0x1
 4991 0614 50       		.byte	0x50
 4992 0615 9F       		.byte	0x9f
 4993 0616 4C000000 		.4byte	.LVL181
 4994 061a 4E000000 		.4byte	.LVL182
 4995 061e 0100     		.2byte	0x1
 4996 0620 50       		.byte	0x50
 4997 0621 4E000000 		.4byte	.LVL182
 4998 0625 64000000 		.4byte	.LFE20
 4999 0629 0400     		.2byte	0x4
 5000 062b F3       		.byte	0xf3
 5001 062c 01       		.uleb128 0x1
 5002 062d 50       		.byte	0x50
 5003 062e 9F       		.byte	0x9f
 5004 062f 00000000 		.4byte	0
 5005 0633 00000000 		.4byte	0
 5006              	.LLST39:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 127


 5007 0637 00000000 		.4byte	.LVL176
 5008 063b 21000000 		.4byte	.LVL177-1
 5009 063f 0100     		.2byte	0x1
 5010 0641 51       		.byte	0x51
 5011 0642 21000000 		.4byte	.LVL177-1
 5012 0646 4C000000 		.4byte	.LVL181
 5013 064a 0400     		.2byte	0x4
 5014 064c F3       		.byte	0xf3
 5015 064d 01       		.uleb128 0x1
 5016 064e 51       		.byte	0x51
 5017 064f 9F       		.byte	0x9f
 5018 0650 4C000000 		.4byte	.LVL181
 5019 0654 51000000 		.4byte	.LVL183-1
 5020 0658 0100     		.2byte	0x1
 5021 065a 51       		.byte	0x51
 5022 065b 51000000 		.4byte	.LVL183-1
 5023 065f 64000000 		.4byte	.LFE20
 5024 0663 0400     		.2byte	0x4
 5025 0665 F3       		.byte	0xf3
 5026 0666 01       		.uleb128 0x1
 5027 0667 51       		.byte	0x51
 5028 0668 9F       		.byte	0x9f
 5029 0669 00000000 		.4byte	0
 5030 066d 00000000 		.4byte	0
 5031              	.LLST40:
 5032 0671 1C000000 		.4byte	.LVL187
 5033 0675 1F000000 		.4byte	.LVL188-1
 5034 0679 0100     		.2byte	0x1
 5035 067b 50       		.byte	0x50
 5036 067c 1F000000 		.4byte	.LVL188-1
 5037 0680 24000000 		.4byte	.LVL189
 5038 0684 0100     		.2byte	0x1
 5039 0686 54       		.byte	0x54
 5040 0687 24000000 		.4byte	.LVL189
 5041 068b 28000000 		.4byte	.LFE23
 5042 068f 0100     		.2byte	0x1
 5043 0691 50       		.byte	0x50
 5044 0692 00000000 		.4byte	0
 5045 0696 00000000 		.4byte	0
 5046              	.LLST41:
 5047 069a 1C000000 		.4byte	.LVL193
 5048 069e 1F000000 		.4byte	.LVL194-1
 5049 06a2 0100     		.2byte	0x1
 5050 06a4 50       		.byte	0x50
 5051 06a5 1F000000 		.4byte	.LVL194-1
 5052 06a9 24000000 		.4byte	.LVL195
 5053 06ad 0100     		.2byte	0x1
 5054 06af 54       		.byte	0x54
 5055 06b0 24000000 		.4byte	.LVL195
 5056 06b4 28000000 		.4byte	.LFE24
 5057 06b8 0100     		.2byte	0x1
 5058 06ba 50       		.byte	0x50
 5059 06bb 00000000 		.4byte	0
 5060 06bf 00000000 		.4byte	0
 5061              	.LLST42:
 5062 06c3 1C000000 		.4byte	.LVL199
 5063 06c7 1F000000 		.4byte	.LVL200-1
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 128


 5064 06cb 0100     		.2byte	0x1
 5065 06cd 50       		.byte	0x50
 5066 06ce 1F000000 		.4byte	.LVL200-1
 5067 06d2 24000000 		.4byte	.LVL201
 5068 06d6 0100     		.2byte	0x1
 5069 06d8 54       		.byte	0x54
 5070 06d9 24000000 		.4byte	.LVL201
 5071 06dd 28000000 		.4byte	.LFE25
 5072 06e1 0100     		.2byte	0x1
 5073 06e3 50       		.byte	0x50
 5074 06e4 00000000 		.4byte	0
 5075 06e8 00000000 		.4byte	0
 5076              		.section	.debug_aranges,"",%progbits
 5077 0000 E4000000 		.4byte	0xe4
 5078 0004 0200     		.2byte	0x2
 5079 0006 00000000 		.4byte	.Ldebug_info0
 5080 000a 04       		.byte	0x4
 5081 000b 00       		.byte	0
 5082 000c 0000     		.2byte	0
 5083 000e 0000     		.2byte	0
 5084 0010 00000000 		.4byte	.LFB21
 5085 0014 D0000000 		.4byte	.LFE21-.LFB21
 5086 0018 00000000 		.4byte	.LFB22
 5087 001c 4C000000 		.4byte	.LFE22-.LFB22
 5088 0020 00000000 		.4byte	.LFB19
 5089 0024 28030000 		.4byte	.LFE19-.LFB19
 5090 0028 00000000 		.4byte	.LFB0
 5091 002c 04010000 		.4byte	.LFE0-.LFB0
 5092 0030 00000000 		.4byte	.LFB1
 5093 0034 D4000000 		.4byte	.LFE1-.LFB1
 5094 0038 00000000 		.4byte	.LFB2
 5095 003c 28000000 		.4byte	.LFE2-.LFB2
 5096 0040 00000000 		.4byte	.LFB3
 5097 0044 E4000000 		.4byte	.LFE3-.LFB3
 5098 0048 00000000 		.4byte	.LFB4
 5099 004c 18000000 		.4byte	.LFE4-.LFB4
 5100 0050 00000000 		.4byte	.LFB5
 5101 0054 18000000 		.4byte	.LFE5-.LFB5
 5102 0058 00000000 		.4byte	.LFB6
 5103 005c 74000000 		.4byte	.LFE6-.LFB6
 5104 0060 00000000 		.4byte	.LFB7
 5105 0064 24000000 		.4byte	.LFE7-.LFB7
 5106 0068 00000000 		.4byte	.LFB8
 5107 006c 10000000 		.4byte	.LFE8-.LFB8
 5108 0070 00000000 		.4byte	.LFB9
 5109 0074 10000000 		.4byte	.LFE9-.LFB9
 5110 0078 00000000 		.4byte	.LFB10
 5111 007c 2C000000 		.4byte	.LFE10-.LFB10
 5112 0080 00000000 		.4byte	.LFB11
 5113 0084 48000000 		.4byte	.LFE11-.LFB11
 5114 0088 00000000 		.4byte	.LFB12
 5115 008c 50000000 		.4byte	.LFE12-.LFB12
 5116 0090 00000000 		.4byte	.LFB13
 5117 0094 6C000000 		.4byte	.LFE13-.LFB13
 5118 0098 00000000 		.4byte	.LFB14
 5119 009c 0C000000 		.4byte	.LFE14-.LFB14
 5120 00a0 00000000 		.4byte	.LFB15
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 129


 5121 00a4 0C000000 		.4byte	.LFE15-.LFB15
 5122 00a8 00000000 		.4byte	.LFB16
 5123 00ac 24000000 		.4byte	.LFE16-.LFB16
 5124 00b0 00000000 		.4byte	.LFB17
 5125 00b4 28000000 		.4byte	.LFE17-.LFB17
 5126 00b8 00000000 		.4byte	.LFB18
 5127 00bc 74000000 		.4byte	.LFE18-.LFB18
 5128 00c0 00000000 		.4byte	.LFB20
 5129 00c4 64000000 		.4byte	.LFE20-.LFB20
 5130 00c8 00000000 		.4byte	.LFB23
 5131 00cc 28000000 		.4byte	.LFE23-.LFB23
 5132 00d0 00000000 		.4byte	.LFB24
 5133 00d4 28000000 		.4byte	.LFE24-.LFB24
 5134 00d8 00000000 		.4byte	.LFB25
 5135 00dc 28000000 		.4byte	.LFE25-.LFB25
 5136 00e0 00000000 		.4byte	0
 5137 00e4 00000000 		.4byte	0
 5138              		.section	.debug_ranges,"",%progbits
 5139              	.Ldebug_ranges0:
 5140 0000 00000000 		.4byte	.LFB21
 5141 0004 D0000000 		.4byte	.LFE21
 5142 0008 00000000 		.4byte	.LFB22
 5143 000c 4C000000 		.4byte	.LFE22
 5144 0010 00000000 		.4byte	.LFB19
 5145 0014 28030000 		.4byte	.LFE19
 5146 0018 00000000 		.4byte	.LFB0
 5147 001c 04010000 		.4byte	.LFE0
 5148 0020 00000000 		.4byte	.LFB1
 5149 0024 D4000000 		.4byte	.LFE1
 5150 0028 00000000 		.4byte	.LFB2
 5151 002c 28000000 		.4byte	.LFE2
 5152 0030 00000000 		.4byte	.LFB3
 5153 0034 E4000000 		.4byte	.LFE3
 5154 0038 00000000 		.4byte	.LFB4
 5155 003c 18000000 		.4byte	.LFE4
 5156 0040 00000000 		.4byte	.LFB5
 5157 0044 18000000 		.4byte	.LFE5
 5158 0048 00000000 		.4byte	.LFB6
 5159 004c 74000000 		.4byte	.LFE6
 5160 0050 00000000 		.4byte	.LFB7
 5161 0054 24000000 		.4byte	.LFE7
 5162 0058 00000000 		.4byte	.LFB8
 5163 005c 10000000 		.4byte	.LFE8
 5164 0060 00000000 		.4byte	.LFB9
 5165 0064 10000000 		.4byte	.LFE9
 5166 0068 00000000 		.4byte	.LFB10
 5167 006c 2C000000 		.4byte	.LFE10
 5168 0070 00000000 		.4byte	.LFB11
 5169 0074 48000000 		.4byte	.LFE11
 5170 0078 00000000 		.4byte	.LFB12
 5171 007c 50000000 		.4byte	.LFE12
 5172 0080 00000000 		.4byte	.LFB13
 5173 0084 6C000000 		.4byte	.LFE13
 5174 0088 00000000 		.4byte	.LFB14
 5175 008c 0C000000 		.4byte	.LFE14
 5176 0090 00000000 		.4byte	.LFB15
 5177 0094 0C000000 		.4byte	.LFE15
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 130


 5178 0098 00000000 		.4byte	.LFB16
 5179 009c 24000000 		.4byte	.LFE16
 5180 00a0 00000000 		.4byte	.LFB17
 5181 00a4 28000000 		.4byte	.LFE17
 5182 00a8 00000000 		.4byte	.LFB18
 5183 00ac 74000000 		.4byte	.LFE18
 5184 00b0 00000000 		.4byte	.LFB20
 5185 00b4 64000000 		.4byte	.LFE20
 5186 00b8 00000000 		.4byte	.LFB23
 5187 00bc 28000000 		.4byte	.LFE23
 5188 00c0 00000000 		.4byte	.LFB24
 5189 00c4 28000000 		.4byte	.LFE24
 5190 00c8 00000000 		.4byte	.LFB25
 5191 00cc 28000000 		.4byte	.LFE25
 5192 00d0 00000000 		.4byte	0
 5193 00d4 00000000 		.4byte	0
 5194              		.section	.debug_line,"",%progbits
 5195              	.Ldebug_line0:
 5196 0000 FA030000 		.section	.debug_str,"MS",%progbits,1
 5196      0200A700 
 5196      00000201 
 5196      FB0E0D00 
 5196      01010101 
 5197              	.LASF37:
 5198 0000 4252414B 		.ascii	"BRAKE_ADC_SetDSMRef0Reg\000"
 5198      455F4144 
 5198      435F5365 
 5198      7444534D 
 5198      52656630 
 5199              	.LASF11:
 5200 0018 75696E74 		.ascii	"uint16\000"
 5200      313600
 5201              	.LASF80:
 5202 001f 4252414B 		.ascii	"BRAKE_ADC_Read16\000"
 5202      455F4144 
 5202      435F5265 
 5202      61643136 
 5202      00
 5203              	.LASF67:
 5204 0030 61646347 		.ascii	"adcGain\000"
 5204      61696E00 
 5205              	.LASF92:
 5206 0038 43794578 		.ascii	"CyExitCriticalSection\000"
 5206      69744372 
 5206      69746963 
 5206      616C5365 
 5206      6374696F 
 5207              	.LASF98:
 5208 004e 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 5208      4320342E 
 5208      382E3420 
 5208      32303134 
 5208      30353236 
 5209 0081 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 5209      20726576 
 5209      6973696F 
 5209      6E203231 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 131


 5209      31333538 
 5210 00b4 67202D66 		.ascii	"g -ffunction-sections\000"
 5210      66756E63 
 5210      74696F6E 
 5210      2D736563 
 5210      74696F6E 
 5211              	.LASF27:
 5212 00ca 696E7075 		.ascii	"inputRange\000"
 5212      7452616E 
 5212      676500
 5213              	.LASF97:
 5214 00d5 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetModeRegister\000"
 5214      455F4144 
 5214      435F7468 
 5214      6541434C 
 5214      4B5F5365 
 5215              	.LASF24:
 5216 00f7 67636F72 		.ascii	"gcor\000"
 5216      00
 5217              	.LASF44:
 5218 00fc 4252414B 		.ascii	"BRAKE_ADC_Stop\000"
 5218      455F4144 
 5218      435F5374 
 5218      6F7000
 5219              	.LASF62:
 5220 010b 4252414B 		.ascii	"BRAKE_ADC_GetResult16\000"
 5220      455F4144 
 5220      435F4765 
 5220      74526573 
 5220      756C7431 
 5221              	.LASF8:
 5222 0121 6C6F6E67 		.ascii	"long long unsigned int\000"
 5222      206C6F6E 
 5222      6720756E 
 5222      7369676E 
 5222      65642069 
 5223              	.LASF42:
 5224 0138 4252414B 		.ascii	"BRAKE_ADC_Enable\000"
 5224      455F4144 
 5224      435F456E 
 5224      61626C65 
 5224      00
 5225              	.LASF29:
 5226 0149 69646561 		.ascii	"idealOddDecGain\000"
 5226      6C4F6464 
 5226      44656347 
 5226      61696E00 
 5227              	.LASF74:
 5228 0159 75566F6C 		.ascii	"uVolts\000"
 5228      747300
 5229              	.LASF7:
 5230 0160 6C6F6E67 		.ascii	"long long int\000"
 5230      206C6F6E 
 5230      6720696E 
 5230      7400
 5231              	.LASF1:
 5232 016e 7369676E 		.ascii	"signed char\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 132


 5232      65642063 
 5232      68617200 
 5233              	.LASF58:
 5234 017a 4252414B 		.ascii	"BRAKE_ADC_IsEndConversion\000"
 5234      455F4144 
 5234      435F4973 
 5234      456E6443 
 5234      6F6E7665 
 5235              	.LASF45:
 5236 0194 4252414B 		.ascii	"BRAKE_ADC_SetBufferGain\000"
 5236      455F4144 
 5236      435F5365 
 5236      74427566 
 5236      66657247 
 5237              	.LASF26:
 5238 01ac 4252414B 		.ascii	"BRAKE_ADC_GCOR_STRUCT\000"
 5238      455F4144 
 5238      435F4743 
 5238      4F525F53 
 5238      54525543 
 5239              	.LASF15:
 5240 01c2 696E7433 		.ascii	"int32\000"
 5240      3200
 5241              	.LASF95:
 5242 01c8 4252414B 		.ascii	"BRAKE_ADC_theACLK_SetDividerRegister\000"
 5242      455F4144 
 5242      435F7468 
 5242      6541434C 
 5242      4B5F5365 
 5243              	.LASF76:
 5244 01ed 636F6566 		.ascii	"coefB\000"
 5244      4200
 5245              	.LASF5:
 5246 01f3 6C6F6E67 		.ascii	"long int\000"
 5246      20696E74 
 5246      00
 5247              	.LASF57:
 5248 01fc 4252414B 		.ascii	"BRAKE_ADC_StopConvert\000"
 5248      455F4144 
 5248      435F5374 
 5248      6F70436F 
 5248      6E766572 
 5249              	.LASF20:
 5250 0212 72656731 		.ascii	"reg16\000"
 5250      3600
 5251              	.LASF10:
 5252 0218 75696E74 		.ascii	"uint8\000"
 5252      3800
 5253              	.LASF68:
 5254 021e 4252414B 		.ascii	"BRAKE_ADC_CountsTo_mVolts\000"
 5254      455F4144 
 5254      435F436F 
 5254      756E7473 
 5254      546F5F6D 
 5255              	.LASF91:
 5256 0238 43794465 		.ascii	"CyDelayUs\000"
 5256      6C617955 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 133


 5256      7300
 5257              	.LASF96:
 5258 0242 4252414B 		.ascii	"BRAKE_ADC_Ext_CP_Clk_SetModeRegister\000"
 5258      455F4144 
 5258      435F4578 
 5258      745F4350 
 5258      5F436C6B 
 5259              	.LASF17:
 5260 0267 646F7562 		.ascii	"double\000"
 5260      6C6500
 5261              	.LASF72:
 5262 026e 566F6C74 		.ascii	"Volts\000"
 5262      7300
 5263              	.LASF40:
 5264 0274 4252414B 		.ascii	"BRAKE_ADC_InitConfig\000"
 5264      455F4144 
 5264      435F496E 
 5264      6974436F 
 5264      6E666967 
 5265              	.LASF86:
 5266 0289 4252414B 		.ascii	"BRAKE_ADC_started\000"
 5266      455F4144 
 5266      435F7374 
 5266      61727465 
 5266      6400
 5267              	.LASF12:
 5268 029b 75696E74 		.ascii	"uint32\000"
 5268      333200
 5269              	.LASF81:
 5270 02a2 4252414B 		.ascii	"BRAKE_ADC_Read32\000"
 5270      455F4144 
 5270      435F5265 
 5270      61643332 
 5270      00
 5271              	.LASF102:
 5272 02b3 4379496E 		.ascii	"CyIntSetVector\000"
 5272      74536574 
 5272      56656374 
 5272      6F7200
 5273              	.LASF100:
 5274 02c2 433A5C55 		.ascii	"C:\\Users\\mitchell\\Documents\\fsae\\E-Throttle\\P"
 5274      73657273 
 5274      5C6D6974 
 5274      6368656C 
 5274      6C5C446F 
 5275 02ef 536F435C 		.ascii	"SoC\\E-Throttle.cydsn\000"
 5275      452D5468 
 5275      726F7474 
 5275      6C652E63 
 5275      7964736E 
 5276              	.LASF99:
 5277 0304 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\BRAKE_ADC.c\000"
 5277      6E657261 
 5277      7465645F 
 5277      536F7572 
 5277      63655C50 
 5278              	.LASF38:
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 134


 5279 0329 76616C75 		.ascii	"value\000"
 5279      6500
 5280              	.LASF59:
 5281 032f 7265744D 		.ascii	"retMode\000"
 5281      6F646500 
 5282              	.LASF78:
 5283 0337 72657374 		.ascii	"restart\000"
 5283      61727400 
 5284              	.LASF9:
 5285 033f 756E7369 		.ascii	"unsigned int\000"
 5285      676E6564 
 5285      20696E74 
 5285      00
 5286              	.LASF63:
 5287 034c 4252414B 		.ascii	"BRAKE_ADC_GetResult32\000"
 5287      455F4144 
 5287      435F4765 
 5287      74526573 
 5287      756C7433 
 5288              	.LASF71:
 5289 0362 4252414B 		.ascii	"BRAKE_ADC_CountsTo_Volts\000"
 5289      455F4144 
 5289      435F436F 
 5289      756E7473 
 5289      546F5F56 
 5290              	.LASF56:
 5291 037b 4252414B 		.ascii	"BRAKE_ADC_StartConvert\000"
 5291      455F4144 
 5291      435F5374 
 5291      61727443 
 5291      6F6E7665 
 5292              	.LASF6:
 5293 0392 6C6F6E67 		.ascii	"long unsigned int\000"
 5293      20756E73 
 5293      69676E65 
 5293      6420696E 
 5293      7400
 5294              	.LASF101:
 5295 03a4 4379456E 		.ascii	"CyEnterCriticalSection\000"
 5295      74657243 
 5295      72697469 
 5295      63616C53 
 5295      65637469 
 5296              	.LASF4:
 5297 03bb 73686F72 		.ascii	"short unsigned int\000"
 5297      7420756E 
 5297      7369676E 
 5297      65642069 
 5297      6E7400
 5298              	.LASF13:
 5299 03ce 696E7438 		.ascii	"int8\000"
 5299      00
 5300              	.LASF84:
 5301 03d3 4252414B 		.ascii	"BRAKE_ADC_convDone\000"
 5301      455F4144 
 5301      435F636F 
 5301      6E76446F 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 135


 5301      6E6500
 5302              	.LASF34:
 5303 03e6 67636F72 		.ascii	"gcorValue\000"
 5303      56616C75 
 5303      6500
 5304              	.LASF43:
 5305 03f0 4252414B 		.ascii	"BRAKE_ADC_Start\000"
 5305      455F4144 
 5305      435F5374 
 5305      61727400 
 5306              	.LASF70:
 5307 0400 6D566F6C 		.ascii	"mVolts\000"
 5307      747300
 5308              	.LASF32:
 5309 0407 666C6173 		.ascii	"flash\000"
 5309      6800
 5310              	.LASF21:
 5311 040d 72656733 		.ascii	"reg32\000"
 5311      3200
 5312              	.LASF41:
 5313 0413 4252414B 		.ascii	"BRAKE_ADC_Init\000"
 5313      455F4144 
 5313      435F496E 
 5313      697400
 5314              	.LASF93:
 5315 0422 4252414B 		.ascii	"BRAKE_ADC_AMux_Select\000"
 5315      455F4144 
 5315      435F414D 
 5315      75785F53 
 5315      656C6563 
 5316              	.LASF79:
 5317 0438 4252414B 		.ascii	"BRAKE_ADC_Read8\000"
 5317      455F4144 
 5317      435F5265 
 5317      61643800 
 5318              	.LASF16:
 5319 0448 666C6F61 		.ascii	"float32\000"
 5319      74333200 
 5320              	.LASF23:
 5321 0450 73697A65 		.ascii	"sizetype\000"
 5321      74797065 
 5321      00
 5322              	.LASF83:
 5323 0459 4252414B 		.ascii	"BRAKE_ADC_initVar\000"
 5323      455F4144 
 5323      435F696E 
 5323      69745661 
 5323      7200
 5324              	.LASF60:
 5325 046b 4252414B 		.ascii	"BRAKE_ADC_GetResult8\000"
 5325      455F4144 
 5325      435F4765 
 5325      74526573 
 5325      756C7438 
 5326              	.LASF54:
 5327 0480 4252414B 		.ascii	"BRAKE_ADC_ReadGCOR\000"
 5327      455F4144 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 136


 5327      435F5265 
 5327      61644743 
 5327      4F5200
 5328              	.LASF49:
 5329 0493 636F6865 		.ascii	"coherency\000"
 5329      72656E63 
 5329      7900
 5330              	.LASF103:
 5331 049d 4379496E 		.ascii	"CyIntSetPriority\000"
 5331      74536574 
 5331      5072696F 
 5331      72697479 
 5331      00
 5332              	.LASF46:
 5333 04ae 6761696E 		.ascii	"gain\000"
 5333      00
 5334              	.LASF0:
 5335 04b3 666C6F61 		.ascii	"float\000"
 5335      7400
 5336              	.LASF48:
 5337 04b9 4252414B 		.ascii	"BRAKE_ADC_SetCoherency\000"
 5337      455F4144 
 5337      435F5365 
 5337      74436F68 
 5337      6572656E 
 5338              	.LASF19:
 5339 04d0 72656738 		.ascii	"reg8\000"
 5339      00
 5340              	.LASF28:
 5341 04d5 69646561 		.ascii	"idealDecGain\000"
 5341      6C446563 
 5341      4761696E 
 5341      00
 5342              	.LASF33:
 5343 04e2 6E6F726D 		.ascii	"normalised\000"
 5343      616C6973 
 5343      656400
 5344              	.LASF90:
 5345 04ed 43794861 		.ascii	"CyHalt\000"
 5345      6C7400
 5346              	.LASF2:
 5347 04f4 756E7369 		.ascii	"unsigned char\000"
 5347      676E6564 
 5347      20636861 
 5347      7200
 5348              	.LASF85:
 5349 0502 4252414B 		.ascii	"BRAKE_ADC_stopConversion\000"
 5349      455F4144 
 5349      435F7374 
 5349      6F70436F 
 5349      6E766572 
 5350              	.LASF3:
 5351 051b 73686F72 		.ascii	"short int\000"
 5351      7420696E 
 5351      7400
 5352              	.LASF35:
 5353 0525 67636F72 		.ascii	"gcorTmp\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 137


 5353      546D7000 
 5354              	.LASF94:
 5355 052d 4252414B 		.ascii	"BRAKE_ADC_Ext_CP_Clk_SetDividerRegister\000"
 5355      455F4144 
 5355      435F4578 
 5355      745F4350 
 5355      5F436C6B 
 5356              	.LASF64:
 5357 0555 4252414B 		.ascii	"BRAKE_ADC_SetOffset\000"
 5357      455F4144 
 5357      435F5365 
 5357      744F6666 
 5357      73657400 
 5358              	.LASF30:
 5359 0569 7265736F 		.ascii	"resolution\000"
 5359      6C757469 
 5359      6F6E00
 5360              	.LASF75:
 5361 0574 636F6566 		.ascii	"coefA\000"
 5361      4100
 5362              	.LASF53:
 5363 057a 4252414B 		.ascii	"BRAKE_ADC_SetGCOR\000"
 5363      455F4144 
 5363      435F5365 
 5363      7447434F 
 5363      5200
 5364              	.LASF18:
 5365 058c 63686172 		.ascii	"char\000"
 5365      00
 5366              	.LASF55:
 5367 0591 6756616C 		.ascii	"gValue\000"
 5367      756500
 5368              	.LASF22:
 5369 0598 63796973 		.ascii	"cyisraddress\000"
 5369      72616464 
 5369      72657373 
 5369      00
 5370              	.LASF31:
 5371 05a5 636F6E66 		.ascii	"config\000"
 5371      696700
 5372              	.LASF36:
 5373 05ac 4252414B 		.ascii	"BRAKE_ADC_GainCompensation\000"
 5373      455F4144 
 5373      435F4761 
 5373      696E436F 
 5373      6D70656E 
 5374              	.LASF25:
 5375 05c7 6776616C 		.ascii	"gval\000"
 5375      00
 5376              	.LASF66:
 5377 05cc 4252414B 		.ascii	"BRAKE_ADC_SetGain\000"
 5377      455F4144 
 5377      435F5365 
 5377      74476169 
 5377      6E00
 5378              	.LASF52:
 5379 05de 746D7056 		.ascii	"tmpValue\000"
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 138


 5379      616C7565 
 5379      00
 5380              	.LASF73:
 5381 05e7 4252414B 		.ascii	"BRAKE_ADC_CountsTo_uVolts\000"
 5381      455F4144 
 5381      435F436F 
 5381      756E7473 
 5381      546F5F75 
 5382              	.LASF65:
 5383 0601 6F666673 		.ascii	"offset\000"
 5383      657400
 5384              	.LASF69:
 5385 0608 61646343 		.ascii	"adcCounts\000"
 5385      6F756E74 
 5385      7300
 5386              	.LASF39:
 5387 0612 656E6162 		.ascii	"enableInterrupts\000"
 5387      6C65496E 
 5387      74657272 
 5387      75707473 
 5387      00
 5388              	.LASF51:
 5389 0623 73746174 		.ascii	"status\000"
 5389      757300
 5390              	.LASF88:
 5391 062a 4252414B 		.ascii	"BRAKE_ADC_Offset\000"
 5391      455F4144 
 5391      435F4F66 
 5391      66736574 
 5391      00
 5392              	.LASF77:
 5393 063b 4252414B 		.ascii	"BRAKE_ADC_SelectConfiguration\000"
 5393      455F4144 
 5393      435F5365 
 5393      6C656374 
 5393      436F6E66 
 5394              	.LASF50:
 5395 0659 6761696E 		.ascii	"gainAdjust\000"
 5395      41646A75 
 5395      737400
 5396              	.LASF14:
 5397 0664 696E7431 		.ascii	"int16\000"
 5397      3600
 5398              	.LASF87:
 5399 066a 4252414B 		.ascii	"BRAKE_ADC_Config\000"
 5399      455F4144 
 5399      435F436F 
 5399      6E666967 
 5399      00
 5400              	.LASF82:
 5401 067b 4252414B 		.ascii	"BRAKE_ADC_gcor\000"
 5401      455F4144 
 5401      435F6763 
 5401      6F7200
 5402              	.LASF89:
 5403 068a 4252414B 		.ascii	"BRAKE_ADC_CountsPerVolt\000"
 5403      455F4144 
ARM GAS  C:\Users\mitchell\AppData\Local\Temp\ccAjblcX.s 			page 139


 5403      435F436F 
 5403      756E7473 
 5403      50657256 
 5404              	.LASF47:
 5405 06a2 746D7052 		.ascii	"tmpReg\000"
 5405      656700
 5406              	.LASF61:
 5407 06a9 72657375 		.ascii	"result\000"
 5407      6C7400
 5408              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
