{"vcs1":{"timestamp_begin":1739436750.770703456, "rt":0.27, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739436751.125843690, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739436751.451423073, "rt":0.16, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739436750.540252787}
{"VCS_COMP_START_TIME": 1739436750.540252787}
{"VCS_COMP_END_TIME": 1739436751.679541599}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150348}}
