NDSearch.OnPrefixDataLoaded("has",["Function"],[["has_child",,[["uvm_component",,,,0,"File12:uvm_component.svh:uvm_component.has_child","SystemVerilogClass:uvm_component:has_child"]]],["has_coverage",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.has_coverage","SystemVerilogClass:uvm_mem:has_coverage"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.has_coverage","SystemVerilogClass:uvm_reg:has_coverage"],["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.has_coverage","SystemVerilogClass:uvm_reg_block:has_coverage"]]],["has_do_available",,[["uvm_sequencer_base",,,,0,"File15:uvm_sequencer_base.svh:uvm_sequencer_base.has_do_available","SystemVerilogClass:uvm_sequencer_base:has_do_available"],["uvm_sqr_if_base#",,,,0,"File9:uvm_sqr_ifs.svh:uvm_sqr_if_base_.has_do_available","SystemVerilogClass:uvm_sqr_if_base_:has_do_available"]]],["has_hdl_path",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.has_hdl_path","SystemVerilogClass:uvm_mem:has_hdl_path"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.has_hdl_path","SystemVerilogClass:uvm_reg:has_hdl_path"],["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.has_hdl_path","SystemVerilogClass:uvm_reg_block:has_hdl_path"],["uvm_reg_file",,,,0,"File18:uvm_reg_file.svh:uvm_reg_file.has_hdl_path","SystemVerilogClass:uvm_reg_file:has_hdl_path"]]],["has_lock",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.has_lock","SystemVerilogClass:uvm_sequence_base:has_lock"],["uvm_sequencer_base",,,,0,"File15:uvm_sequencer_base.svh:uvm_sequencer_base.has_lock","SystemVerilogClass:uvm_sequencer_base:has_lock"]]],["has_reset",,[["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.has_reset","SystemVerilogClass:uvm_reg:has_reset"],["uvm_reg_field",,,,0,"File18:uvm_reg_field.svh:uvm_reg_field.has_reset","SystemVerilogClass:uvm_reg_field:has_reset"]]]]);