{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600701119869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600701119869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 21 09:11:59 2020 " "Processing started: Mon Sep 21 09:11:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600701119869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1600701119869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile_2D_memory -c regfile_2D_memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile_2D_memory -c regfile_2D_memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1600701119869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1600701120601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_2D_memory " "Found entity 1: regfile_2D_memory" {  } { { "regfile_2D_memory.v" "" { Text "D:/Documents/GitHub/ECE3710Project/lab2/regfile_2D_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600701131342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600701131342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_register.v 1 1 " "Found 1 design units, including 1 entities, in source file f_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_register " "Found entity 1: f_register" {  } { { "f_register.v" "" { Text "D:/Documents/GitHub/ECE3710Project/lab2/f_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600701131352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600701131352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile_2d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile_2d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile_2D_memory " "Found entity 1: tb_regfile_2D_memory" {  } { { "tb_regfile_2D_memory.v" "" { Text "D:/Documents/GitHub/ECE3710Project/lab2/tb_regfile_2D_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600701131360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600701131360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm.v(54) " "Verilog HDL warning at fsm.v(54): extended using \"x\" or \"z\"" {  } { { "fsm.v" "" { Text "D:/Documents/GitHub/ECE3710Project/lab2/fsm.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1600701131366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.v" "" { Text "D:/Documents/GitHub/ECE3710Project/lab2/fsm.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600701131369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600701131369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile_2D_memory " "Elaborating entity \"regfile_2D_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1600701131446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/ECE3710Project/lab2/output_files/regfile_2D_memory.map.smsg " "Generated suppressed messages file D:/Documents/GitHub/ECE3710Project/lab2/output_files/regfile_2D_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1600701131583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600701131594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 21 09:12:11 2020 " "Processing ended: Mon Sep 21 09:12:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600701131594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600701131594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600701131594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1600701131594 ""}
