Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado_2019_2_/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4e0a5e9a2e3743948d3f7504abe99168 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sequence_detector_top_tb_func_synth xil_defaultlib.sequence_detector_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sequence_detector_1
Compiling module xil_defaultlib.sequence_detector_2
Compiling module xil_defaultlib.sequence_detector_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sequence_detector_top_tb_func_synth
