0.6
2018.3
Dec  7 2018
00:33:28
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v,1619438196,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v,,Alu,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Aluctr.v,1619180673,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v,,Aluctr,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Ctr.v,1619450101,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v,,Ctr,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v,1619568485,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Top.v,,Registers,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v,1619169168,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v,,dataMemory,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/signext.v,1619165931,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sim_1/new/Top_tb.v,,signext,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sim_1/new/Top_tb.v,1619169488,verilog,,,,Top_tb,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/InstMemory.v,1618364325,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v,,InstMemory,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux.v,1618361677,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v,,Mux,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Mux_.v,1617764975,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/Registers.v,,Mux_,,,,,,,,
D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab05/lab05.srcs/sources_1/new/Top.v,1619181973,verilog,,D:/Github/Computer-Architecture/Polaris_519030910245/Polaris_519030910245/lab04/lab04.srcs/sources_1/new/dataMemory.v,,Top,,,,,,,,
