// Seed: 1551873929
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2
    , id_4
);
endmodule
module module_1 #(
    parameter id_5 = 32'd57,
    parameter id_7 = 32'd27
) (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wire _id_5
);
  wire _id_7;
  tri0 [1 : -1 'b0] id_8;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  integer [id_5 : id_7] id_9;
  ;
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    input wire id_8,
    output uwire id_9,
    output wand id_10,
    input wire id_11,
    output wire id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri id_18
);
  logic id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6
  );
  assign id_5 = 1 == -1;
  wire id_21;
  ;
endmodule
