<profile>

<section name = "Vivado HLS Report for 'HoughLines_Core'" level="0">
<item name = "Date">Tue Sep 25 14:18:00 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.680, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="HoughLinesStandard_U0">HoughLinesStandard, ?, ?, ?, ?, none</column>
<column name="Mat2Array2D_U0">Mat2Array2D, 1, 77521, 1, 77521, none</column>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 3, 78483, 3, 78483, none</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 1, 105, 1, 105, none</column>
<column name="Array2Mat_U0">Array2Mat, 1, 104, 1, 104, none</column>
<column name="Block_Mat_exit6_proc_U0">Block_Mat_exit6_proc, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 32</column>
<column name="FIFO">0, -, 70, 456</column>
<column name="Instance">1026, 56, 7408, 14164</column>
<column name="Memory">66, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 6, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">37, 1, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 0, 0, 249, 529</column>
<column name="Array2Mat_U0">Array2Mat, 0, 0, 78, 225</column>
<column name="Block_Mat_exit6_proc_U0">Block_Mat_exit6_proc, 0, 0, 2, 74</column>
<column name="HoughLinesStandard_U0">HoughLinesStandard, 1026, 56, 6531, 12411</column>
<column name="HoughLines_Core_ctrl_s_axi_U">HoughLines_Core_ctrl_s_axi, 0, 0, 150, 232</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 0, 0, 203, 425</column>
<column name="Mat2Array2D_U0">Mat2Array2D, 0, 0, 195, 268</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="edge_val_U">HoughLines_Core_etde, 64, 0, 0, 76800, 8, 2, 1228800</column>
<column name="lines_U">HoughLines_Core_ludo, 2, 0, 0, 100, 32, 2, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dst_cols_V_c21_U">0, 5, 20, 2, 8, 16</column>
<column name="dst_cols_V_c_U">0, 5, 20, 5, 8, 40</column>
<column name="dst_data_stream_0_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dst_data_stream_1_V_U">0, 5, 28, 2, 16, 32</column>
<column name="dst_rows_V_c20_U">0, 5, 16, 2, 1, 2</column>
<column name="dst_rows_V_c_U">0, 5, 16, 5, 1, 5</column>
<column name="edge_cols_c_U">0, 5, 44, 4, 32, 128</column>
<column name="edge_rows_c_U">0, 5, 44, 4, 32, 128</column>
<column name="src_cols_V_c19_U">0, 5, 44, 2, 32, 64</column>
<column name="src_cols_V_c_U">0, 5, 44, 2, 32, 64</column>
<column name="src_data_stream_0_V_U">0, 5, 20, 2, 8, 16</column>
<column name="src_rows_V_c18_U">0, 5, 44, 2, 32, 64</column>
<column name="src_rows_V_c_U">0, 5, 44, 2, 32, 64</column>
<column name="thresh_c_U">0, 5, 44, 4, 32, 128</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_Mat_exit6_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIvideo2Mat_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_Mat_exit6_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_AXIvideo2Mat_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_Mat_exit6_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Block_Mat_exit6_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_Mat_exit6_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Block_Mat_exit6_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_Mat_exit6_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, HoughLines_Core, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, HoughLines_Core, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, HoughLines_Core, return value</column>
<column name="src_axis_TDATA">in, 8, axis, src_axis_V_data_V, pointer</column>
<column name="src_axis_TKEEP">in, 1, axis, src_axis_V_keep_V, pointer</column>
<column name="src_axis_TSTRB">in, 1, axis, src_axis_V_strb_V, pointer</column>
<column name="src_axis_TUSER">in, 1, axis, src_axis_V_user_V, pointer</column>
<column name="src_axis_TLAST">in, 1, axis, src_axis_V_last_V, pointer</column>
<column name="src_axis_TID">in, 1, axis, src_axis_V_id_V, pointer</column>
<column name="src_axis_TDEST">in, 1, axis, src_axis_V_dest_V, pointer</column>
<column name="src_axis_TVALID">in, 1, axis, src_axis_V_dest_V, pointer</column>
<column name="src_axis_TREADY">out, 1, axis, src_axis_V_dest_V, pointer</column>
<column name="dst_axis_TDATA">out, 32, axis, dst_axis_V_data_V, pointer</column>
<column name="dst_axis_TKEEP">out, 4, axis, dst_axis_V_keep_V, pointer</column>
<column name="dst_axis_TSTRB">out, 4, axis, dst_axis_V_strb_V, pointer</column>
<column name="dst_axis_TUSER">out, 1, axis, dst_axis_V_user_V, pointer</column>
<column name="dst_axis_TLAST">out, 1, axis, dst_axis_V_last_V, pointer</column>
<column name="dst_axis_TID">out, 1, axis, dst_axis_V_id_V, pointer</column>
<column name="dst_axis_TDEST">out, 1, axis, dst_axis_V_dest_V, pointer</column>
<column name="dst_axis_TVALID">out, 1, axis, dst_axis_V_dest_V, pointer</column>
<column name="dst_axis_TREADY">in, 1, axis, dst_axis_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
