Flow report for Virtual_JTAG_v1
Fri Aug  4 14:51:17 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Aug  4 14:51:17 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Virtual_JTAG_v1                             ;
; Top-level Entity Name              ; Virtual_JTAG_v1                             ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,306 / 49,760 ( 5 % )                      ;
;     Total combinational functions  ; 1,347 / 49,760 ( 3 % )                      ;
;     Dedicated logic registers      ; 1,783 / 49,760 ( 4 % )                      ;
; Total registers                    ; 1850                                        ;
; Total pins                         ; 110 / 360 ( 31 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 27,264 / 1,677,312 ( 2 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/04/2017 14:49:44 ;
; Main task         ; Compilation         ;
; Revision Name     ; Virtual_JTAG_v1     ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                                                                   ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 114749777876579.150185098427967                                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; Qsys/Qsys/synthesis/../Qsys.cmp                                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; Qsys/Qsys/synthesis/../../Qsys.qsys                                                                                                                                                                                                                                                                     ; --            ; --          ; --               ;
; MISC_FILE                           ; vJtag/vJTAG/synthesis/../vJTAG.cmp                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; vJtag/vJTAG/synthesis/../../vJTAG.qsys                                                                                                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; PLL/PLL_bb.v                                                                                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; PLL/PLL.ppf                                                                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                           ; RAM/RAM_bb.v                                                                                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                     ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                   ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; SLD_FILE                            ; Qsys/Qsys/synthesis/Qsys.debuginfo                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; SLD_FILE                            ; vJtag/vJTAG/synthesis/vJTAG.debuginfo                                                                                                                                                                                                                                                                   ; --            ; --          ; --               ;
; SLD_FILE                            ; db/stp2_auto_stripped.stp                                                                                                                                                                                                                                                                               ; --            ; --          ; --               ;
; SLD_INFO                            ; QSYS_NAME Qsys HAS_SOPCINFO 1 GENERATION_ID 1501585114                                                                                                                                                                                                                                                  ; --            ; Qsys        ; --               ;
; SLD_INFO                            ; QSYS_NAME vJTAG HAS_SOPCINFO 1 GENERATION_ID 1501230819                                                                                                                                                                                                                                                 ; --            ; vJTAG       ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=85                                                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=85                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=85                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=276                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SOPCINFO_FILE                       ; Qsys/Qsys/synthesis/../../Qsys.sopcinfo                                                                                                                                                                                                                                                                 ; --            ; --          ; --               ;
; SOPCINFO_FILE                       ; vJtag/vJTAG/synthesis/../../vJTAG.sopcinfo                                                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; USE_SIGNALTAP_FILE                  ; output_files/stp2.stp                                                                                                                                                                                                                                                                                   ; --            ; --          ; --               ;
; VERILOG_INPUT_VERSION               ; SystemVerilog_2005                                                                                                                                                                                                                                                                                      ; Verilog_2001  ; --          ; --               ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                                                                                                                                                                                                                                                                                     ; --            ; --          ; --               ;
+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:46     ; 1.0                     ; 1083 MB             ; 00:01:29                           ;
; Fitter                    ; 00:00:25     ; 1.1                     ; 1339 MB             ; 00:00:30                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 854 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.3                     ; 914 MB              ; 00:00:07                           ;
; Total                     ; 00:01:21     ; --                      ; --                  ; 00:02:11                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                ;
+---------------------------+-------------------+---------------+---------------+----------------+
; Module Name               ; Machine Hostname  ; OS Name       ; OS Version    ; Processor type ;
+---------------------------+-------------------+---------------+---------------+----------------+
; Analysis & Synthesis      ; misha-SVT13116FGS ; elementary OS ; elementary OS ; x86_64         ;
; Fitter                    ; misha-SVT13116FGS ; elementary OS ; elementary OS ; x86_64         ;
; Assembler                 ; misha-SVT13116FGS ; elementary OS ; elementary OS ; x86_64         ;
; TimeQuest Timing Analyzer ; misha-SVT13116FGS ; elementary OS ; elementary OS ; x86_64         ;
+---------------------------+-------------------+---------------+---------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1
quartus_fit --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1
quartus_asm --read_settings_files=off --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1
quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1
quartus_eda --read_settings_files=on --write_settings_files=off Virtual_JTAG_v1 -c Virtual_JTAG_v1



