build_test_verilog:
	iverilog regi.v mux.v buff.v alu.v datapath.v fsm.v gcd_module.v gcd_tb.v
	./a.out
	echo "Done..."
