read -sv run_verilog_mid/adder_32b_20_66_d45d6c3f6adecc0478d8c40362282812.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_66_d45d6c3f6adecc0478d8c40362282812_yosys.v
