# system info SoC on 2025.12.22.23:48:28
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1766427494
#
#
# Files generated for SoC on 2025.12.22.23:48:28
files:
filepath,kind,attributes,module,is_top
SoC/simulation/SoC.v,VERILOG,,SoC,true
SoC/simulation/submodules/SoC_sdram_controller.v,VERILOG,,SoC_sdram_controller,false
SoC/simulation/submodules/SoC_cpu.sdc,SDC,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_sysclk.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_tck.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_jtag_debug_module_wrapper.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_nios2_waves.do,OTHER,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_ociram_default_contents.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_oci_test_bench.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_a.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.dat,DAT,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.hex,HEX,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_rf_ram_b.mif,MIF,,SoC_cpu,false
SoC/simulation/submodules/SoC_cpu_test_bench.v,VERILOG,,SoC_cpu,false
SoC/simulation/submodules/SoC_jtag_uart.v,VERILOG,,SoC_jtag_uart,false
SoC/simulation/submodules/SoC_timer.v,VERILOG,,SoC_timer,false
SoC/simulation/submodules/SoC_sysid.vo,VERILOG,,SoC_sysid,false
SoC/simulation/submodules/SoC_led_out.v,VERILOG,,SoC_led_out,false
SoC/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
SoC/simulation/submodules/SoC_pll.vo,VERILOG,,SoC_pll,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SoC.sdram_controller,SoC_sdram_controller
SoC.cpu,SoC_cpu
SoC.jtag_uart,SoC_jtag_uart
SoC.timer,SoC_timer
SoC.sysid,SoC_sysid
SoC.led_out,SoC_led_out
SoC.mm_clock_crossing_bridge,altera_avalon_mm_clock_crossing_bridge
SoC.pll,SoC_pll
SoC.CRC_CI,SoC_CRC_CI
SoC.timer_0,SoC_timer_0
SoC.cpu_custom_instruction_master_translator,altera_customins_master_translator
SoC.cpu_custom_instruction_master_multi_xconnect,SoC_cpu_custom_instruction_master_multi_xconnect
SoC.cpu_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
SoC.mm_interconnect_0,SoC_mm_interconnect_0
SoC.mm_interconnect_1,SoC_mm_interconnect_1
SoC.irq_mapper,SoC_irq_mapper
SoC.irq_synchronizer,altera_irq_clock_crosser
SoC.rst_controller,altera_reset_controller
SoC.rst_controller_001,altera_reset_controller
SoC.rst_controller_002,altera_reset_controller
