
---------- Begin Simulation Statistics ----------
final_tick                               2541827549500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   214484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.56                       # Real time elapsed on the host
host_tick_rate                              604192391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195203                       # Number of instructions simulated
sim_ops                                       4195203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011818                       # Number of seconds simulated
sim_ticks                                 11817704500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.613949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377608                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846390                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2411                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74726                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802962                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225610                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974838                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63857                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26964                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195203                       # Number of instructions committed
system.cpu.committedOps                       4195203                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.630661                       # CPI: cycles per instruction
system.cpu.discardedOps                        188962                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606640                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451323                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405270                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848728                       # DTB read hits
system.cpu.dtb.read_misses                       6915                       # DTB read misses
system.cpu.dtb.write_accesses                  201370                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602595                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3372920                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658770                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177599                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953820                       # ITB accesses
system.cpu.itb.fetch_acv                          512                       # ITB acv
system.cpu.itb.fetch_hits                      946509                       # ITB hits
system.cpu.itb.fetch_misses                      7311                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.38%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14427                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5134                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10910436500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8980500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17969000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884531000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11821917000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7990075000     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3831842000     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23621764                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85404      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540942     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839160     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592510     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195203                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6891290                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22857455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22857455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22857455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22857455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117217.717949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117217.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117217.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117217.717949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13096480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13096480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13096480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13096480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67161.435897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67161.435897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67161.435897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67161.435897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22507958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22507958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117228.947917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117228.947917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12896983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12896983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67171.786458                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67171.786458                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.265099                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539414848000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.265099                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204069                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204069                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128179                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86555                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40927                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11112768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11112768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6695025                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17819057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157497                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002787                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052722                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157058     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157497                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820810528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376230500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462035000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4475712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471601570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378729389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850330959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471601570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471601570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188712114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188712114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188712114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471601570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378729389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039043073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121182                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10363                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2228                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010823750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760548750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80272                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157015                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.901192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.472406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.524056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34329     42.20%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24371     29.96%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9852     12.11%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4668      5.74%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2360      2.90%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1456      1.79%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          884      1.09%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.72%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2845      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.039082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.404305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.831776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1315     17.97%     17.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5522     75.46%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           286      3.91%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      0.67%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6501     88.84%     88.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.39%     90.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              479      6.55%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              173      2.36%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.77%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9385728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11817699500                       # Total gap between requests
system.mem_ctrls.avgGap                      42479.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418160396.547400534153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376048664.950117886066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644083121.218676567078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504862000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255686750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290402124750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28764.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32254.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396413.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315595140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167712435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560682780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309718260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5167542480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186384000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640043975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.491370                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433698750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10989585750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265350960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141010815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486412500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311101560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5115512310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230198880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481995905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.117532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    547313500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10875971000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11810504500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626725                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626725                       # number of overall hits
system.cpu.icache.overall_hits::total         1626725                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87146                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87146                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87146                       # number of overall misses
system.cpu.icache.overall_misses::total         87146                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5356128500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5356128500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5356128500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5356128500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713871                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050847                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61461.553026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61461.553026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61461.553026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61461.553026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86555                       # number of writebacks
system.cpu.icache.writebacks::total             86555                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87146                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5268983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5268983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5268983500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5268983500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050847                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60461.564501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60461.564501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60461.564501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60461.564501                       # average overall mshr miss latency
system.cpu.icache.replacements                  86555                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626725                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87146                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87146                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5356128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5356128500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61461.553026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61461.553026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5268983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5268983500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60461.564501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60461.564501                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.043679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3514887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3514887                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312073                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312073                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105734                       # number of overall misses
system.cpu.dcache.overall_misses::total        105734                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6786466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6786466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6786466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6786466000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64184.330490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64184.330490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64184.330490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64184.330490                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4404907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4404907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4404907000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4404907000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048704                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63790.233589                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63790.233589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63790.233589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63790.233589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304870500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67112.145642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67112.145642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2680186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2680186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66956.119313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66956.119313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481595500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481595500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61632.067623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61632.067623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724720500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724720500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049421                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59423.942255                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59423.942255                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          897                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71732.998885                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71732.998885                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63447500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080168                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080168                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70732.998885                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70732.998885                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541827549500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.490756                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.937468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.490756                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950167                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3195104186500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747140                       # Number of bytes of host memory used
host_op_rate                                   219639                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.85                       # Real time elapsed on the host
host_tick_rate                              366803736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   389826030                       # Number of instructions simulated
sim_ops                                     389826030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.651021                       # Number of seconds simulated
sim_ticks                                651020576000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.932830                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                57305433                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             85616330                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             154216                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6663034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          73826525                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3761776                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14517698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10755922                       # Number of indirect misses.
system.cpu.branchPred.lookups               105713300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9364291                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       469486                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   384889706                       # Number of instructions committed
system.cpu.committedOps                     384889706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.382510                       # CPI: cycles per instruction
system.cpu.discardedOps                      11725861                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                105515657                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    109315570                       # DTB hits
system.cpu.dtb.data_misses                    1122393                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 71876653                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     72214548                       # DTB read hits
system.cpu.dtb.read_misses                    1087045                       # DTB read misses
system.cpu.dtb.write_accesses                33639004                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    37101022                       # DTB write hits
system.cpu.dtb.write_misses                     35348                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              360436                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          282124977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          82383038                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         38273779                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       616480406                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295638                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               198358962                       # ITB accesses
system.cpu.itb.fetch_acv                          405                       # ITB acv
system.cpu.itb.fetch_hits                   198356162                       # ITB hits
system.cpu.itb.fetch_misses                      2800                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23787      6.96%      7.01% # number of callpals executed
system.cpu.kern.callpal::rdps                    1513      0.44%      7.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.46% # number of callpals executed
system.cpu.kern.callpal::rti                     3641      1.06%      8.52% # number of callpals executed
system.cpu.kern.callpal::callsys                  184      0.05%      8.58% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.58% # number of callpals executed
system.cpu.kern.callpal::rdunique              312628     91.42%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 341957                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1363966                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10220     36.31%     36.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     666      2.37%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17208     61.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28145                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10219     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      666      3.15%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10219     48.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21155                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             636875738500     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82923500      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               797876000      0.12%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12678106000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         650434644000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999902                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.593852                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.751643                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3551                      
system.cpu.kern.mode_good::user                  3551                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3829                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3551                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927396                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962331                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        50227577500      7.72%      7.72% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         600207066500     92.28%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1301893117                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29689082      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               232219089     60.33%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 222603      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                232198      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 42644      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14220      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               74755221     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36955787      9.60%     97.20% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43747      0.01%     97.22% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            43767      0.01%     97.23% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10671348      2.77%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                384889706                       # Class of committed instruction
system.cpu.quiesceCycles                       148035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       685412711                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6491832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12983575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3611194137                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3611194137                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3611194137                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3611194137                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117758.890530                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117758.890530                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117758.890530                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117758.890530                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           103                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    17.166667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2076129651                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2076129651                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2076129651                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2076129651                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67701.351692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67701.351692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67701.351692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67701.351692                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8524467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8524467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115195.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115195.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4824467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4824467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65195.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65195.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3602669670                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3602669670                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117765.091200                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117765.091200                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2071305184                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2071305184                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67707.413180                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67707.413180                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5983590                       # Transaction distribution
system.membus.trans_dist::WriteReq               1600                       # Transaction distribution
system.membus.trans_dist::WriteResp              1600                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1017667                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3729661                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1744412                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            478764                       # Transaction distribution
system.membus.trans_dist::ReadExResp           478764                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3729662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2252724                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11188985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11188985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8194254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8199866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19450183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    477396672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    477396672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    237983232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    237991939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               717346499                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6494562                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004774                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6494414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6494562                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5187000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33233317042                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14791962000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19387005499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      238698368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      174810432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          413508800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    238698368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     238698368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65130688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65130688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3729662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2731413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6461075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1017667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1017667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         366652571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         268517522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             635170093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    366652571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        366652571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100043978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100043978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100043978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        366652571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        268517522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            735214071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4392954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2147973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2720548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149910750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       259525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       259525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14306002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4138413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6461075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4747286                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6461075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4747286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1592554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                354332                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            166312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            249010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            363666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            164257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            200301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            354348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            285113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            488093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            184237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           595442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           268386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           291433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           412280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           441675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            111371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            358615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            313257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            147356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            320739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            608096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             85354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           459249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           283173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           269553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           126357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           435709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           525253                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67596205000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24342605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            158880973750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13884.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32634.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3082899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3099738                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6461075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4747286                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4674842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  187401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  96006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 245391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 265719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 261880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 278720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 262750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 262387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 260504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 259723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 259647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 259398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 259680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 259881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    251                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3078848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    192.518552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.826399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.712781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1146630     37.24%     37.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1214239     39.44%     76.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       308285     10.01%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157559      5.12%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103945      3.38%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36540      1.19%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25694      0.83%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16762      0.54%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69194      2.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3078848                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       259525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.759353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.934889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15130      5.83%      5.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          88540     34.12%     39.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         91520     35.26%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37699     14.53%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20468      7.89%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          3881      1.50%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           683      0.26%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           430      0.17%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           300      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           233      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           150      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           148      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          111      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           85      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           45      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           41      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           42      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           16      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        259525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       259525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.926913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.878295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163391     62.96%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3587      1.38%     64.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57218     22.05%     86.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20789      8.01%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13276      5.12%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              870      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              197      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              105      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        259525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              311585344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               101923456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               281149248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               413508800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            303826304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       431.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    635.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  651020396500                       # Total gap between requests
system.mem_ctrls.avgGap                      58083.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    137470272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    174115072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    281149248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211161178.414121299982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267449414.686395436525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 431859235.121932625771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3729662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2731413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4747286                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68429493500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  90451480250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15743150692250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18347.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33115.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3316242.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11411205120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6065195565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18545764440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11815344720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51391279680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     280896054150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13449291360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       393574135035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.549456                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32504706500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21739120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 596780295000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10571955240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5619116085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16215818220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11116151820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51391279680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     278692163970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15305176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       388911661335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.387664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37342446000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21739120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 591942690250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32192                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32192                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5610                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8707                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967187                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1867500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4010000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159749137                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1542500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1584000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              144000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    653197437000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    197747917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        197747917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    197747917                       # number of overall hits
system.cpu.icache.overall_hits::total       197747917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3729661                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3729661                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3729661                       # number of overall misses
system.cpu.icache.overall_misses::total       3729661                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 177320756500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177320756500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 177320756500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177320756500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    201477578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    201477578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    201477578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    201477578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47543.397778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47543.397778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47543.397778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47543.397778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3729661                       # number of writebacks
system.cpu.icache.writebacks::total           3729661                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3729661                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3729661                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3729661                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3729661                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 173591094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 173591094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 173591094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 173591094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018512                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46543.397510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46543.397510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46543.397510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46543.397510                       # average overall mshr miss latency
system.cpu.icache.replacements                3729661                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    197747917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       197747917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3729661                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3729661                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 177320756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177320756500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    201477578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    201477578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47543.397778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47543.397778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3729661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3729661                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 173591094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 173591094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46543.397510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46543.397510                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           201506442                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3730173                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.020669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         406684818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        406684818                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    102578680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        102578680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    102578680                       # number of overall hits
system.cpu.dcache.overall_hits::total       102578680                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3112706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3112706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3112706                       # number of overall misses
system.cpu.dcache.overall_misses::total       3112706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 204019194500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204019194500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 204019194500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204019194500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    105691386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    105691386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    105691386                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    105691386                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029451                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029451                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65543.997570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65543.997570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65543.997570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65543.997570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       987075                       # number of writebacks
system.cpu.dcache.writebacks::total            987075                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       389290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       389290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       389290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       389290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2723416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2723416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2723416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2723416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2805                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2805                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 177126166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 177126166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 177126166500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 177126166500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241340000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241340000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025768                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025768                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65038.233784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65038.233784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65038.233784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65038.233784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 86039.215686                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 86039.215686                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2731413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     68050563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68050563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2250469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2250469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 150915323000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150915323000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     70301032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70301032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67059.498709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67059.498709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2244758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2244758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 148260136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 148260136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241340000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241340000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031931                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66047.269238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66047.269238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200282.157676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200282.157676                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34528117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34528117                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       862237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       862237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53103871500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53103871500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35390354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35390354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61588.486112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61588.486112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       383579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       383579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       478658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       478658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1600                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1600                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28866030500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28866030500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013525                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013525                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60306.169541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60306.169541                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1580082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1580082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8013                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8013                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    595546000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    595546000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1588095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1588095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005046                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74322.475977                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74322.475977                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8013                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8013                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    587533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    587533000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005046                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005046                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73322.475977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73322.475977                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1587802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1587802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1587802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1587802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 653276637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           108507265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2732437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.710802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220465979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220465979                       # Number of data accesses

---------- End Simulation Statistics   ----------
