<stg><name>mlp_dance3_Pipeline_layer1</name>


<trans_list>

<trans id="327" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %buffer_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %buffer_1_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_1_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %buffer_1_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_1_1_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %buffer_0_7_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_7_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_7_1_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %buffer_0_6_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_6_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_6_1_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %buffer_0_5_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_5_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_5_1_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %buffer_0_4_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_4_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_4_1_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %buffer_0_3_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_3_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_3_1_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %buffer_0_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_2_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_2_1_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %buffer_0_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_1_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_1_1_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %buffer_0_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_0_1_reload

]]></Node>
<StgValue><ssdm name="buffer_0_0_1_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %weights_1_7_2_024_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_2_024

]]></Node>
<StgValue><ssdm name="weights_1_7_2_024_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %weights_1_7_1_023_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_1_023

]]></Node>
<StgValue><ssdm name="weights_1_7_1_023_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %weights_1_7_0_022_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_0_022

]]></Node>
<StgValue><ssdm name="weights_1_7_0_022_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %weights_1_6_2_021_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_2_021

]]></Node>
<StgValue><ssdm name="weights_1_6_2_021_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %weights_1_6_1_020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_1_020

]]></Node>
<StgValue><ssdm name="weights_1_6_1_020_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %weights_1_6_0_019_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_0_019

]]></Node>
<StgValue><ssdm name="weights_1_6_0_019_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %weights_1_5_2_018_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_2_018

]]></Node>
<StgValue><ssdm name="weights_1_5_2_018_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %weights_1_5_1_017_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_1_017

]]></Node>
<StgValue><ssdm name="weights_1_5_1_017_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %weights_1_5_0_016_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_0_016

]]></Node>
<StgValue><ssdm name="weights_1_5_0_016_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %weights_1_4_2_015_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_2_015

]]></Node>
<StgValue><ssdm name="weights_1_4_2_015_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %weights_1_4_1_014_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_1_014

]]></Node>
<StgValue><ssdm name="weights_1_4_1_014_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %weights_1_4_0_013_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_0_013

]]></Node>
<StgValue><ssdm name="weights_1_4_0_013_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %weights_1_3_2_012_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_2_012

]]></Node>
<StgValue><ssdm name="weights_1_3_2_012_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %weights_1_3_1_011_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_1_011

]]></Node>
<StgValue><ssdm name="weights_1_3_1_011_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %weights_1_3_0_010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_0_010

]]></Node>
<StgValue><ssdm name="weights_1_3_0_010_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %weights_1_2_2_09_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_2_09

]]></Node>
<StgValue><ssdm name="weights_1_2_2_09_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %weights_1_2_1_08_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_1_08

]]></Node>
<StgValue><ssdm name="weights_1_2_1_08_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %weights_1_2_0_07_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_0_07

]]></Node>
<StgValue><ssdm name="weights_1_2_0_07_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %weights_1_1_2_06_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_2_06

]]></Node>
<StgValue><ssdm name="weights_1_1_2_06_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %weights_1_1_1_05_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_1_05

]]></Node>
<StgValue><ssdm name="weights_1_1_1_05_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %weights_1_1_0_04_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_0_04

]]></Node>
<StgValue><ssdm name="weights_1_1_0_04_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %weights_1_0_2_03_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_2_03

]]></Node>
<StgValue><ssdm name="weights_1_0_2_03_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %weights_1_0_1_02_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_1_02

]]></Node>
<StgValue><ssdm name="weights_1_0_1_02_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %weights_1_0_0_01_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_0_01

]]></Node>
<StgValue><ssdm name="weights_1_0_0_01_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %buffer_1_0_025_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_0_025

]]></Node>
<StgValue><ssdm name="buffer_1_0_025_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %buffer_1_1_026_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_1_026

]]></Node>
<StgValue><ssdm name="buffer_1_1_026_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %buffer_1_2_027_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_2_027

]]></Node>
<StgValue><ssdm name="buffer_1_2_027_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:39 %bias_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 %buffer_1_2_027_read, i32 %buffer_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 %buffer_1_1_026_read, i32 %buffer_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 %buffer_1_0_025_read, i32 %buffer_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:44 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader1:0 %i_4 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1 %icmp_ln155 = icmp_eq  i2 %i_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3 %add_ln155 = add i2 %i_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4 %br_ln155 = br i1 %icmp_ln155, void %.split7, void %.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:3 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_0_0_01_read, i32 %weights_1_0_1_02_read, i32 %weights_1_0_2_03_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:11 %mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split7:39 %switch_ln158 = switch i2 %i_4, void %branch18, i2 0, void %.split7..split7318_crit_edge, i2 1, void %.split7..split7318_crit_edge36

]]></Node>
<StgValue><ssdm name="switch_ln158"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7318:0 %store_ln155 = store i2 %add_ln155, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.split7318:1 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="109" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:11 %mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="110" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:11 %mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="111" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:11 %mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="112" st_id="5" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:12 %product = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="113" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:4 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_1_0_04_read, i32 %weights_1_1_1_05_read, i32 %weights_1_1_2_06_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:12 %product = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:13 %mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="116" st_id="7" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:12 %product = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:13 %mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:12 %product = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:13 %mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="120" st_id="9" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:12 %product = fadd i32 %mul_i, i32 0

]]></Node>
<StgValue><ssdm name="product"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:13 %mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="122" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:14 %product_1 = fadd i32 %product, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="123" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:5 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_2_0_07_read, i32 %weights_1_2_1_08_read, i32 %weights_1_2_2_09_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:14 %product_1 = fadd i32 %product, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:15 %mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="126" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:14 %product_1 = fadd i32 %product, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:15 %mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="128" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:14 %product_1 = fadd i32 %product, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:15 %mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="130" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:14 %product_1 = fadd i32 %product, i32 %mul_1_i

]]></Node>
<StgValue><ssdm name="product_1"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:15 %mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="132" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:16 %product_2 = fadd i32 %product_1, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="133" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:6 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_3_0_010_read, i32 %weights_1_3_1_011_read, i32 %weights_1_3_2_012_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:16 %product_2 = fadd i32 %product_1, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:17 %mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="136" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:16 %product_2 = fadd i32 %product_1, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:17 %mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="138" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:16 %product_2 = fadd i32 %product_1, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:17 %mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="140" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:16 %product_2 = fadd i32 %product_1, i32 %mul_2_i

]]></Node>
<StgValue><ssdm name="product_2"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:17 %mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="142" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:18 %product_3 = fadd i32 %product_2, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="143" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:7 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_4_0_013_read, i32 %weights_1_4_1_014_read, i32 %weights_1_4_2_015_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:18 %product_3 = fadd i32 %product_2, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:19 %mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="146" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:18 %product_3 = fadd i32 %product_2, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:19 %mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="148" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:18 %product_3 = fadd i32 %product_2, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:19 %mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="150" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:18 %product_3 = fadd i32 %product_2, i32 %mul_3_i

]]></Node>
<StgValue><ssdm name="product_3"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:19 %mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="152" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:20 %product_4 = fadd i32 %product_3, i32 %mul_4_i

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="153" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:8 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_5_0_016_read, i32 %weights_1_5_1_017_read, i32 %weights_1_5_2_018_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:20 %product_4 = fadd i32 %product_3, i32 %mul_4_i

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:21 %mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="156" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:20 %product_4 = fadd i32 %product_3, i32 %mul_4_i

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>

<operation id="157" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:21 %mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="158" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:20 %product_4 = fadd i32 %product_3, i32 %mul_4_i

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>

<operation id="159" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:21 %mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="160" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:20 %product_4 = fadd i32 %product_3, i32 %mul_4_i

]]></Node>
<StgValue><ssdm name="product_4"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:21 %mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="162" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:22 %product_5 = fadd i32 %product_4, i32 %mul_5_i

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="163" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:9 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_6_0_019_read, i32 %weights_1_6_1_020_read, i32 %weights_1_6_2_021_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="164" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:22 %product_5 = fadd i32 %product_4, i32 %mul_5_i

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:23 %mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="166" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:22 %product_5 = fadd i32 %product_4, i32 %mul_5_i

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>

<operation id="167" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:23 %mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="168" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:22 %product_5 = fadd i32 %product_4, i32 %mul_5_i

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>

<operation id="169" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:23 %mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="170" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:22 %product_5 = fadd i32 %product_4, i32 %mul_5_i

]]></Node>
<StgValue><ssdm name="product_5"/></StgValue>
</operation>

<operation id="171" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:23 %mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="172" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:24 %product_6 = fadd i32 %product_5, i32 %mul_6_i

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="173" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split7:10 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_7_0_022_read, i32 %weights_1_7_1_023_read, i32 %weights_1_7_2_024_read, i2 %i_4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:24 %product_6 = fadd i32 %product_5, i32 %mul_6_i

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:25 %mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="176" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:24 %product_6 = fadd i32 %product_5, i32 %mul_6_i

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:25 %mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="178" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:24 %product_6 = fadd i32 %product_5, i32 %mul_6_i

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>

<operation id="179" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:25 %mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="180" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:24 %product_6 = fadd i32 %product_5, i32 %mul_6_i

]]></Node>
<StgValue><ssdm name="product_6"/></StgValue>
</operation>

<operation id="181" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:25 %mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="182" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:26 %product_7 = fadd i32 %product_6, i32 %mul_7_i

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="183" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:26 %product_7 = fadd i32 %product_6, i32 %mul_7_i

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="184" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:26 %product_7 = fadd i32 %product_6, i32 %mul_7_i

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="185" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:26 %product_7 = fadd i32 %product_6, i32 %mul_7_i

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="186" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="2">
<![CDATA[
.split7:0 %zext_ln155 = zext i2 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="187" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:26 %product_7 = fadd i32 %product_6, i32 %mul_7_i

]]></Node>
<StgValue><ssdm name="product_7"/></StgValue>
</operation>

<operation id="188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:27 %bias_1_addr = getelementptr i32 %bias_1, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="bias_1_addr"/></StgValue>
</operation>

<operation id="189" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.split7:28 %bias_1_load = load i3 %bias_1_addr

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="190" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="3">
<![CDATA[
.split7:28 %bias_1_load = load i3 %bias_1_addr

]]></Node>
<StgValue><ssdm name="bias_1_load"/></StgValue>
</operation>

<operation id="191" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:29 %a_assign_1 = fadd i32 %product_7, i32 %bias_1_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="192" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:29 %a_assign_1 = fadd i32 %product_7, i32 %bias_1_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="193" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:29 %a_assign_1 = fadd i32 %product_7, i32 %bias_1_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="194" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:29 %a_assign_1 = fadd i32 %product_7, i32 %bias_1_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="195" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:29 %a_assign_1 = fadd i32 %product_7, i32 %bias_1_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="196" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:36 %tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="214" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.exitStub:0 %buffer_1_1_load = load i32 %buffer_1_1

]]></Node>
<StgValue><ssdm name="buffer_1_1_load"/></StgValue>
</operation>

<operation id="215" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.exitStub:1 %buffer_1_1_1_load = load i32 %buffer_1_1_1

]]></Node>
<StgValue><ssdm name="buffer_1_1_1_load"/></StgValue>
</operation>

<operation id="216" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.exitStub:2 %buffer_1_1_2_load = load i32 %buffer_1_1_2

]]></Node>
<StgValue><ssdm name="buffer_1_1_2_load"/></StgValue>
</operation>

<operation id="217" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_2_1_out, i32 %buffer_1_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="218" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_1_1_out, i32 %buffer_1_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="219" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_0_1_out, i32 %buffer_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="220" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
.preheader.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="197" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7:1 %specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln155"/></StgValue>
</operation>

<operation id="198" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:2 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="199" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
.split7:30 %bitcast_ln32 = bitcast i32 %a_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="200" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:31 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="201" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="32">
<![CDATA[
.split7:32 %trunc_ln32 = trunc i32 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="202" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split7:33 %icmp_ln32 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="203" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split7:34 %icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="204" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7:35 %or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="205" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split7:36 %tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="206" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7:37 %and_ln32 = and i1 %or_ln32, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="207" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split7:38 %buffer_1_1_4 = select i1 %and_ln32, i32 %a_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="buffer_1_1_4"/></StgValue>
</operation>

<operation id="208" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7..split7318_crit_edge36:0 %store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="209" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.split7..split7318_crit_edge36:1 %br_ln158 = br void %.split7318

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split7..split7318_crit_edge:0 %store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.split7..split7318_crit_edge:1 %br_ln158 = br void %.split7318

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="!0"/>
<literal name="i_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="213" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_4" val="!0"/>
<literal name="i_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln158 = br void %.split7318

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
