Info: Generated by version: 21.1 build 169
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\verification\ip\tb\mm_slave_add_avmm_0_rw.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\verification\ip\tb\mm_slave_add_avmm_0_rw --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mm_slave_add_avmm_0_rw: "Transforming system: mm_slave_add_avmm_0_rw"
Info: mm_slave_add_avmm_0_rw: "Naming system components in system: mm_slave_add_avmm_0_rw"
Info: mm_slave_add_avmm_0_rw: "Processing generation queue"
Info: mm_slave_add_avmm_0_rw: "Generating: mm_slave_add_avmm_0_rw"
Info: mm_slave_add_avmm_0_rw: "Generating: hls_sim_mm_slave_dpi_bfm"
Info: mm_slave_add_avmm_0_rw: Done "mm_slave_add_avmm_0_rw" with 2 modules, 6 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=C:\Users\hunto_efxy22i\jupyterProjects\HUBERT\hubert\test-fpga.prj\verification\ip\tb\mm_slave_add_avmm_0_rw.ip --output-directory=C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/hunto_efxy22i/jupyterProjects/HUBERT/hubert/test-fpga.prj/verification/ip/tb/mm_slave_add_avmm_0_rw/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
