{
  "Top": "cvtcolor_og",
  "RtlTop": "cvtcolor_og",
  "RtlPrefix": "",
  "RtlSubPrefix": "cvtcolor_og_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_bgr": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_bgr_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_bgr_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_gray": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_gray_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_gray_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -argv=C:\/Xilinx\/Vitis_Libraries\/vision\/data\/128x128.png",
      "config_cosim -ldflags {-L C:\/opencv\/build\/install\/x64\/mingw\/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490}",
      "config_csim -argv=C:\/Xilinx\/Vitis_Libraries\/vision\/data\/128x128.png",
      "config_csim -ldflags {-L C:\/opencv\/build\/install\/x64\/mingw\/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490}",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cvtcolor_og"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2082242",
    "Latency": "2082250"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cvtcolor_og",
    "Version": "1.0",
    "DisplayName": "Cvtcolor_og",
    "Revision": "2113477728",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cvtcolor_og_1_0.zip"
  },
  "Files": {
    "CSource": ["W:\/vitis_workspace\/ip24\/att4\/hls_component\/accel3.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cvtcolor_og_addrbound.vhd",
      "impl\/vhdl\/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s.vhd",
      "impl\/vhdl\/cvtcolor_og_Axi2AxiStream.vhd",
      "impl\/vhdl\/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.vhd",
      "impl\/vhdl\/cvtcolor_og_Axi2Mat.vhd",
      "impl\/vhdl\/cvtcolor_og_AxiStream2Axi.vhd",
      "impl\/vhdl\/cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2.vhd",
      "impl\/vhdl\/cvtcolor_og_AxiStream2Mat.vhd",
      "impl\/vhdl\/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.vhd",
      "impl\/vhdl\/cvtcolor_og_AxiStream2MatStream_2_s.vhd",
      "impl\/vhdl\/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.vhd",
      "impl\/vhdl\/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s.vhd",
      "impl\/vhdl\/cvtcolor_og_Block_entry1_proc.vhd",
      "impl\/vhdl\/cvtcolor_og_control_s_axi.vhd",
      "impl\/vhdl\/cvtcolor_og_entry_proc.vhd",
      "impl\/vhdl\/cvtcolor_og_entry_proc3.vhd",
      "impl\/vhdl\/cvtcolor_og_entry_proc4.vhd",
      "impl\/vhdl\/cvtcolor_og_entry_proc5.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w4_d2_S_x.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/cvtcolor_og_fifo_w512_d2_S_x.vhd",
      "impl\/vhdl\/cvtcolor_og_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cvtcolor_og_gmem1_m_axi.vhd",
      "impl\/vhdl\/cvtcolor_og_gmem2_m_axi.vhd",
      "impl\/vhdl\/cvtcolor_og_last_blk_pxl_width.vhd",
      "impl\/vhdl\/cvtcolor_og_last_blk_pxl_width_1.vhd",
      "impl\/vhdl\/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.vhd",
      "impl\/vhdl\/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.vhd",
      "impl\/vhdl\/cvtcolor_og_Mat2Axi.vhd",
      "impl\/vhdl\/cvtcolor_og_Mat2Axi_Block_entry24_proc.vhd",
      "impl\/vhdl\/cvtcolor_og_Mat2AxiStream.vhd",
      "impl\/vhdl\/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.vhd",
      "impl\/vhdl\/cvtcolor_og_MatStream2AxiStream_2_s.vhd",
      "impl\/vhdl\/cvtcolor_og_mul_8ns_15ns_22_1_1.vhd",
      "impl\/vhdl\/cvtcolor_og_mul_16ns_16ns_32_1_1.vhd",
      "impl\/vhdl\/cvtcolor_og_mul_16ns_16ns_32_3_1.vhd",
      "impl\/vhdl\/cvtcolor_og_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/cvtcolor_og_start_for_AxiStream2Mat_U0.vhd",
      "impl\/vhdl\/cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0.vhd",
      "impl\/vhdl\/cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s.vhd",
      "impl\/vhdl\/cvtcolor_og.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cvtcolor_og_addrbound.v",
      "impl\/verilog\/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s.v",
      "impl\/verilog\/cvtcolor_og_Axi2AxiStream.v",
      "impl\/verilog\/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v",
      "impl\/verilog\/cvtcolor_og_Axi2Mat.v",
      "impl\/verilog\/cvtcolor_og_AxiStream2Axi.v",
      "impl\/verilog\/cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2.v",
      "impl\/verilog\/cvtcolor_og_AxiStream2Mat.v",
      "impl\/verilog\/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v",
      "impl\/verilog\/cvtcolor_og_AxiStream2MatStream_2_s.v",
      "impl\/verilog\/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.v",
      "impl\/verilog\/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s.v",
      "impl\/verilog\/cvtcolor_og_Block_entry1_proc.v",
      "impl\/verilog\/cvtcolor_og_control_s_axi.v",
      "impl\/verilog\/cvtcolor_og_entry_proc.v",
      "impl\/verilog\/cvtcolor_og_entry_proc3.v",
      "impl\/verilog\/cvtcolor_og_entry_proc4.v",
      "impl\/verilog\/cvtcolor_og_entry_proc5.v",
      "impl\/verilog\/cvtcolor_og_fifo_w4_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w4_d2_S_x.v",
      "impl\/verilog\/cvtcolor_og_fifo_w8_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w16_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w16_d3_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w24_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w32_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w32_d2_S_x.v",
      "impl\/verilog\/cvtcolor_og_fifo_w32_d3_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w32_d3_S_x.v",
      "impl\/verilog\/cvtcolor_og_fifo_w32_d4_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w64_d4_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w64_d5_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w512_d2_S.v",
      "impl\/verilog\/cvtcolor_og_fifo_w512_d2_S_x.v",
      "impl\/verilog\/cvtcolor_og_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cvtcolor_og_gmem1_m_axi.v",
      "impl\/verilog\/cvtcolor_og_gmem2_m_axi.v",
      "impl\/verilog\/cvtcolor_og_hls_deadlock_detection_unit.v",
      "impl\/verilog\/cvtcolor_og_hls_deadlock_detector.vh",
      "impl\/verilog\/cvtcolor_og_hls_deadlock_report_unit.vh",
      "impl\/verilog\/cvtcolor_og_last_blk_pxl_width.v",
      "impl\/verilog\/cvtcolor_og_last_blk_pxl_width_1.v",
      "impl\/verilog\/cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.v",
      "impl\/verilog\/cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.v",
      "impl\/verilog\/cvtcolor_og_Mat2Axi.v",
      "impl\/verilog\/cvtcolor_og_Mat2Axi_Block_entry24_proc.v",
      "impl\/verilog\/cvtcolor_og_Mat2AxiStream.v",
      "impl\/verilog\/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v",
      "impl\/verilog\/cvtcolor_og_MatStream2AxiStream_2_s.v",
      "impl\/verilog\/cvtcolor_og_mul_8ns_15ns_22_1_1.v",
      "impl\/verilog\/cvtcolor_og_mul_16ns_16ns_32_1_1.v",
      "impl\/verilog\/cvtcolor_og_mul_16ns_16ns_32_3_1.v",
      "impl\/verilog\/cvtcolor_og_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/cvtcolor_og_start_for_AxiStream2Mat_U0.v",
      "impl\/verilog\/cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0.v",
      "impl\/verilog\/cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s.v",
      "impl\/verilog\/cvtcolor_og.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/data\/cvtcolor_og.mdd",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/data\/cvtcolor_og.tcl",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/data\/cvtcolor_og.yaml",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/xcvtcolor_og.c",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/xcvtcolor_og.h",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/xcvtcolor_og_hw.h",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/xcvtcolor_og_linux.c",
      "impl\/misc\/drivers\/cvtcolor_og_v1_0\/src\/xcvtcolor_og_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cvtcolor_og.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_bgr_1",
          "access": "W",
          "description": "Data signal of img_bgr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_bgr",
              "access": "W",
              "description": "Bit 31 to 0 of img_bgr"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_bgr_2",
          "access": "W",
          "description": "Data signal of img_bgr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_bgr",
              "access": "W",
              "description": "Bit 63 to 32 of img_bgr"
            }]
        },
        {
          "offset": "0x1c",
          "name": "img_gray_1",
          "access": "W",
          "description": "Data signal of img_gray",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_gray",
              "access": "W",
              "description": "Bit 31 to 0 of img_gray"
            }]
        },
        {
          "offset": "0x20",
          "name": "img_gray_2",
          "access": "W",
          "description": "Data signal of img_gray",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_gray",
              "access": "W",
              "description": "Bit 63 to 32 of img_gray"
            }]
        },
        {
          "offset": "0x28",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x30",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_bgr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "img_gray"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "cols"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_bgr"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "img_bgr"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "img_gray"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "img_gray"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cvtcolor_og",
      "Instances": [
        {
          "ModuleName": "entry_proc5",
          "InstanceName": "entry_proc5_U0"
        },
        {
          "ModuleName": "Block_entry1_proc",
          "InstanceName": "Block_entry1_proc_U0"
        },
        {
          "ModuleName": "Array2xfMat_512_16_1080_1920_1_2_s",
          "InstanceName": "Array2xfMat_512_16_1080_1920_1_2_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_82",
              "Instances": [
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc3",
                      "InstanceName": "entry_proc3_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width",
                      "InstanceName": "last_blk_pxl_width_U0"
                    },
                    {
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "Instances": [{
                          "ModuleName": "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow",
                          "InstanceName": "grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58"
                        }]
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "bgr2gray_16_0_1080_1920_1_2_2_s",
          "InstanceName": "bgr2gray_16_0_1080_1920_1_2_2_U0",
          "Instances": [{
              "ModuleName": "bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop",
              "InstanceName": "grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64"
            }]
        },
        {
          "ModuleName": "xfMat2Array_512_0_1080_1920_1_2_1_s",
          "InstanceName": "xfMat2Array_512_0_1080_1920_1_2_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_60",
              "Instances": [
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width_1",
                      "InstanceName": "last_blk_pxl_width_1_U0"
                    },
                    {
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "entry_proc4",
                  "InstanceName": "entry_proc4_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry24_proc",
                  "InstanceName": "Mat2Axi_Block_entry24_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71"
                    }]
                }
              ]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_512_16_1080_1920_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgr2gray_16_0_1080_1920_1_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_entry24_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatStream2AxiStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_512_0_1080_1920_1_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cvtcolor_og": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc5": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.613"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "48",
          "LatencyWorst": "93",
          "PipelineIIMin": "4",
          "PipelineIIMax": "93",
          "PipelineII": "4 ~ 93",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1021_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "91",
            "Latency": "2 ~ 91",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "535",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "108",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "61",
          "LatencyWorst": "106",
          "PipelineIIMin": "17",
          "PipelineIIMax": "106",
          "PipelineII": "17 ~ 106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "674",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "415",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc3": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "1036805",
          "LatencyWorst": "2073605",
          "PipelineIIMin": "6",
          "PipelineIIMax": "2073605",
          "PipelineII": "6 ~ 2073605",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.018"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "2073603",
            "Latency": "4 ~ 2073603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "2709",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "13020",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "1036808",
          "LatencyWorst": "2073608",
          "PipelineIIMin": "9",
          "PipelineIIMax": "2073608",
          "PipelineII": "9 ~ 2073608",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.018"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "3022",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "13193",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "1036809",
          "LatencyWorst": "2073609",
          "PipelineIIMin": "10",
          "PipelineIIMax": "2073609",
          "PipelineII": "10 ~ 2073609",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.268"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "3326",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "13494",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "25",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "1036819",
          "LatencyWorst": "2073619",
          "PipelineIIMin": "18",
          "PipelineIIMax": "2073609",
          "PipelineII": "18 ~ 2073609",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "4297",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "14115",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "26",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_512_16_1080_1920_1_2_s": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "1036821",
          "LatencyWorst": "2073621",
          "PipelineIIMin": "22",
          "PipelineIIMax": "2073621",
          "PipelineII": "22 ~ 2073621",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "4305",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "14204",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "26",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop": {
        "Latency": {
          "LatencyBest": "1926",
          "LatencyAvg": "1926",
          "LatencyWorst": "1926",
          "PipelineII": "1926",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.734"
        },
        "Loops": [{
            "Name": "columnloop",
            "TripCount": "1920",
            "Latency": "1924",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "65",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "110",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgr2gray_16_0_1080_1920_1_2_2_s": {
        "Latency": {
          "LatencyBest": "2082241",
          "LatencyAvg": "2082241",
          "LatencyWorst": "2082241",
          "PipelineII": "2082241",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.742"
        },
        "Loops": [{
            "Name": "rowloop",
            "TripCount": "1080",
            "Latency": "2082240",
            "PipelineII": "",
            "PipelineDepth": "1928"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "118",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "232",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc4": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.739"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "37",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_entry24_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "518404",
          "LatencyWorst": "2073604",
          "PipelineIIMin": "5",
          "PipelineIIMax": "2073604",
          "PipelineII": "5 ~ 2073604",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "2073602",
            "Latency": "3 ~ 2073602",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1221",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "7992",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "518407",
          "LatencyWorst": "2073607",
          "PipelineIIMin": "8",
          "PipelineIIMax": "2073607",
          "PipelineII": "8 ~ 2073607",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1359",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "8147",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "518408",
          "LatencyWorst": "2073608",
          "PipelineIIMin": "9",
          "PipelineIIMax": "2073608",
          "PipelineII": "9 ~ 2073608",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.022"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1663",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "8430",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "16203",
          "LatencyWorst": "32403",
          "PipelineIIMin": "4",
          "PipelineIIMax": "32403",
          "PipelineII": "4 ~ 32403",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "32401",
            "Latency": "2 ~ 32401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "533",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "106",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "16211",
          "LatencyWorst": "32411",
          "PipelineIIMin": "12",
          "PipelineIIMax": "32411",
          "PipelineII": "12 ~ 32411",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "602",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "352",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "518408",
          "LatencyWorst": "2073608",
          "PipelineIIMin": "13",
          "PipelineIIMax": "2073608",
          "PipelineII": "13 ~ 2073608",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2721",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "9214",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_512_0_1080_1920_1_2_1_s": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "518410",
          "LatencyWorst": "2073610",
          "PipelineIIMin": "17",
          "PipelineIIMax": "2073610",
          "PipelineII": "17 ~ 2073610",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2808",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "9294",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cvtcolor_og": {
        "Latency": {
          "LatencyBest": "2082250",
          "LatencyAvg": "2082250",
          "LatencyWorst": "2082250",
          "PipelineII": "2082242",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "116",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "41",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "11979",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "28409",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "53",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-20 06:48:58 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
