vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/components/byte_divider.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/components/DCmot_PWM_cntrl.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/components/UART_RX.vhd
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/main.bdf
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/pll/pll_20khz.qip
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/pll/pll_20khz.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/Desktop/VHDLProject/Testing/testing2_20khz_SoloMotoreAvanti versione fixata/db/pll_20khz_altpll.v
design_name = main
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, main, 1
instance = comp, \PWM_DCMOT~output\, PWM_DCMOT~output, main, 1
instance = comp, \CLK~input\, CLK~input, main, 1
instance = comp, \inst3|altpll_component|auto_generated|pll1\, inst3|altpll_component|auto_generated|pll1, main, 1
instance = comp, \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, main, 1
instance = comp, \inst|Add0~0\, inst|Add0~0, main, 1
instance = comp, \inst|counter[0]\, inst|counter[0], main, 1
instance = comp, \inst|Add0~2\, inst|Add0~2, main, 1
instance = comp, \inst|counter[1]\, inst|counter[1], main, 1
instance = comp, \inst|Add0~4\, inst|Add0~4, main, 1
instance = comp, \inst|counter[2]\, inst|counter[2], main, 1
instance = comp, \inst|Add0~6\, inst|Add0~6, main, 1
instance = comp, \inst|counter[3]\, inst|counter[3], main, 1
instance = comp, \inst|Add0~8\, inst|Add0~8, main, 1
instance = comp, \inst|counter[4]\, inst|counter[4], main, 1
instance = comp, \inst|Add0~10\, inst|Add0~10, main, 1
instance = comp, \inst|counter~4\, inst|counter~4, main, 1
instance = comp, \inst|counter[5]\, inst|counter[5], main, 1
instance = comp, \inst|Add0~12\, inst|Add0~12, main, 1
instance = comp, \inst|counter[6]\, inst|counter[6], main, 1
instance = comp, \inst|Add0~14\, inst|Add0~14, main, 1
instance = comp, \inst|counter[7]\, inst|counter[7], main, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, main, 1
instance = comp, \inst|Add0~26\, inst|Add0~26, main, 1
instance = comp, \inst|Add0~28\, inst|Add0~28, main, 1
instance = comp, \inst|counter~1\, inst|counter~1, main, 1
instance = comp, \inst|counter[14]\, inst|counter[14], main, 1
instance = comp, \inst|Equal0~3\, inst|Equal0~3, main, 1
instance = comp, \inst|Add0~16\, inst|Add0~16, main, 1
instance = comp, \inst|counter[8]\, inst|counter[8], main, 1
instance = comp, \inst|Add0~18\, inst|Add0~18, main, 1
instance = comp, \inst|counter~3\, inst|counter~3, main, 1
instance = comp, \inst|counter[9]\, inst|counter[9], main, 1
instance = comp, \inst|Add0~20\, inst|Add0~20, main, 1
instance = comp, \inst|counter~2\, inst|counter~2, main, 1
instance = comp, \inst|counter[10]\, inst|counter[10], main, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, main, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, main, 1
instance = comp, \inst|Equal0~4\, inst|Equal0~4, main, 1
instance = comp, \inst|Add0~22\, inst|Add0~22, main, 1
instance = comp, \inst|counter~0\, inst|counter~0, main, 1
instance = comp, \inst|counter[11]\, inst|counter[11], main, 1
instance = comp, \inst|Add0~24\, inst|Add0~24, main, 1
instance = comp, \inst|counter[12]\, inst|counter[12], main, 1
instance = comp, \inst|counter[13]\, inst|counter[13], main, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, main, 1
instance = comp, \I_RX_series~input\, I_RX_series~input, main, 1
instance = comp, \inst1|r_RX_Data_R\, inst1|r_RX_Data_R, main, 1
instance = comp, \inst1|r_RX_Data~feeder\, inst1|r_RX_Data~feeder, main, 1
instance = comp, \inst1|r_RX_Data\, inst1|r_RX_Data, main, 1
instance = comp, \inst1|r_Clk_Count[0]~13\, inst1|r_Clk_Count[0]~13, main, 1
instance = comp, \inst1|Equal0~0\, inst1|Equal0~0, main, 1
instance = comp, \inst1|Equal0~2\, inst1|Equal0~2, main, 1
instance = comp, \inst1|Equal0~1\, inst1|Equal0~1, main, 1
instance = comp, \inst1|Equal0~3\, inst1|Equal0~3, main, 1
instance = comp, \inst1|Selector18~0\, inst1|Selector18~0, main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Start_Bit\, inst1|r_SM_Main.s_RX_Start_Bit, main, 1
instance = comp, \inst1|r_Clk_Count[3]~40\, inst1|r_Clk_Count[3]~40, main, 1
instance = comp, \inst1|LessThan1~2\, inst1|LessThan1~2, main, 1
instance = comp, \inst1|LessThan1~3\, inst1|LessThan1~3, main, 1
instance = comp, \inst1|Selector15~0\, inst1|Selector15~0, main, 1
instance = comp, \inst1|Selector15~1\, inst1|Selector15~1, main, 1
instance = comp, \inst1|r_Bit_Index[1]\, inst1|r_Bit_Index[1], main, 1
instance = comp, \inst1|Selector14~0\, inst1|Selector14~0, main, 1
instance = comp, \inst1|Selector14~1\, inst1|Selector14~1, main, 1
instance = comp, \inst1|r_Bit_Index[2]\, inst1|r_Bit_Index[2], main, 1
instance = comp, \inst1|Selector19~1\, inst1|Selector19~1, main, 1
instance = comp, \inst1|Selector19~0\, inst1|Selector19~0, main, 1
instance = comp, \inst1|Selector19~2\, inst1|Selector19~2, main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Data_Bits\, inst1|r_SM_Main.s_RX_Data_Bits, main, 1
instance = comp, \inst1|r_Clk_Count[3]~39\, inst1|r_Clk_Count[3]~39, main, 1
instance = comp, \inst1|LessThan1~0\, inst1|LessThan1~0, main, 1
instance = comp, \inst1|LessThan1~1\, inst1|LessThan1~1, main, 1
instance = comp, \inst1|r_Clk_Count[3]~41\, inst1|r_Clk_Count[3]~41, main, 1
instance = comp, \inst1|r_Clk_Count[3]~42\, inst1|r_Clk_Count[3]~42, main, 1
instance = comp, \inst1|r_Clk_Count[0]\, inst1|r_Clk_Count[0], main, 1
instance = comp, \inst1|r_Clk_Count[1]~15\, inst1|r_Clk_Count[1]~15, main, 1
instance = comp, \inst1|r_Clk_Count[1]\, inst1|r_Clk_Count[1], main, 1
instance = comp, \inst1|r_Clk_Count[2]~17\, inst1|r_Clk_Count[2]~17, main, 1
instance = comp, \inst1|r_Clk_Count[2]\, inst1|r_Clk_Count[2], main, 1
instance = comp, \inst1|r_Clk_Count[3]~19\, inst1|r_Clk_Count[3]~19, main, 1
instance = comp, \inst1|r_Clk_Count[3]\, inst1|r_Clk_Count[3], main, 1
instance = comp, \inst1|r_Clk_Count[4]~21\, inst1|r_Clk_Count[4]~21, main, 1
instance = comp, \inst1|r_Clk_Count[4]\, inst1|r_Clk_Count[4], main, 1
instance = comp, \inst1|r_Clk_Count[5]~23\, inst1|r_Clk_Count[5]~23, main, 1
instance = comp, \inst1|r_Clk_Count[5]\, inst1|r_Clk_Count[5], main, 1
instance = comp, \inst1|r_Clk_Count[6]~25\, inst1|r_Clk_Count[6]~25, main, 1
instance = comp, \inst1|r_Clk_Count[6]\, inst1|r_Clk_Count[6], main, 1
instance = comp, \inst1|r_Clk_Count[7]~27\, inst1|r_Clk_Count[7]~27, main, 1
instance = comp, \inst1|r_Clk_Count[7]\, inst1|r_Clk_Count[7], main, 1
instance = comp, \inst1|r_Clk_Count[8]~29\, inst1|r_Clk_Count[8]~29, main, 1
instance = comp, \inst1|r_Clk_Count[8]\, inst1|r_Clk_Count[8], main, 1
instance = comp, \inst1|r_Clk_Count[9]~31\, inst1|r_Clk_Count[9]~31, main, 1
instance = comp, \inst1|r_Clk_Count[9]\, inst1|r_Clk_Count[9], main, 1
instance = comp, \inst1|r_Clk_Count[10]~33\, inst1|r_Clk_Count[10]~33, main, 1
instance = comp, \inst1|r_Clk_Count[10]\, inst1|r_Clk_Count[10], main, 1
instance = comp, \inst1|r_Clk_Count[11]~35\, inst1|r_Clk_Count[11]~35, main, 1
instance = comp, \inst1|r_Clk_Count[11]\, inst1|r_Clk_Count[11], main, 1
instance = comp, \inst1|r_Clk_Count[12]~37\, inst1|r_Clk_Count[12]~37, main, 1
instance = comp, \inst1|r_Clk_Count[12]\, inst1|r_Clk_Count[12], main, 1
instance = comp, \inst1|LessThan1~4\, inst1|LessThan1~4, main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit~0\, inst1|r_SM_Main.s_RX_Stop_Bit~0, main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit~1\, inst1|r_SM_Main.s_RX_Stop_Bit~1, main, 1
instance = comp, \inst1|r_SM_Main.s_RX_Stop_Bit\, inst1|r_SM_Main.s_RX_Stop_Bit, main, 1
instance = comp, \inst1|r_SM_Main~7\, inst1|r_SM_Main~7, main, 1
instance = comp, \inst1|r_SM_Main.s_Cleanup\, inst1|r_SM_Main.s_Cleanup, main, 1
instance = comp, \inst1|Selector17~0\, inst1|Selector17~0, main, 1
instance = comp, \inst1|r_SM_Main.s_Idle\, inst1|r_SM_Main.s_Idle, main, 1
instance = comp, \inst1|Selector16~0\, inst1|Selector16~0, main, 1
instance = comp, \inst1|r_Bit_Index[0]\, inst1|r_Bit_Index[0], main, 1
instance = comp, \inst1|Decoder0~0\, inst1|Decoder0~0, main, 1
instance = comp, \inst1|r_RX_Byte[4]~0\, inst1|r_RX_Byte[4]~0, main, 1
instance = comp, \inst1|r_RX_Byte[4]\, inst1|r_RX_Byte[4], main, 1
instance = comp, \inst1|r_RX_Byte[5]~1\, inst1|r_RX_Byte[5]~1, main, 1
instance = comp, \inst1|r_RX_Byte[5]\, inst1|r_RX_Byte[5], main, 1
instance = comp, \inst1|r_RX_Byte[6]~2\, inst1|r_RX_Byte[6]~2, main, 1
instance = comp, \inst1|r_RX_Byte[6]\, inst1|r_RX_Byte[6], main, 1
instance = comp, \inst|PWM_DCmot~0\, inst|PWM_DCmot~0, main, 1
instance = comp, \inst|LessThan0~0\, inst|LessThan0~0, main, 1
instance = comp, \inst|PWM_DCmot~1\, inst|PWM_DCmot~1, main, 1
instance = comp, \inst|PWM_DCmot~2\, inst|PWM_DCmot~2, main, 1
instance = comp, \inst|PWM_DCmot~3\, inst|PWM_DCmot~3, main, 1
instance = comp, \inst|PWM_DCmot\, inst|PWM_DCmot, main, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, main, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, main, 1
