Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Apr  4 06:23:16 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_control_sets -verbose -file FPU_Add_Subtract_Function_control_sets_placed.rpt
| Design       : FPU_Add_Subtract_Function
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    47 |
| Minimum Number of register sites lost to control set restrictions |   200 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               7 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             905 |          255 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                   | FS_Module/Q_reg[22][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                   | FS_Module/Q_reg[4][2]    |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]                           | FS_Module/Q_reg[22][1]   |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_18[0]                          | FS_Module/Q_reg[22][0]   |                1 |              1 |
|  clk_IBUF_BUFG |                                                   | FS_Module/AR[0]          |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_11[0]                          | FS_Module/Q_reg[4][2]    |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_13[0]                          | FS_Module/Q_reg[22][0]   |                1 |              1 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_14[0]                          | FS_Module/AR[0]          |                1 |              1 |
|  clk_IBUF_BUFG |                                                   | FS_Module/Q_reg[22][1]   |                2 |              2 |
|  clk_IBUF_BUFG |                                                   | FS_Module/Q_reg[22][2]   |                2 |              2 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                    | FS_Module/Q_reg[22][1]   |                1 |              3 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_7[0]                           | FS_Module/Q_reg[22][1]   |                1 |              3 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_6[0]                           | FS_Module/Q_reg[22][1]   |                1 |              3 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_15[0]                          | FS_Module/Q_reg[4][2]    |                1 |              4 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_9[0]                           | FS_Module/Q_reg[4][2]    |                2 |              4 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_17[0]                          | FS_Module/Q_reg[22][2]   |                3 |              4 |
|  clk_IBUF_BUFG | FS_Module/FSM_sequential_state_reg_reg[5]_i_1_n_0 | rst_IBUF                 |                4 |              6 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_9[0]                           | FS_Module/Q_reg[22][0]   |                2 |              7 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_15[0]                          | FS_Module/Q_reg[22][0]   |                2 |              7 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_7[0]                           | FS_Module/Q_reg[4][2]    |                2 |              9 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_6[0]                           | FS_Module/Q_reg[4][2]    |                3 |              9 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]                           | FS_Module/Q_reg[4][2]    |                3 |              9 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                    | FS_Module/Q_reg[4][2]    |                5 |             10 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_12[0]                          | FS_Module/Q_reg[22][1]   |                4 |             11 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_16[0]                          | FS_Module/Q_reg[22][1]   |                4 |             11 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_18[0]                          | FS_Module/Q_reg[4][0]    |                3 |             11 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_20[0]                          | FS_Module/Q_reg[22][1]   |                3 |             11 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                    | FS_Module/Q_reg[4][0]    |                6 |             13 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_6[0]                           | FS_Module/Q_reg[4][0]    |                5 |             13 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]                           | FS_Module/Q_reg[4][0]    |                5 |             13 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_7[0]                           | FS_Module/Q_reg[4][0]    |                4 |             14 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_13[0]                          | FS_Module/Q_reg[4][0]    |                4 |             22 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_10[0]                          | FS_Module/Q_reg[22][2]   |                7 |             30 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_5[0]                           | FS_Module/Q_reg[4][1]    |                8 |             30 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_6[0]                           | FS_Module/Q_reg[4][1]    |                8 |             30 |
|  clk_IBUF_BUFG | FS_Module/E[0]                                    | FS_Module/Q_reg[4][1]    |               11 |             30 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_7[0]                           | FS_Module/Q_reg[4][1]    |                8 |             30 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_13[0]                          | FS_Module/Q_reg[22][2]   |                5 |             30 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_10[0]                          | FS_Module/Q_reg[4][0]    |                8 |             34 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_17[0]                          | FS_Module/Q_reg[22][0]   |               12 |             49 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_19[0]                          | FS_Module/Q_reg[22][0]   |               14 |             54 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_11[0]                          | FS_Module/Q_reg[22][2]   |               13 |             54 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]                           | FS_Module/Q_reg[0]_21[0] |               13 |             56 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_8[0]                           | FS_Module/AR[0]          |               15 |             64 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_14[0]                          | FS_Module/Q_reg[0]_21[0] |               16 |             64 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_4[0]                           | FS_Module/Q_reg[4][2]    |               27 |             73 |
|  clk_IBUF_BUFG | FS_Module/Q_reg[0]_17[0]                          | FS_Module/Q_reg[22][1]   |               17 |             75 |
+----------------+---------------------------------------------------+--------------------------+------------------+----------------+


