{"vcs1":{"timestamp_begin":1745742044.826503015, "rt":6.23, "ut":6.35, "st":0.42}}
{"vcselab":{"timestamp_begin":1745742051.125767688, "rt":0.29, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1745742051.475168496, "rt":0.34, "ut":0.18, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745742044.270198835}
{"VCS_COMP_START_TIME": 1745742044.270198835}
{"VCS_COMP_END_TIME": 1745742051.954929574}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475348}}
{"vcselab": {"peak_mem": 166740}}
