
723_Project.elf:     file format elf32-littlenios2
723_Project.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001b918 memsz 0x0001b918 flags r-x
    LOAD off    0x0001d000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001d000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x0000276c memsz 0x0007fb70 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001b6e4  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000008bc  08000000  08000000  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb0  080008bc  080008bc  0001d8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4a9  0800276c  0800276c  0001f76c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001b938  0001b938  0001f76c  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001f76c  2**0
                  CONTENTS
  8 .sdram        00000000  0807fb70  0807fb70  0001f76c  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001f76c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001208  00000000  00000000  0001f790  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   000326a4  00000000  00000000  00020998  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000c241  00000000  00000000  0005303c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fecf  00000000  00000000  0005f27d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000044a8  00000000  00000000  0006f14c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000063d4  00000000  00000000  000735f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000185c1  00000000  00000000  000799c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00091f8c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001990  00000000  00000000  00091fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00099981  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00099984  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00099989  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0009998a  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0009998b  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009998f  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00099993  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00099997  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  000999a0  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  000999a9  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  000999b2  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000015  00000000  00000000  000999b7  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  000999cc  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080008bc l    d  .rwdata	00000000 .rwdata
0800276c l    d  .bss	00000000 .bss
0001b938 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fb70 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../723_Project_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 specs.cpp
00000000 l    df *ABS*	00000000 croutine.c
08002868 l     O .bss	00000028 pxReadyCoRoutineLists
08002890 l     O .bss	00000014 xDelayedCoRoutineList1
080028a4 l     O .bss	00000014 xDelayedCoRoutineList2
0800276c l     O .bss	00000004 pxDelayedCoRoutineList
08002770 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
080028b8 l     O .bss	00000014 xPendingReadyCoRoutineList
08002778 l     O .bss	00000004 uxTopCoRoutineReadyPriority
0800277c l     O .bss	00000004 xCoRoutineTickCount
08002780 l     O .bss	00000004 xLastTickCount
08002784 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
080028cc l     O .bss	0007d000 xHeap
080026fc l     O .rwdata	00000002 heapSTRUCT_SIZE
08002700 l     O .rwdata	00000004 xTotalHeapSize
08002788 l     O .bss	00000008 xStart
08002790 l     O .bss	00000004 pxEnd
08002704 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f8cc l     O .bss	000000f0 pxReadyTasksLists
0807f9bc l     O .bss	00000014 xDelayedTaskList1
0807f9d0 l     O .bss	00000014 xDelayedTaskList2
08002798 l     O .bss	00000004 pxDelayedTaskList
0800279c l     O .bss	00000004 pxOverflowDelayedTaskList
0807f9e4 l     O .bss	00000014 xPendingReadyList
0807f9f8 l     O .bss	00000014 xTasksWaitingTermination
080027a0 l     O .bss	00000004 uxTasksDeleted
080027a4 l     O .bss	00000004 uxCurrentNumberOfTasks
080027a8 l     O .bss	00000004 xTickCount
080027ac l     O .bss	00000004 uxTopReadyPriority
080027b0 l     O .bss	00000004 xSchedulerRunning
080027b4 l     O .bss	00000004 uxPendedTicks
080027b8 l     O .bss	00000004 xYieldPending
080027bc l     O .bss	00000004 xNumOfOverflows
080027c0 l     O .bss	00000004 uxTaskNumber
08002708 l     O .rwdata	00000004 xNextTaskUnblockTime
080027c4 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807fa0c l     O .bss	00000014 xActiveTimerList1
0807fa20 l     O .bss	00000014 xActiveTimerList2
080027c8 l     O .bss	00000004 pxCurrentTimerList
080027cc l     O .bss	00000004 pxOverflowTimerList
080027d0 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080027d4 l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 freertos_test.c
0800270c l     O .rwdata	00000008 freqThres
08002714 l     O .rwdata	00000008 rocThres
00000000 l    df *ABS*	00000000 specs.cpp
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00009364 l     F .text	00000008 __fp_unlock
00009378 l     F .text	0000019c __sinit.part.1
00009514 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
080008bc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 refill.c
0000b248 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
080003d2 l     O .rodata	00000010 zeroes.4404
0000d874 l     F .text	000000bc __sbprintf
080003e2 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 dtoa.c
0000db38 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 locale.c
08001108 l     O .rwdata	00000020 lc_ctype_charset
080010e8 l     O .rwdata	00000020 lc_message_charset
08001128 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000410 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
00011408 l     F .text	000000fc __sprint_r.part.0
08000544 l     O .rodata	00000010 blanks.4348
08000534 l     O .rodata	00000010 zeroes.4349
00012994 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00013c3c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00013d48 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00013d74 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00013e60 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00013f40 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
00014114 l     F .text	0000003c alt_get_errno
00014150 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
00014368 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002750 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
000145b4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000146e8 l     F .text	00000034 alt_dev_reg
08001308 l     O .rwdata	000000dc flash_controller
080013e4 l     O .rwdata	00001060 jtag_uart
08002444 l     O .rwdata	00000120 character_lcd
08002564 l     O .rwdata	000000c4 uart
08002628 l     O .rwdata	00000038 ps2
08002660 l     O .rwdata	00000048 video_character_buffer_with_dma
080026a8 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00014aa8 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000158f8 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000169a0 l     F .text	00000210 altera_avalon_jtag_uart_irq
00016bb0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002754 l     O .rwdata	00000004 colstart
000171e8 l     F .text	000000b8 lcd_write_command
000172a0 l     F .text	000000d8 lcd_write_data
00017378 l     F .text	000000d0 lcd_clear_screen
00017448 l     F .text	000001f0 lcd_repaint_screen
00017638 l     F .text	000000cc lcd_scroll_up
00017704 l     F .text	000002ac lcd_handle_escape
00017e84 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000180c0 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00018364 l     F .text	000000a0 altera_avalon_uart_irq
00018404 l     F .text	000000e4 altera_avalon_uart_rxirq
000184e8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00018684 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001889c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001a46c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001a904 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001afd0 l     F .text	000000cc alt_write_word_amd
0001aeb4 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001b2a8 l     F .text	0000017c alt_unlock_block_intel
0001b424 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800073b l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00010b7c g     F .text	00000074 _mprec_log10
00005104 g     F .text	0000010c lcd_set_mode
00010c68 g     F .text	0000008c __any_on
0000f928 g     F .text	00000054 _isatty_r
0800041c g     O .rodata	00000028 __mprec_tinytens
00014050 g     F .text	0000007c alt_main
00019ce8 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
0000b174 g     F .text	000000c0 _puts_r
000153bc g     F .text	00000040 alt_read_query_entry_32bit
00018cd0 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fa70 g     O .bss	00000100 alt_irq
0000fa58 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00014b6c g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
0000f3c0 g     F .text	000000ac __sflags
00013b0c g     F .text	00000088 .hidden __eqdf2
080027e0 g     O .bss	00000004 Q_resp
080027e4 g     O .bss	00000004 xHandle
0807fb70 g       *ABS*	00000000 __alt_heap_start
080027dc g     O .bss	00000004 Timer_500_flag
00004874 g     F .text	000000ac xTimerCreate
080027e8 g     O .bss	00000004 Q_add
0000b138 g     F .text	0000003c printf
00012e74 g     F .text	0000009c _wcrtomb_r
080027ec g     O .bss	00000004 Q_threshold
0000b564 g     F .text	0000005c __sseek
000096b4 g     F .text	00000010 __sinit
00012d1c g     F .text	00000140 __swbuf_r
000192bc g     F .text	000000fc alt_up_char_buffer_string
00018ae8 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
080027f0 g     O .bss	00000004 lcd
0000f97c g     F .text	0000007c _setlocale_r
0000951c g     F .text	00000068 __sfmoreglue
000140f0 g     F .text	00000024 __malloc_unlock
00018e70 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
080027f4 g     O .bss	00000004 manager_sem
000191f0 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000fb9c g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000969c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000fcf8 g     F .text	000000a8 _Balloc
00019450 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
00007a60 g     F .text	000000dc .hidden __gtdf2
00015554 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00019414 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
000061bc g     F .text	0000016c vShed_Task
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002794 g     O .bss	00000004 pxCurrentTCB
0000a110 g     F .text	0000005c _fstat_r
00015060 g     F .text	000002e0 alt_flash_program_block
08002834 g     O .bss	00000004 errno
0000b4e0 g     F .text	00000008 __seofread
08002858 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a6fc g       *ABS*	00000000 _gp
0001abe8 g     F .text	00000030 usleep
000195e4 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
080027f8 g     O .bss	00000004 roc_sem
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08001188 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
0001a60c g     F .text	00000090 alt_find_dev
0000ae38 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00006508 g     F .text	00000054 vTimer500_Callback
000193b8 g     F .text	0000005c alt_up_char_buffer_clear
0000936c g     F .text	0000000c _cleanup_r
00008cc4 g     F .text	000000dc .hidden __floatsidf
0001a9c8 g     F .text	0000007c alt_io_redirect
00007b3c g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001b938 g       *ABS*	00000000 __DTOR_END__
080027fc g     O .bss	00000004 shed_sem
0000b234 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
000112b8 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
00010ad8 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00012978 g     F .text	0000001c __vfiprintf_internal
000196a0 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00016da8 g     F .text	0000021c altera_avalon_jtag_uart_read
0000b108 g     F .text	00000030 _printf_r
00008efc g     F .text	00000064 .hidden __udivsi3
00013e9c g     F .text	000000a4 isatty
0800046c g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00019ad8 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000f9f8 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
08002840 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
0800272c g     O .rwdata	00000004 __mb_cur_max
0000fa28 g     F .text	0000000c _localeconv_r
00010104 g     F .text	0000003c __i2b
0000f46c g     F .text	000004bc __sfvwrite_r
0000b438 g     F .text	00000054 _sbrk_r
0001b09c g     F .text	00000080 alt_program_intel
00019ffc g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00010cf4 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001a3f4 g     F .text	00000078 alt_dcache_flush
08002744 g     O .rwdata	00000004 alt_max_fd
00015340 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00008fb8 g     F .text	000000f0 _fclose_r
00018b1c g     F .text	00000030 read_num_bytes_available
0001b11c g     F .text	0000018c alt_erase_block_intel
00009334 g     F .text	00000030 fflush
0800283c g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
08002800 g     O .bss	00000004 switch_sem
00018a84 g     F .text	00000034 read_RI_bit
000068cc g     F .text	000008ac .hidden __adddf3
00010880 g     F .text	0000010c __b2d
000196d4 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
000135d4 g     F .text	00000538 .hidden __umoddi3
00013f7c g     F .text	000000d4 lseek
0800271c g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
00010d54 g     F .text	00000564 _realloc_r
0807fb70 g       *ABS*	00000000 __bss_end
000197fc g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001aae0 g     F .text	00000108 alt_tick
0001305c g     F .text	00000578 .hidden __udivdi3
00005f50 g     F .text	000000ec vNetworkStatus_Task
00012c78 g     F .text	00000024 _fputwc_r
08000444 g     O .rodata	00000028 __mprec_bigtens
0000fee8 g     F .text	00000104 __s2b
00013b94 g     F .text	000000a8 .hidden __floatunsidf
000105c0 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
000182c0 g     F .text	000000a4 altera_avalon_uart_init
00018b80 g     F .text	0000002c read_data_byte
000096d4 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001aa44 g     F .text	0000009c alt_alarm_stop
00018ab8 g     F .text	00000030 read_RE_bit
08002850 g     O .bss	00000004 alt_irq_active
00009cb0 g     F .text	00000444 _fseeko_r
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001160 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
0001585c g     F .text	0000009c alt_set_flash_algorithm_func
08002804 g     O .bss	00000004 Q_load_stat
00018d30 g     F .text	00000074 alt_up_ps2_write_data_byte
0000ffec g     F .text	00000068 __hi0bits
00019f34 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
00008c44 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
000153fc g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
0800273c g     O .rwdata	00000008 alt_dev_list
000145f0 g     F .text	000000f8 write
08002808 g     O .bss	00000004 network_sem
0001a080 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00013db0 g     F .text	000000b0 fstat
00009838 g     F .text	00000024 fprintf
00000c50 g     F .text	00000068 xEventGroupClearBits
0800280c g     O .bss	00000004 state_sem
00007b3c g     F .text	000000f4 .hidden __ledf2
00005de0 g     F .text	00000170 vFrequAnalyser_Task
08002810 g     O .bss	00000004 Q_tmp
000166b0 g     F .text	000000d8 alt_check_primary_table
00010338 g     F .text	00000140 __pow5mult
0001151c g     F .text	0000145c ___vfiprintf_internal_r
0800284c g     O .bss	00000004 __nlocale_changed
00008f60 g     F .text	00000058 .hidden __umodsi3
00014ea0 g     F .text	00000064 alt_flash_cfi_read
000155f4 g     F .text	00000038 alt_write_native_8bit
0807fb70 g       *ABS*	00000000 end
00019060 g     F .text	00000098 alt_up_ps2_write_fd
00015440 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
000179b0 g     F .text	000004d4 altera_avalon_lcd_16207_write
08002814 g     O .bss	00000004 Q_freq_data
00002d3c g     F .text	000000d0 vTaskDelete
0000a0f4 g     F .text	0000001c fseeko
00019134 g     F .text	00000080 alt_up_char_buffer_init
000188d8 g     F .text	000001ac altera_avalon_uart_write
00009c94 g     F .text	0000001c fseek
00015978 g     F .text	000005c8 alt_read_cfi_table
000168ec g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001b938 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001813c g     F .text	00000074 alt_avalon_timer_sc_init
00018210 g     F .text	00000060 altera_avalon_uart_write_fd
00008da0 g     F .text	00000064 .hidden __clzsi2
00018270 g     F .text	00000050 altera_avalon_uart_close_fd
00016fc4 g     F .text	00000224 altera_avalon_jtag_uart_write
00014adc g     F .text	00000090 alt_flash_cfi_init
000096c4 g     F .text	00000004 __sfp_lock_acquire
0000fab8 g     F .text	000000e4 memchr
0000b660 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
00009980 g     F .text	00000310 _free_r
0000fa04 g     F .text	00000010 __locale_mb_cur_max
08002774 g     O .bss	00000004 pxCurrentCoRoutine
0001b784 g     F .text	00000180 __call_exitprocs
08002848 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002724 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002860 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
00010478 g     F .text	00000148 __lshift
08002864 g     O .bss	00000004 _alt_nticks
000143a4 g     F .text	000000fc read
00014754 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0000b0a8 g     F .text	00000060 _open_r
0001b66c g     F .text	00000118 __register_exitproc
00006494 g     F .text	00000074 vTimer500Reset_Task
00018f7c g     F .text	00000058 alt_up_ps2_clear_fifo
0001537c g     F .text	00000040 alt_read_query_entry_16bit
00010140 g     F .text	000001f8 __multiply
00016c50 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807fa34 g     O .bss	00000028 __malloc_current_mallinfo
00015698 g     F .text	000001c4 alt_set_flash_width_func
0001098c g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00016788 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001a860 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001b4f8 g     F .text	00000128 alt_busy_sleep
0000dae4 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
0001aca4 g     F .text	00000210 alt_erase_block_amd
0000adbc g     F .text	0000007c memcmp
00016848 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fb70 g       *ABS*	00000000 __alt_stack_base
00016898 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
08002818 g     O .bss	00000004 PRVGADraw
0000a2f4 g     F .text	000000cc _fwrite_r
00004920 g     F .text	000000dc xTimerGenericCommand
0000d990 g     F .text	00000154 __swsetup_r
00015f40 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00007178 g     F .text	000008e8 .hidden __divdf3
00009584 g     F .text	00000118 __sfp
00010bf0 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
00005d44 g     F .text	0000009c vfreq_relay
08000ce0 g     O .rwdata	00000408 __malloc_av_
000096d0 g     F .text	00000004 __sinit_lock_release
00007c30 g     F .text	00000718 .hidden __muldf3
0000b48c g     F .text	00000054 __sread
0001a69c g     F .text	00000108 alt_find_file
0001a4a8 g     F .text	000000a4 alt_dev_llist_insert
000140cc g     F .text	00000024 __malloc_lock
00009810 g     F .text	00000028 _fprintf_r
00014504 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
000092d8 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00012a50 g     F .text	000000c4 _calloc_r
08002758 g     O .rwdata	00000008 alt_flash_dev_list
00015508 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
0000603c g     F .text	0000007c vSwitchCon_Task
000097f8 g     F .text	00000018 fopen
0800276c g       *ABS*	00000000 __bss_start
0000af80 g     F .text	00000128 memset
0000655c g     F .text	000000d4 main
0800285c g     O .bss	00000004 alt_envp
08002838 g     O .bss	00000004 __malloc_max_total_mem
00019640 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
000191b4 g     F .text	0000003c alt_up_char_buffer_open_dev
000167e8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00012e5c g     F .text	00000018 __swbuf
00006784 g     F .text	00000148 initCreateTasks
00001524 g     F .text	000000d8 vListInsert
00006328 g     F .text	0000016c vAdd_Task
00017f30 g     F .text	00000130 altera_avalon_lcd_16207_init
0800281c g     O .bss	00000004 Q_switch
0000b5c0 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
000090a8 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00018f0c g     F .text	00000070 alt_up_ps2_read_data_byte
08002820 g     O .bss	00000004 Q_freq_calc
0000dd38 g     F .text	00001688 _dtoa_r
0000a5b0 g     F .text	0000080c _malloc_r
00012fd0 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002748 g     O .rwdata	00000004 alt_errno
000155a4 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000a16c g     F .text	000000c4 _fwalk
00005c58 g     F .text	00000098 button_mode_isr
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00014f04 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
000190f8 g     F .text	0000003c alt_up_ps2_open_dev
0001562c g     F .text	00000038 alt_write_native_16bit
00008e04 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000985c g     F .text	00000124 _malloc_trim_r
00018c74 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001b938 g       *ABS*	00000000 __CTOR_END__
0001132c g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001b938 g       *ABS*	00000000 __DTOR_LIST__
08002824 g     O .bss	00000004 Q_timer_reset
00013b0c g     F .text	00000088 .hidden __nedf2
0807fa5c g     O .bss	00000014 sem_owner_task_name
0001471c g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
000144a0 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00018b4c g     F .text	00000034 read_data_valid
08000285 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
08002844 g     O .bss	00000004 _PathLocale
00018e0c g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001b620 g     F .text	00000014 atexit
0000d930 g     F .text	00000060 _write_r
0000fa34 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
080027d8 g     O .bss	00000004 iMode
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002720 g     O .rwdata	00000004 _impure_ptr
08002854 g     O .bss	00000004 alt_argc
000090bc g     F .text	0000021c __sflush_r
0001a5ac g     F .text	00000060 _do_dtors
08002828 g     O .bss	00000004 timer500
0000fa20 g     F .text	00000008 __locale_cjk_lang
00009c90 g     F .text	00000004 _fseek_r
000060b8 g     F .text	00000104 vLoadManager_Task
0000b264 g     F .text	000001d4 __srefill_r
0001081c g     F .text	00000064 __ulp
000096ec g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00018060 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002734 g     O .rwdata	00000008 alt_fs_list
000154b8 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005210 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
0000fa4c g     F .text	0000000c localeconv
0000a3c0 g     F .text	00000034 fwrite
00001a90 g     F .text	00000118 xQueueGenericReset
0800276c g       *ABS*	00000000 _edata
000181b0 g     F .text	00000060 altera_avalon_uart_read_fd
0807fb70 g       *ABS*	00000000 _end
0001a7a4 g     F .text	00000068 alt_flash_open_dev
00012b14 g     F .text	00000164 __fputwc
00016cb8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0800282c g     O .bss	00000004 add_sem
0000b4e8 g     F .text	0000007c __swrite
08002728 g     O .rwdata	00000004 __malloc_trim_threshold
0001ac18 g     F .text	00000024 altera_nios2_qsys_irq_init
0000fa14 g     F .text	0000000c __locale_msgcharset
0001b634 g     F .text	00000038 exit
0000a230 g     F .text	000000c4 _fwalk_reent
00018bac g     F .text	000000c8 alt_up_ps2_init
00010620 g     F .text	000001fc __mdiff
0001a80c g     F .text	00000054 alt_flash_close_dev
00008e88 g     F .text	00000074 .hidden __modsi3
08002768 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
000096c8 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
0800063a g     O .rodata	00000101 _ctype_
00018630 g     F .text	00000054 altera_avalon_uart_close
08002830 g     O .bss	00000004 Q_network_stat
00009704 g     F .text	000000f4 _fopen_r
0001b904 g     F .text	00000034 _exit
0001a2c8 g     F .text	0000012c alt_alarm_start
0000a3f4 g     F .text	000001bc __smakebuf_r
00015664 g     F .text	00000034 alt_write_native_32bit
00018da4 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
0000b5c8 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00014214 g     F .text	00000154 open
00005cf0 g     F .text	00000054 ps2_isr
00007a60 g     F .text	000000dc .hidden __gedf2
00014e14 g     F .text	0000008c alt_flash_cfi_get_info
08002730 g     O .rwdata	00000004 __wctomb
00011504 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
0800274c g     O .rwdata	00000004 alt_priority_mask
0000d858 g     F .text	0000001c __vfprintf_internal
000186c0 g     F .text	000001dc altera_avalon_uart_read
00013000 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00018fd4 g     F .text	0000008c alt_up_ps2_read_fd
00008348 g     F .text	000008fc .hidden __subdf3
00006630 g     F .text	00000154 initOSDataStructs
00010054 g     F .text	000000b0 __lo0bits
08002760 g     O .rwdata	00000008 alt_alarm_list
0001a54c g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00012f10 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00013c78 g     F .text	000000d0 close
0001ac3c g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
00012c9c g     F .text	00000080 fputwc
000096cc g     F .text	00000004 __sinit_lock_acquire
0000fdc8 g     F .text	00000120 __multadd
0000fda0 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c609e504 	addi	et,et,10132
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c609e504 	addi	et,et,10132
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be9c04 	addi	r2,r2,-1424
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be9c04 	addi	r2,r2,-1424
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a9bf14 	ori	gp,gp,42748
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089db14 	ori	r2,r2,10092

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fedc14 	ori	r3,r3,64368

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00140500 	call	14050 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01e17 	ldw	r2,-32648(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01e15 	stw	r2,-32648(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01f17 	ldw	r3,-32644(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01f15 	stw	r2,-32644(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108a1a04 	addi	r2,r2,10344
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02017 	ldw	r3,-32640(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01e17 	ldw	r2,-32648(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01e17 	ldw	r2,-32648(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02017 	ldw	r2,-32640(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01d17 	ldw	r3,-32652(gp)
     434:	d0a01e17 	ldw	r2,-32648(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01c17 	ldw	r3,-32656(gp)
     450:	d0a01e17 	ldw	r2,-32648(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01e17 	ldw	r2,-32648(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108a2e04 	addi	r2,r2,10424
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01f17 	ldw	r3,-32644(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01f15 	stw	r2,-32644(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108a1a04 	addi	r2,r2,10344
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108a2e04 	addi	r2,r2,10424
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02117 	ldw	r2,-32636(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02215 	stw	r2,-32632(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02017 	ldw	r2,-32640(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02015 	stw	r2,-32640(gp)
		xPassedTicks--;
     5ac:	d0a02217 	ldw	r2,-32632(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02215 	stw	r2,-32632(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02017 	ldw	r2,-32640(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01d17 	ldw	r2,-32652(gp)
     5cc:	d0a01c15 	stw	r2,-32656(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01d15 	stw	r2,-32652(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01c17 	ldw	r2,-32656(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02017 	ldw	r3,-32640(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01f17 	ldw	r3,-32644(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01f15 	stw	r2,-32644(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108a1a04 	addi	r2,r2,10344
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01c17 	ldw	r2,-32656(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02217 	ldw	r2,-32632(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02017 	ldw	r2,-32640(gp)
     6b4:	d0a02115 	stw	r2,-32636(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01f17 	ldw	r2,-32644(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01f17 	ldw	r2,-32644(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01f15 	stw	r2,-32644(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01f17 	ldw	r3,-32644(gp)
     704:	00820034 	movhi	r2,2048
     708:	108a1a04 	addi	r2,r2,10344
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01f17 	ldw	r2,-32644(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108a1a04 	addi	r2,r2,10344
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01e15 	stw	r2,-32648(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01e17 	ldw	r2,-32648(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201e17 	ldw	r4,-32648(gp)
     78c:	d0e01e17 	ldw	r3,-32648(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108a1a04 	addi	r2,r2,10344
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210a2404 	addi	r4,r4,10384
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210a2904 	addi	r4,r4,10404
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210a2e04 	addi	r4,r4,10424
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108a2404 	addi	r2,r2,10384
     834:	d0a01c15 	stw	r2,-32656(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108a2904 	addi	r2,r2,10404
     840:	d0a01d15 	stw	r2,-32652(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210a2e04 	addi	r4,r4,10424
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01e17 	ldw	r2,-32648(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02517 	ldw	r2,-32620(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02304 	addi	r2,gp,-32628
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02317 	ldw	r2,-32628(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02517 	ldw	r2,-32620(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a3304 	addi	r2,r2,10444
    1224:	d0a02315 	stw	r2,-32628(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202415 	stw	zero,-32624(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a3304 	addi	r2,r2,10444
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02515 	stw	r2,-32620(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02517 	ldw	r2,-32620(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02517 	ldw	r2,-32620(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a3304 	addi	r2,r2,10444
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02517 	ldw	r3,-32620(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02304 	addi	r2,gp,-32628
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02517 	ldw	r2,-32620(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02517 	ldw	r3,-32620(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	000b1380 	call	b138 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be9c04 	addi	r2,r2,-1424
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be9c04 	addi	r2,r2,-1424
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a05517 	ldw	r2,-32428(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a05515 	stw	r2,-32428(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a05517 	ldw	r2,-32428(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a05517 	ldw	r2,-32428(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a05515 	stw	r2,-32428(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a05517 	ldw	r2,-32428(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	000ae380 	call	ae38 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	000ae380 	call	ae38 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	000ae380 	call	ae38 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02a17 	ldw	r2,-32600(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02a15 	stw	r2,-32600(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02617 	ldw	r2,-32616(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02615 	stw	r2,-32616(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02a17 	ldw	r2,-32600(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02d17 	ldw	r2,-32588(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02617 	ldw	r2,-32616(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02615 	stw	r2,-32616(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03117 	ldw	r2,-32572(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03115 	stw	r2,-32572(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02c17 	ldw	r3,-32592(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02c15 	stw	r2,-32592(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be3304 	addi	r2,r2,-1844
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02d17 	ldw	r2,-32588(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02617 	ldw	r2,-32616(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02617 	ldw	r2,-32616(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e7e04 	addi	r4,r4,-1544
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02917 	ldw	r2,-32604(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02915 	stw	r2,-32604(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03117 	ldw	r2,-32572(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03115 	stw	r2,-32572(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02d17 	ldw	r2,-32588(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02617 	ldw	r2,-32616(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02b17 	ldw	r3,-32596(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02617 	ldw	r2,-32616(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02d15 	stw	r2,-32588(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202b15 	stw	zero,-32596(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202d15 	stw	zero,-32588(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03217 	ldw	r2,-32568(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03215 	stw	r2,-32568(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03217 	ldw	r2,-32568(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03215 	stw	r2,-32568(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03217 	ldw	r2,-32568(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02a17 	ldw	r2,-32600(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be7904 	addi	r2,r2,-1564
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02c17 	ldw	r3,-32592(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02c15 	stw	r2,-32592(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10be3304 	addi	r2,r2,-1844
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02617 	ldw	r2,-32616(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02f15 	stw	r2,-32580(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be7904 	addi	r2,r2,-1564
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02e17 	ldw	r2,-32584(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02f15 	stw	r2,-32580(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02e17 	ldw	r2,-32584(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02e15 	stw	r2,-32584(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02f17 	ldw	r2,-32580(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02b17 	ldw	r2,-32596(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02b17 	ldw	r2,-32596(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02a17 	ldw	r2,-32600(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03217 	ldw	r2,-32568(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02b17 	ldw	r2,-32596(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02b15 	stw	r2,-32596(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02b17 	ldw	r2,-32596(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02717 	ldw	r2,-32612(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02817 	ldw	r2,-32608(gp)
    3194:	d0a02715 	stw	r2,-32612(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02815 	stw	r2,-32608(gp)
    31a0:	d0a03017 	ldw	r2,-32576(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03015 	stw	r2,-32576(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02717 	ldw	r2,-32612(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02717 	ldw	r2,-32612(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02c17 	ldw	r3,-32592(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02c15 	stw	r2,-32592(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10be3304 	addi	r2,r2,-1844
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02617 	ldw	r2,-32616(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02617 	ldw	r2,-32616(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10be3304 	addi	r2,r2,-1844
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02e17 	ldw	r2,-32584(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02e15 	stw	r2,-32584(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02f17 	ldw	r2,-32580(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03217 	ldw	r2,-32568(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02f15 	stw	r2,-32580(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202f15 	stw	zero,-32580(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02617 	ldw	r2,-32616(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02617 	ldw	r3,-32616(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02617 	ldw	r3,-32616(gp)
    3354:	d0a02617 	ldw	r2,-32616(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02617 	ldw	r2,-32616(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	000adbc0 	call	adbc <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02617 	ldw	r3,-32616(gp)
    338c:	d0a02617 	ldw	r2,-32616(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02c17 	ldw	r2,-32592(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02c15 	stw	r2,-32592(gp)
    33b0:	d0e02c17 	ldw	r3,-32592(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10be3304 	addi	r2,r2,-1844
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02c17 	ldw	r2,-32592(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10be3304 	addi	r2,r2,-1844
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02615 	stw	r2,-32616(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02617 	ldw	r2,-32616(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02b17 	ldw	r3,-32596(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02617 	ldw	r2,-32616(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02617 	ldw	r2,-32616(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02617 	ldw	r2,-32616(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02b17 	ldw	r3,-32596(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02617 	ldw	r2,-32616(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02b17 	ldw	r3,-32596(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03217 	ldw	r2,-32568(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02c17 	ldw	r3,-32592(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02c15 	stw	r2,-32592(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10be3304 	addi	r2,r2,-1844
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e7904 	addi	r4,r4,-1564
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02617 	ldw	r3,-32616(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02f15 	stw	r2,-32580(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02c17 	ldw	r3,-32592(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02c15 	stw	r2,-32592(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10be3304 	addi	r2,r2,-1844
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02617 	ldw	r3,-32616(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02f15 	stw	r2,-32580(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03017 	ldw	r3,-32576(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02b17 	ldw	r3,-32596(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02b17 	ldw	r2,-32596(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03017 	ldw	r2,-32576(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02f15 	stw	r2,-32580(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10be3304 	addi	r2,r2,-1844
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e6f04 	addi	r4,r4,-1604
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e7404 	addi	r4,r4,-1584
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e7904 	addi	r4,r4,-1564
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e7e04 	addi	r4,r4,-1544
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be6f04 	addi	r2,r2,-1604
    3a80:	d0a02715 	stw	r2,-32612(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be7404 	addi	r2,r2,-1584
    3a8c:	d0a02815 	stw	r2,-32608(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be7e04 	addi	r2,r2,-1544
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be7e04 	addi	r2,r2,-1544
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02a17 	ldw	r2,-32600(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02a15 	stw	r2,-32600(gp)
					--uxTasksDeleted;
    3b18:	d0a02917 	ldw	r2,-32604(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02915 	stw	r2,-32604(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02917 	ldw	r2,-32604(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02617 	ldw	r2,-32616(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02b17 	ldw	r2,-32596(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02817 	ldw	r3,-32608(gp)
    3b80:	d0a02617 	ldw	r2,-32616(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02717 	ldw	r3,-32612(gp)
    3b9c:	d0a02617 	ldw	r2,-32616(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	000af800 	call	af80 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02617 	ldw	r2,-32616(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02717 	ldw	r2,-32612(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02717 	ldw	r2,-32612(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02617 	ldw	r2,-32616(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02d17 	ldw	r2,-32588(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03217 	ldw	r2,-32568(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02617 	ldw	r2,-32616(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02617 	ldw	r2,-32616(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10be3304 	addi	r2,r2,-1844
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02617 	ldw	r2,-32616(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02c17 	ldw	r3,-32592(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02c15 	stw	r2,-32592(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10be3304 	addi	r2,r2,-1844
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02617 	ldw	r2,-32616(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02c17 	ldw	r3,-32592(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02c15 	stw	r2,-32592(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10be3304 	addi	r2,r2,-1844
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02d17 	ldw	r2,-32588(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02617 	ldw	r2,-32616(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02617 	ldw	r2,-32616(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02d17 	ldw	r2,-32588(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02617 	ldw	r2,-32616(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02617 	ldw	r2,-32616(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02617 	ldw	r2,-32616(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02617 	ldw	r2,-32616(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02617 	ldw	r2,-32616(gp)
    4178:	d0e02617 	ldw	r3,-32616(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02617 	ldw	r2,-32616(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02617 	ldw	r2,-32616(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02617 	ldw	r2,-32616(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02617 	ldw	r2,-32616(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02617 	ldw	r2,-32616(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02617 	ldw	r2,-32616(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02b17 	ldw	r3,-32596(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02617 	ldw	r2,-32616(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02617 	ldw	r2,-32616(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02617 	ldw	r2,-32616(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02617 	ldw	r2,-32616(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02617 	ldw	r2,-32616(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02617 	ldw	r2,-32616(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02617 	ldw	r2,-32616(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02617 	ldw	r2,-32616(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02b17 	ldw	r3,-32596(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02617 	ldw	r2,-32616(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02617 	ldw	r2,-32616(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02617 	ldw	r2,-32616(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02617 	ldw	r2,-32616(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02c17 	ldw	r3,-32592(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02c15 	stw	r2,-32592(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10be3304 	addi	r2,r2,-1844
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02617 	ldw	r3,-32616(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03217 	ldw	r2,-32568(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02c17 	ldw	r3,-32592(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02c15 	stw	r2,-32592(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10be3304 	addi	r2,r2,-1844
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e7904 	addi	r4,r4,-1564
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02617 	ldw	r3,-32616(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03217 	ldw	r2,-32568(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02c17 	ldw	r3,-32592(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02c15 	stw	r2,-32592(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10be3304 	addi	r2,r2,-1844
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e7904 	addi	r4,r4,-1564
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02617 	ldw	r3,-32616(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03517 	ldw	r2,-32556(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03517 	ldw	r2,-32556(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03517 	ldw	r2,-32556(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03517 	ldw	r2,-32556(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03517 	ldw	r2,-32556(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03317 	ldw	r2,-32564(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203517 	ldw	r4,-32556(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03317 	ldw	r2,-32564(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03317 	ldw	r2,-32564(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03617 	ldw	r2,-32552(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03615 	stw	r2,-32552(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03417 	ldw	r3,-32560(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03317 	ldw	r3,-32564(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03517 	ldw	r2,-32556(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03317 	ldw	r2,-32564(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03317 	ldw	r2,-32564(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03317 	ldw	r3,-32564(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03317 	ldw	r2,-32564(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03317 	ldw	r2,-32564(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03417 	ldw	r2,-32560(gp)
    4fe4:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03415 	stw	r2,-32560(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03517 	ldw	r2,-32556(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e8304 	addi	r4,r4,-1524
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e8804 	addi	r4,r4,-1504
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be8304 	addi	r2,r2,-1524
    5044:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be8804 	addi	r2,r2,-1504
    5050:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03515 	stw	r2,-32556(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <lcd_set_mode>:
#define ESC 27
#define CLEAR_LCD_STRING "[2J"

/* shows what the current mode is through LCD Display on push button press*/
void lcd_set_mode()
{
    5104:	defffc04 	addi	sp,sp,-16
    5108:	dfc00315 	stw	ra,12(sp)
    510c:	df000215 	stw	fp,8(sp)
    5110:	df000204 	addi	fp,sp,8
	unsigned int maintMode = 0;
    5114:	e03ffe15 	stw	zero,-8(fp)
	int tmp;
	while (1)
	{
		if (xQueueReceive(Q_tmp, &tmp, portMAX_DELAY) == pdTRUE)
    5118:	d0a04517 	ldw	r2,-32492(gp)
    511c:	e0ffff04 	addi	r3,fp,-4
    5120:	000f883a 	mov	r7,zero
    5124:	01bfffc4 	movi	r6,-1
    5128:	180b883a 	mov	r5,r3
    512c:	1009883a 	mov	r4,r2
    5130:	000222c0 	call	222c <xQueueGenericReceive>
    5134:	10800058 	cmpnei	r2,r2,1
    5138:	1000321e 	bne	r2,zero,5204 <lcd_set_mode+0x100>
		{
			maintMode = !maintMode;
    513c:	e0bffe17 	ldw	r2,-8(fp)
    5140:	1005003a 	cmpeq	r2,r2,zero
    5144:	10803fcc 	andi	r2,r2,255
    5148:	e0bffe15 	stw	r2,-8(fp)
			printf("maint mode is: %d\n", maintMode);
    514c:	e17ffe17 	ldw	r5,-8(fp)
    5150:	01020034 	movhi	r4,2048
    5154:	21001604 	addi	r4,r4,88
    5158:	000b1380 	call	b138 <printf>
			lcd = fopen(CHARACTER_LCD_NAME, "w");
    515c:	01420034 	movhi	r5,2048
    5160:	29401b04 	addi	r5,r5,108
    5164:	01020034 	movhi	r4,2048
    5168:	21001c04 	addi	r4,r4,112
    516c:	00097f80 	call	97f8 <fopen>
    5170:	d0a03d15 	stw	r2,-32524(gp)
			if (lcd != NULL)
    5174:	d0a03d17 	ldw	r2,-32524(gp)
    5178:	10001f26 	beq	r2,zero,51f8 <lcd_set_mode+0xf4>
			{
				fprintf(lcd, "%c%s", ESC, CLEAR_LCD_STRING);
    517c:	d0a03d17 	ldw	r2,-32524(gp)
    5180:	01c20034 	movhi	r7,2048
    5184:	39c02104 	addi	r7,r7,132
    5188:	018006c4 	movi	r6,27
    518c:	01420034 	movhi	r5,2048
    5190:	29402204 	addi	r5,r5,136
    5194:	1009883a 	mov	r4,r2
    5198:	00098380 	call	9838 <fprintf>

				if (maintMode) {
    519c:	e0bffe17 	ldw	r2,-8(fp)
    51a0:	10000b26 	beq	r2,zero,51d0 <lcd_set_mode+0xcc>
					printf("maint mode\n");
    51a4:	01020034 	movhi	r4,2048
    51a8:	21002404 	addi	r4,r4,144
    51ac:	000b2340 	call	b234 <puts>
					fprintf (lcd, "MAINTENANCE MODE\n");
    51b0:	d0a03d17 	ldw	r2,-32524(gp)
    51b4:	100f883a 	mov	r7,r2
    51b8:	01800444 	movi	r6,17
    51bc:	01400044 	movi	r5,1
    51c0:	01020034 	movhi	r4,2048
    51c4:	21002704 	addi	r4,r4,156
    51c8:	000a3c00 	call	a3c0 <fwrite>
    51cc:	00000a06 	br	51f8 <lcd_set_mode+0xf4>
				} else {
					printf("normal mode\n");
    51d0:	01020034 	movhi	r4,2048
    51d4:	21002c04 	addi	r4,r4,176
    51d8:	000b2340 	call	b234 <puts>
					fprintf(lcd, "NORMAL MODE\n");
    51dc:	d0a03d17 	ldw	r2,-32524(gp)
    51e0:	100f883a 	mov	r7,r2
    51e4:	01800304 	movi	r6,12
    51e8:	01400044 	movi	r5,1
    51ec:	01020034 	movhi	r4,2048
    51f0:	21002f04 	addi	r4,r4,188
    51f4:	000a3c00 	call	a3c0 <fwrite>
				}
			}
			fclose(lcd);
    51f8:	d0a03d17 	ldw	r2,-32524(gp)
    51fc:	1009883a 	mov	r4,r2
    5200:	00090a80 	call	90a8 <fclose>
		}
		vTaskDelay(10);
    5204:	01000284 	movi	r4,10
    5208:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    520c:	003fc206 	br	5118 <__alt_data_end+0xf0005118>

00005210 <PRVGADraw_Task>:
}

/* VGA Display */
void PRVGADraw_Task(void *pvParameters ){
    5210:	defe5c04 	addi	sp,sp,-1680
    5214:	dfc1a315 	stw	ra,1676(sp)
    5218:	df01a215 	stw	fp,1672(sp)
    521c:	dc41a115 	stw	r17,1668(sp)
    5220:	dc01a015 	stw	r16,1664(sp)
    5224:	df01a204 	addi	fp,sp,1672
    5228:	e13ffd15 	stw	r4,-12(fp)
	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    522c:	01020034 	movhi	r4,2048
    5230:	21003304 	addi	r4,r4,204
    5234:	00194140 	call	19414 <alt_up_pixel_buffer_dma_open_dev>
    5238:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    523c:	e0be6317 	ldw	r2,-1652(fp)
    5240:	1000031e 	bne	r2,zero,5250 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    5244:	01020034 	movhi	r4,2048
    5248:	21003a04 	addi	r4,r4,232
    524c:	000b2340 	call	b234 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5250:	000b883a 	mov	r5,zero
    5254:	e13e6317 	ldw	r4,-1652(fp)
    5258:	00196d40 	call	196d4 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    525c:	01020034 	movhi	r4,2048
    5260:	21004204 	addi	r4,r4,264
    5264:	00191b40 	call	191b4 <alt_up_char_buffer_open_dev>
    5268:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    526c:	e0be6417 	ldw	r2,-1648(fp)
    5270:	1000031e 	bne	r2,zero,5280 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5274:	01020034 	movhi	r4,2048
    5278:	21004c04 	addi	r4,r4,304
    527c:	000b2340 	call	b234 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5280:	e13e6417 	ldw	r4,-1648(fp)
    5284:	00193b80 	call	193b8 <alt_up_char_buffer_clear>

	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5288:	d8000115 	stw	zero,4(sp)
    528c:	00900034 	movhi	r2,16384
    5290:	10bfffc4 	addi	r2,r2,-1
    5294:	d8800015 	stw	r2,0(sp)
    5298:	01c03204 	movi	r7,200
    529c:	01809384 	movi	r6,590
    52a0:	01401904 	movi	r5,100
    52a4:	e13e6317 	ldw	r4,-1652(fp)
    52a8:	0019ad80 	call	19ad8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52ac:	d8000115 	stw	zero,4(sp)
    52b0:	00900034 	movhi	r2,16384
    52b4:	10bfffc4 	addi	r2,r2,-1
    52b8:	d8800015 	stw	r2,0(sp)
    52bc:	01c04b04 	movi	r7,300
    52c0:	01809384 	movi	r6,590
    52c4:	01401904 	movi	r5,100
    52c8:	e13e6317 	ldw	r4,-1652(fp)
    52cc:	0019ad80 	call	19ad8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52d0:	d8000115 	stw	zero,4(sp)
    52d4:	00900034 	movhi	r2,16384
    52d8:	10bfffc4 	addi	r2,r2,-1
    52dc:	d8800015 	stw	r2,0(sp)
    52e0:	01c03204 	movi	r7,200
    52e4:	01800c84 	movi	r6,50
    52e8:	01401904 	movi	r5,100
    52ec:	e13e6317 	ldw	r4,-1652(fp)
    52f0:	0019ce80 	call	19ce8 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52f4:	d8000115 	stw	zero,4(sp)
    52f8:	00900034 	movhi	r2,16384
    52fc:	10bfffc4 	addi	r2,r2,-1
    5300:	d8800015 	stw	r2,0(sp)
    5304:	01c04b04 	movi	r7,300
    5308:	01803704 	movi	r6,220
    530c:	01401904 	movi	r5,100
    5310:	e13e6317 	ldw	r4,-1652(fp)
    5314:	0019ce80 	call	19ce8 <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    5318:	01c00104 	movi	r7,4
    531c:	01800104 	movi	r6,4
    5320:	01420034 	movhi	r5,2048
    5324:	29405404 	addi	r5,r5,336
    5328:	e13e6417 	ldw	r4,-1648(fp)
    532c:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5330:	01c001c4 	movi	r7,7
    5334:	01800284 	movi	r6,10
    5338:	01420034 	movhi	r5,2048
    533c:	29405804 	addi	r5,r5,352
    5340:	e13e6417 	ldw	r4,-1648(fp)
    5344:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    5348:	01c00304 	movi	r7,12
    534c:	01800284 	movi	r6,10
    5350:	01420034 	movhi	r5,2048
    5354:	29405904 	addi	r5,r5,356
    5358:	e13e6417 	ldw	r4,-1648(fp)
    535c:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5360:	01c00444 	movi	r7,17
    5364:	01800284 	movi	r6,10
    5368:	01420034 	movhi	r5,2048
    536c:	29405a04 	addi	r5,r5,360
    5370:	e13e6417 	ldw	r4,-1648(fp)
    5374:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    5378:	01c00584 	movi	r7,22
    537c:	01800284 	movi	r6,10
    5380:	01420034 	movhi	r5,2048
    5384:	29405b04 	addi	r5,r5,364
    5388:	e13e6417 	ldw	r4,-1648(fp)
    538c:	00192bc0 	call	192bc <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5390:	01c00684 	movi	r7,26
    5394:	01800104 	movi	r6,4
    5398:	01420034 	movhi	r5,2048
    539c:	29405c04 	addi	r5,r5,368
    53a0:	e13e6417 	ldw	r4,-1648(fp)
    53a4:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    53a8:	01c00704 	movi	r7,28
    53ac:	01800284 	movi	r6,10
    53b0:	01420034 	movhi	r5,2048
    53b4:	29405f04 	addi	r5,r5,380
    53b8:	e13e6417 	ldw	r4,-1648(fp)
    53bc:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    53c0:	01c00784 	movi	r7,30
    53c4:	01800284 	movi	r6,10
    53c8:	01420034 	movhi	r5,2048
    53cc:	29406004 	addi	r5,r5,384
    53d0:	e13e6417 	ldw	r4,-1648(fp)
    53d4:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    53d8:	01c00804 	movi	r7,32
    53dc:	01800284 	movi	r6,10
    53e0:	01420034 	movhi	r5,2048
    53e4:	29406104 	addi	r5,r5,388
    53e8:	e13e6417 	ldw	r4,-1648(fp)
    53ec:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    53f0:	01c00884 	movi	r7,34
    53f4:	01800244 	movi	r6,9
    53f8:	01420034 	movhi	r5,2048
    53fc:	29406204 	addi	r5,r5,392
    5400:	e13e6417 	ldw	r4,-1648(fp)
    5404:	00192bc0 	call	192bc <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    5408:	01c00904 	movi	r7,36
    540c:	01800244 	movi	r6,9
    5410:	01420034 	movhi	r5,2048
    5414:	29406304 	addi	r5,r5,396
    5418:	e13e6417 	ldw	r4,-1648(fp)
    541c:	00192bc0 	call	192bc <alt_up_char_buffer_string>

	double freq[100], dfreq[100];
	int i = 99, j = 0;
    5420:	008018c4 	movi	r2,99
    5424:	e0be6115 	stw	r2,-1660(fp)
    5428:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    542c:	0000d806 	br	5790 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    5430:	d1204617 	ldw	r4,-32488(gp)
    5434:	e0be6117 	ldw	r2,-1660(fp)
    5438:	100490fa 	slli	r2,r2,3
    543c:	e0fe6504 	addi	r3,fp,-1644
    5440:	1885883a 	add	r2,r3,r2
    5444:	000f883a 	mov	r7,zero
    5448:	000d883a 	mov	r6,zero
    544c:	100b883a 	mov	r5,r2
    5450:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    5454:	e0be6117 	ldw	r2,-1660(fp)
    5458:	1000451e 	bne	r2,zero,5570 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    545c:	e0be6517 	ldw	r2,-1644(fp)
    5460:	e0fe6617 	ldw	r3,-1640(fp)
    5464:	e13f2b17 	ldw	r4,-852(fp)
    5468:	e17f2c17 	ldw	r5,-848(fp)
    546c:	200d883a 	mov	r6,r4
    5470:	280f883a 	mov	r7,r5
    5474:	1009883a 	mov	r4,r2
    5478:	180b883a 	mov	r5,r3
    547c:	00083480 	call	8348 <__subdf3>
    5480:	1009883a 	mov	r4,r2
    5484:	180b883a 	mov	r5,r3
    5488:	2005883a 	mov	r2,r4
    548c:	2807883a 	mov	r3,r5
    5490:	100d883a 	mov	r6,r2
    5494:	180f883a 	mov	r7,r3
    5498:	1009883a 	mov	r4,r2
    549c:	180b883a 	mov	r5,r3
    54a0:	00068cc0 	call	68cc <__adddf3>
    54a4:	1009883a 	mov	r4,r2
    54a8:	180b883a 	mov	r5,r3
    54ac:	2011883a 	mov	r8,r4
    54b0:	2813883a 	mov	r9,r5
    54b4:	e0be6517 	ldw	r2,-1644(fp)
    54b8:	e0fe6617 	ldw	r3,-1640(fp)
    54bc:	100d883a 	mov	r6,r2
    54c0:	180f883a 	mov	r7,r3
    54c4:	4009883a 	mov	r4,r8
    54c8:	480b883a 	mov	r5,r9
    54cc:	0007c300 	call	7c30 <__muldf3>
    54d0:	1009883a 	mov	r4,r2
    54d4:	180b883a 	mov	r5,r3
    54d8:	2011883a 	mov	r8,r4
    54dc:	2813883a 	mov	r9,r5
    54e0:	e0bf2b17 	ldw	r2,-852(fp)
    54e4:	e0ff2c17 	ldw	r3,-848(fp)
    54e8:	100d883a 	mov	r6,r2
    54ec:	180f883a 	mov	r7,r3
    54f0:	4009883a 	mov	r4,r8
    54f4:	480b883a 	mov	r5,r9
    54f8:	0007c300 	call	7c30 <__muldf3>
    54fc:	1009883a 	mov	r4,r2
    5500:	180b883a 	mov	r5,r3
    5504:	2021883a 	mov	r16,r4
    5508:	2823883a 	mov	r17,r5
    550c:	e0be6517 	ldw	r2,-1644(fp)
    5510:	e0fe6617 	ldw	r3,-1640(fp)
    5514:	e13f2b17 	ldw	r4,-852(fp)
    5518:	e17f2c17 	ldw	r5,-848(fp)
    551c:	200d883a 	mov	r6,r4
    5520:	280f883a 	mov	r7,r5
    5524:	1009883a 	mov	r4,r2
    5528:	180b883a 	mov	r5,r3
    552c:	00068cc0 	call	68cc <__adddf3>
    5530:	1009883a 	mov	r4,r2
    5534:	180b883a 	mov	r5,r3
    5538:	2005883a 	mov	r2,r4
    553c:	2807883a 	mov	r3,r5
    5540:	100d883a 	mov	r6,r2
    5544:	180f883a 	mov	r7,r3
    5548:	8009883a 	mov	r4,r16
    554c:	880b883a 	mov	r5,r17
    5550:	00071780 	call	7178 <__divdf3>
    5554:	1009883a 	mov	r4,r2
    5558:	180b883a 	mov	r5,r3
    555c:	2005883a 	mov	r2,r4
    5560:	2807883a 	mov	r3,r5
    5564:	e0bf2d15 	stw	r2,-844(fp)
    5568:	e0ff2e15 	stw	r3,-840(fp)
    556c:	00006a06 	br	5718 <PRVGADraw_Task+0x508>
			}
			else{

				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5570:	e0be6117 	ldw	r2,-1660(fp)
    5574:	100490fa 	slli	r2,r2,3
    5578:	e0fe6104 	addi	r3,fp,-1660
    557c:	1885883a 	add	r2,r3,r2
    5580:	11000404 	addi	r4,r2,16
    5584:	20800017 	ldw	r2,0(r4)
    5588:	20c00117 	ldw	r3,4(r4)
    558c:	e13e6117 	ldw	r4,-1660(fp)
    5590:	213fffc4 	addi	r4,r4,-1
    5594:	200890fa 	slli	r4,r4,3
    5598:	e17e6104 	addi	r5,fp,-1660
    559c:	2909883a 	add	r4,r5,r4
    55a0:	21800404 	addi	r6,r4,16
    55a4:	31000017 	ldw	r4,0(r6)
    55a8:	31400117 	ldw	r5,4(r6)
    55ac:	200d883a 	mov	r6,r4
    55b0:	280f883a 	mov	r7,r5
    55b4:	1009883a 	mov	r4,r2
    55b8:	180b883a 	mov	r5,r3
    55bc:	00083480 	call	8348 <__subdf3>
    55c0:	1009883a 	mov	r4,r2
    55c4:	180b883a 	mov	r5,r3
    55c8:	2005883a 	mov	r2,r4
    55cc:	2807883a 	mov	r3,r5
    55d0:	100d883a 	mov	r6,r2
    55d4:	180f883a 	mov	r7,r3
    55d8:	1009883a 	mov	r4,r2
    55dc:	180b883a 	mov	r5,r3
    55e0:	00068cc0 	call	68cc <__adddf3>
    55e4:	1009883a 	mov	r4,r2
    55e8:	180b883a 	mov	r5,r3
    55ec:	2011883a 	mov	r8,r4
    55f0:	2813883a 	mov	r9,r5
    55f4:	e0be6117 	ldw	r2,-1660(fp)
    55f8:	100490fa 	slli	r2,r2,3
    55fc:	e0fe6104 	addi	r3,fp,-1660
    5600:	1885883a 	add	r2,r3,r2
    5604:	11000404 	addi	r4,r2,16
    5608:	20800017 	ldw	r2,0(r4)
    560c:	20c00117 	ldw	r3,4(r4)
    5610:	100d883a 	mov	r6,r2
    5614:	180f883a 	mov	r7,r3
    5618:	4009883a 	mov	r4,r8
    561c:	480b883a 	mov	r5,r9
    5620:	0007c300 	call	7c30 <__muldf3>
    5624:	1009883a 	mov	r4,r2
    5628:	180b883a 	mov	r5,r3
    562c:	2011883a 	mov	r8,r4
    5630:	2813883a 	mov	r9,r5
    5634:	e0be6117 	ldw	r2,-1660(fp)
    5638:	10bfffc4 	addi	r2,r2,-1
    563c:	100490fa 	slli	r2,r2,3
    5640:	e17e6104 	addi	r5,fp,-1660
    5644:	2885883a 	add	r2,r5,r2
    5648:	11000404 	addi	r4,r2,16
    564c:	20800017 	ldw	r2,0(r4)
    5650:	20c00117 	ldw	r3,4(r4)
    5654:	100d883a 	mov	r6,r2
    5658:	180f883a 	mov	r7,r3
    565c:	4009883a 	mov	r4,r8
    5660:	480b883a 	mov	r5,r9
    5664:	0007c300 	call	7c30 <__muldf3>
    5668:	1009883a 	mov	r4,r2
    566c:	180b883a 	mov	r5,r3
    5670:	2021883a 	mov	r16,r4
    5674:	2823883a 	mov	r17,r5
    5678:	e0be6117 	ldw	r2,-1660(fp)
    567c:	100490fa 	slli	r2,r2,3
    5680:	e0fe6104 	addi	r3,fp,-1660
    5684:	1885883a 	add	r2,r3,r2
    5688:	11000404 	addi	r4,r2,16
    568c:	20800017 	ldw	r2,0(r4)
    5690:	20c00117 	ldw	r3,4(r4)
    5694:	e13e6117 	ldw	r4,-1660(fp)
    5698:	213fffc4 	addi	r4,r4,-1
    569c:	200890fa 	slli	r4,r4,3
    56a0:	e17e6104 	addi	r5,fp,-1660
    56a4:	2909883a 	add	r4,r5,r4
    56a8:	21800404 	addi	r6,r4,16
    56ac:	31000017 	ldw	r4,0(r6)
    56b0:	31400117 	ldw	r5,4(r6)
    56b4:	200d883a 	mov	r6,r4
    56b8:	280f883a 	mov	r7,r5
    56bc:	1009883a 	mov	r4,r2
    56c0:	180b883a 	mov	r5,r3
    56c4:	00068cc0 	call	68cc <__adddf3>
    56c8:	1009883a 	mov	r4,r2
    56cc:	180b883a 	mov	r5,r3
    56d0:	2005883a 	mov	r2,r4
    56d4:	2807883a 	mov	r3,r5
    56d8:	100d883a 	mov	r6,r2
    56dc:	180f883a 	mov	r7,r3
    56e0:	8009883a 	mov	r4,r16
    56e4:	880b883a 	mov	r5,r17
    56e8:	00071780 	call	7178 <__divdf3>
    56ec:	1009883a 	mov	r4,r2
    56f0:	180b883a 	mov	r5,r3
    56f4:	2005883a 	mov	r2,r4
    56f8:	2807883a 	mov	r3,r5
    56fc:	e13e6117 	ldw	r4,-1660(fp)
    5700:	200890fa 	slli	r4,r4,3
    5704:	e17e6104 	addi	r5,fp,-1660
    5708:	2909883a 	add	r4,r5,r4
    570c:	2100cc04 	addi	r4,r4,816
    5710:	20800015 	stw	r2,0(r4)
    5714:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    5718:	e0be6117 	ldw	r2,-1660(fp)
    571c:	100490fa 	slli	r2,r2,3
    5720:	e0fe6104 	addi	r3,fp,-1660
    5724:	1885883a 	add	r2,r3,r2
    5728:	1100cc04 	addi	r4,r2,816
    572c:	20800017 	ldw	r2,0(r4)
    5730:	20c00117 	ldw	r3,4(r4)
    5734:	000d883a 	mov	r6,zero
    5738:	01d01674 	movhi	r7,16473
    573c:	1009883a 	mov	r4,r2
    5740:	180b883a 	mov	r5,r3
    5744:	0007a600 	call	7a60 <__gedf2>
    5748:	0080080e 	bge	zero,r2,576c <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    574c:	e0be6117 	ldw	r2,-1660(fp)
    5750:	100490fa 	slli	r2,r2,3
    5754:	e17e6104 	addi	r5,fp,-1660
    5758:	2885883a 	add	r2,r5,r2
    575c:	1080cc04 	addi	r2,r2,816
    5760:	10000015 	stw	zero,0(r2)
    5764:	00d01674 	movhi	r3,16473
    5768:	10c00115 	stw	r3,4(r2)
			}


			i =	(++i) % 100; //point to the next data (oldest) to be overwritten
    576c:	e0be6117 	ldw	r2,-1660(fp)
    5770:	10800044 	addi	r2,r2,1
    5774:	e0be6115 	stw	r2,-1660(fp)
    5778:	e0be6117 	ldw	r2,-1660(fp)
    577c:	00c01904 	movi	r3,100
    5780:	10c7283a 	div	r3,r2,r3
    5784:	18c01924 	muli	r3,r3,100
    5788:	10c5c83a 	sub	r2,r2,r3
    578c:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5790:	d0a04617 	ldw	r2,-32488(gp)
    5794:	1009883a 	mov	r4,r2
    5798:	00025900 	call	2590 <uxQueueMessagesWaiting>
    579c:	103f241e 	bne	r2,zero,5430 <__alt_data_end+0xf0005430>
			i =	(++i) % 100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    57a0:	d8000215 	stw	zero,8(sp)
    57a4:	d8000115 	stw	zero,4(sp)
    57a8:	008031c4 	movi	r2,199
    57ac:	d8800015 	stw	r2,0(sp)
    57b0:	01c09fc4 	movi	r7,639
    57b4:	000d883a 	mov	r6,zero
    57b8:	01401944 	movi	r5,101
    57bc:	e13e6317 	ldw	r4,-1652(fp)
    57c0:	00197fc0 	call	197fc <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    57c4:	d8000215 	stw	zero,8(sp)
    57c8:	d8000115 	stw	zero,4(sp)
    57cc:	00804ac4 	movi	r2,299
    57d0:	d8800015 	stw	r2,0(sp)
    57d4:	01c09fc4 	movi	r7,639
    57d8:	01803244 	movi	r6,201
    57dc:	01401944 	movi	r5,101
    57e0:	e13e6317 	ldw	r4,-1652(fp)
    57e4:	00197fc0 	call	197fc <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    57e8:	e03e6215 	stw	zero,-1656(fp)
    57ec:	00011406 	br	5c40 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    57f0:	e0fe6117 	ldw	r3,-1660(fp)
    57f4:	e0be6217 	ldw	r2,-1656(fp)
    57f8:	1885883a 	add	r2,r3,r2
    57fc:	00c01904 	movi	r3,100
    5800:	10c7283a 	div	r3,r2,r3
    5804:	18c01924 	muli	r3,r3,100
    5808:	10c5c83a 	sub	r2,r2,r3
    580c:	100490fa 	slli	r2,r2,3
    5810:	e0fe6104 	addi	r3,fp,-1660
    5814:	1885883a 	add	r2,r3,r2
    5818:	11000404 	addi	r4,r2,16
    581c:	20800017 	ldw	r2,0(r4)
    5820:	20c00117 	ldw	r3,4(r4)
    5824:	1009883a 	mov	r4,r2
    5828:	180b883a 	mov	r5,r3
    582c:	0008c440 	call	8c44 <__fixdfsi>
    5830:	1009883a 	mov	r4,r2
    5834:	0008cc40 	call	8cc4 <__floatsidf>
    5838:	1011883a 	mov	r8,r2
    583c:	1813883a 	mov	r9,r3
    5840:	000d883a 	mov	r6,zero
    5844:	01d011f4 	movhi	r7,16455
    5848:	39e00004 	addi	r7,r7,-32768
    584c:	4009883a 	mov	r4,r8
    5850:	480b883a 	mov	r5,r9
    5854:	0007a600 	call	7a60 <__gedf2>
    5858:	0080f60e 	bge	zero,r2,5c34 <PRVGADraw_Task+0xa24>
    585c:	e0fe6117 	ldw	r3,-1660(fp)
    5860:	e0be6217 	ldw	r2,-1656(fp)
    5864:	1885883a 	add	r2,r3,r2
    5868:	10800044 	addi	r2,r2,1
    586c:	00c01904 	movi	r3,100
    5870:	10c7283a 	div	r3,r2,r3
    5874:	18c01924 	muli	r3,r3,100
    5878:	10c5c83a 	sub	r2,r2,r3
    587c:	100490fa 	slli	r2,r2,3
    5880:	e17e6104 	addi	r5,fp,-1660
    5884:	2885883a 	add	r2,r5,r2
    5888:	11000404 	addi	r4,r2,16
    588c:	20800017 	ldw	r2,0(r4)
    5890:	20c00117 	ldw	r3,4(r4)
    5894:	1009883a 	mov	r4,r2
    5898:	180b883a 	mov	r5,r3
    589c:	0008c440 	call	8c44 <__fixdfsi>
    58a0:	1009883a 	mov	r4,r2
    58a4:	0008cc40 	call	8cc4 <__floatsidf>
    58a8:	1011883a 	mov	r8,r2
    58ac:	1813883a 	mov	r9,r3
    58b0:	000d883a 	mov	r6,zero
    58b4:	01d011f4 	movhi	r7,16455
    58b8:	39e00004 	addi	r7,r7,-32768
    58bc:	4009883a 	mov	r4,r8
    58c0:	480b883a 	mov	r5,r9
    58c4:	0007a600 	call	7a60 <__gedf2>
    58c8:	0080da0e 	bge	zero,r2,5c34 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X
						+ FREQPLT_GRID_SIZE_X * j;
    58cc:	e0be6217 	ldw	r2,-1656(fp)
    58d0:	10800164 	muli	r2,r2,5
    58d4:	10801944 	addi	r2,r2,101

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X
    58d8:	e0bff515 	stw	r2,-44(fp)
						+ FREQPLT_GRID_SIZE_X * j;
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    58dc:	e0fe6117 	ldw	r3,-1660(fp)
    58e0:	e0be6217 	ldw	r2,-1656(fp)
    58e4:	1885883a 	add	r2,r3,r2
    58e8:	00c01904 	movi	r3,100
    58ec:	10c7283a 	div	r3,r2,r3
    58f0:	18c01924 	muli	r3,r3,100
    58f4:	10c5c83a 	sub	r2,r2,r3
    58f8:	100490fa 	slli	r2,r2,3
    58fc:	e0fe6104 	addi	r3,fp,-1660
    5900:	1885883a 	add	r2,r3,r2
    5904:	11000404 	addi	r4,r2,16
    5908:	20800017 	ldw	r2,0(r4)
    590c:	20c00117 	ldw	r3,4(r4)
    5910:	000d883a 	mov	r6,zero
    5914:	01d011f4 	movhi	r7,16455
    5918:	39e00004 	addi	r7,r7,-32768
    591c:	1009883a 	mov	r4,r2
    5920:	180b883a 	mov	r5,r3
    5924:	00083480 	call	8348 <__subdf3>
    5928:	1009883a 	mov	r4,r2
    592c:	180b883a 	mov	r5,r3
    5930:	2005883a 	mov	r2,r4
    5934:	2807883a 	mov	r3,r5
    5938:	000d883a 	mov	r6,zero
    593c:	01d00d34 	movhi	r7,16436
    5940:	1009883a 	mov	r4,r2
    5944:	180b883a 	mov	r5,r3
    5948:	0007c300 	call	7c30 <__muldf3>
    594c:	1009883a 	mov	r4,r2
    5950:	180b883a 	mov	r5,r3
    5954:	2005883a 	mov	r2,r4
    5958:	2807883a 	mov	r3,r5
    595c:	100d883a 	mov	r6,r2
    5960:	180f883a 	mov	r7,r3
    5964:	0009883a 	mov	r4,zero
    5968:	01501a74 	movhi	r5,16489
    596c:	29780004 	addi	r5,r5,-8192
    5970:	00083480 	call	8348 <__subdf3>
    5974:	1009883a 	mov	r4,r2
    5978:	180b883a 	mov	r5,r3
    597c:	2005883a 	mov	r2,r4
    5980:	2807883a 	mov	r3,r5
    5984:	1009883a 	mov	r4,r2
    5988:	180b883a 	mov	r5,r3
    598c:	0008c440 	call	8c44 <__fixdfsi>
    5990:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5994:	e0be6217 	ldw	r2,-1656(fp)
    5998:	10800044 	addi	r2,r2,1
    599c:	10800164 	muli	r2,r2,5
    59a0:	10801944 	addi	r2,r2,101
    59a4:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    59a8:	e0fe6117 	ldw	r3,-1660(fp)
    59ac:	e0be6217 	ldw	r2,-1656(fp)
    59b0:	1885883a 	add	r2,r3,r2
    59b4:	10800044 	addi	r2,r2,1
    59b8:	00c01904 	movi	r3,100
    59bc:	10c7283a 	div	r3,r2,r3
    59c0:	18c01924 	muli	r3,r3,100
    59c4:	10c5c83a 	sub	r2,r2,r3
    59c8:	100490fa 	slli	r2,r2,3
    59cc:	e17e6104 	addi	r5,fp,-1660
    59d0:	2885883a 	add	r2,r5,r2
    59d4:	11000404 	addi	r4,r2,16
    59d8:	20800017 	ldw	r2,0(r4)
    59dc:	20c00117 	ldw	r3,4(r4)
    59e0:	000d883a 	mov	r6,zero
    59e4:	01d011f4 	movhi	r7,16455
    59e8:	39e00004 	addi	r7,r7,-32768
    59ec:	1009883a 	mov	r4,r2
    59f0:	180b883a 	mov	r5,r3
    59f4:	00083480 	call	8348 <__subdf3>
    59f8:	1009883a 	mov	r4,r2
    59fc:	180b883a 	mov	r5,r3
    5a00:	2005883a 	mov	r2,r4
    5a04:	2807883a 	mov	r3,r5
    5a08:	000d883a 	mov	r6,zero
    5a0c:	01d00d34 	movhi	r7,16436
    5a10:	1009883a 	mov	r4,r2
    5a14:	180b883a 	mov	r5,r3
    5a18:	0007c300 	call	7c30 <__muldf3>
    5a1c:	1009883a 	mov	r4,r2
    5a20:	180b883a 	mov	r5,r3
    5a24:	2005883a 	mov	r2,r4
    5a28:	2807883a 	mov	r3,r5
    5a2c:	100d883a 	mov	r6,r2
    5a30:	180f883a 	mov	r7,r3
    5a34:	0009883a 	mov	r4,zero
    5a38:	01501a74 	movhi	r5,16489
    5a3c:	29780004 	addi	r5,r5,-8192
    5a40:	00083480 	call	8348 <__subdf3>
    5a44:	1009883a 	mov	r4,r2
    5a48:	180b883a 	mov	r5,r3
    5a4c:	2005883a 	mov	r2,r4
    5a50:	2807883a 	mov	r3,r5
    5a54:	1009883a 	mov	r4,r2
    5a58:	180b883a 	mov	r5,r3
    5a5c:	0008c440 	call	8c44 <__fixdfsi>
    5a60:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5a64:	e0be6217 	ldw	r2,-1656(fp)
    5a68:	10800164 	muli	r2,r2,5
    5a6c:	10801944 	addi	r2,r2,101
    5a70:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5a74:	e0fe6117 	ldw	r3,-1660(fp)
    5a78:	e0be6217 	ldw	r2,-1656(fp)
    5a7c:	1885883a 	add	r2,r3,r2
    5a80:	00c01904 	movi	r3,100
    5a84:	10c7283a 	div	r3,r2,r3
    5a88:	18c01924 	muli	r3,r3,100
    5a8c:	10c5c83a 	sub	r2,r2,r3
    5a90:	100490fa 	slli	r2,r2,3
    5a94:	e0fe6104 	addi	r3,fp,-1660
    5a98:	1885883a 	add	r2,r3,r2
    5a9c:	1100cc04 	addi	r4,r2,816
    5aa0:	20800017 	ldw	r2,0(r4)
    5aa4:	20c00117 	ldw	r3,4(r4)
    5aa8:	000d883a 	mov	r6,zero
    5aac:	01cff834 	movhi	r7,16352
    5ab0:	1009883a 	mov	r4,r2
    5ab4:	180b883a 	mov	r5,r3
    5ab8:	0007c300 	call	7c30 <__muldf3>
    5abc:	1009883a 	mov	r4,r2
    5ac0:	180b883a 	mov	r5,r3
    5ac4:	2005883a 	mov	r2,r4
    5ac8:	2807883a 	mov	r3,r5
    5acc:	100d883a 	mov	r6,r2
    5ad0:	180f883a 	mov	r7,r3
    5ad4:	0009883a 	mov	r4,zero
    5ad8:	01501c34 	movhi	r5,16496
    5adc:	294c0004 	addi	r5,r5,12288
    5ae0:	00083480 	call	8348 <__subdf3>
    5ae4:	1009883a 	mov	r4,r2
    5ae8:	180b883a 	mov	r5,r3
    5aec:	2005883a 	mov	r2,r4
    5af0:	2807883a 	mov	r3,r5
    5af4:	1009883a 	mov	r4,r2
    5af8:	180b883a 	mov	r5,r3
    5afc:	0008c440 	call	8c44 <__fixdfsi>
    5b00:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    5b04:	e0be6217 	ldw	r2,-1656(fp)
    5b08:	10800044 	addi	r2,r2,1
    5b0c:	10800164 	muli	r2,r2,5
    5b10:	10801944 	addi	r2,r2,101
    5b14:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5b18:	e0fe6117 	ldw	r3,-1660(fp)
    5b1c:	e0be6217 	ldw	r2,-1656(fp)
    5b20:	1885883a 	add	r2,r3,r2
    5b24:	10800044 	addi	r2,r2,1
    5b28:	00c01904 	movi	r3,100
    5b2c:	10c7283a 	div	r3,r2,r3
    5b30:	18c01924 	muli	r3,r3,100
    5b34:	10c5c83a 	sub	r2,r2,r3
    5b38:	100490fa 	slli	r2,r2,3
    5b3c:	e17e6104 	addi	r5,fp,-1660
    5b40:	2885883a 	add	r2,r5,r2
    5b44:	1100cc04 	addi	r4,r2,816
    5b48:	20800017 	ldw	r2,0(r4)
    5b4c:	20c00117 	ldw	r3,4(r4)
    5b50:	000d883a 	mov	r6,zero
    5b54:	01cff834 	movhi	r7,16352
    5b58:	1009883a 	mov	r4,r2
    5b5c:	180b883a 	mov	r5,r3
    5b60:	0007c300 	call	7c30 <__muldf3>
    5b64:	1009883a 	mov	r4,r2
    5b68:	180b883a 	mov	r5,r3
    5b6c:	2005883a 	mov	r2,r4
    5b70:	2807883a 	mov	r3,r5
    5b74:	100d883a 	mov	r6,r2
    5b78:	180f883a 	mov	r7,r3
    5b7c:	0009883a 	mov	r4,zero
    5b80:	01501c34 	movhi	r5,16496
    5b84:	294c0004 	addi	r5,r5,12288
    5b88:	00083480 	call	8348 <__subdf3>
    5b8c:	1009883a 	mov	r4,r2
    5b90:	180b883a 	mov	r5,r3
    5b94:	2005883a 	mov	r2,r4
    5b98:	2807883a 	mov	r3,r5
    5b9c:	1009883a 	mov	r4,r2
    5ba0:	180b883a 	mov	r5,r3
    5ba4:	0008c440 	call	8c44 <__fixdfsi>
    5ba8:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5bac:	e0bff517 	ldw	r2,-44(fp)
    5bb0:	1009883a 	mov	r4,r2
    5bb4:	e0bff617 	ldw	r2,-40(fp)
    5bb8:	100b883a 	mov	r5,r2
    5bbc:	e0bff717 	ldw	r2,-36(fp)
    5bc0:	100d883a 	mov	r6,r2
    5bc4:	e0bff817 	ldw	r2,-32(fp)
    5bc8:	1007883a 	mov	r3,r2
    5bcc:	d8000215 	stw	zero,8(sp)
    5bd0:	0080ffc4 	movi	r2,1023
    5bd4:	d8800115 	stw	r2,4(sp)
    5bd8:	d8c00015 	stw	r3,0(sp)
    5bdc:	300f883a 	mov	r7,r6
    5be0:	280d883a 	mov	r6,r5
    5be4:	200b883a 	mov	r5,r4
    5be8:	e13e6317 	ldw	r4,-1652(fp)
    5bec:	001a0800 	call	1a080 <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5bf0:	e0bff917 	ldw	r2,-28(fp)
    5bf4:	1009883a 	mov	r4,r2
    5bf8:	e0bffa17 	ldw	r2,-24(fp)
    5bfc:	100b883a 	mov	r5,r2
    5c00:	e0bffb17 	ldw	r2,-20(fp)
    5c04:	100d883a 	mov	r6,r2
    5c08:	e0bffc17 	ldw	r2,-16(fp)
    5c0c:	1007883a 	mov	r3,r2
    5c10:	d8000215 	stw	zero,8(sp)
    5c14:	0080ffc4 	movi	r2,1023
    5c18:	d8800115 	stw	r2,4(sp)
    5c1c:	d8c00015 	stw	r3,0(sp)
    5c20:	300f883a 	mov	r7,r6
    5c24:	280d883a 	mov	r6,r5
    5c28:	200b883a 	mov	r5,r4
    5c2c:	e13e6317 	ldw	r4,-1652(fp)
    5c30:	001a0800 	call	1a080 <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5c34:	e0be6217 	ldw	r2,-1656(fp)
    5c38:	10800044 	addi	r2,r2,1
    5c3c:	e0be6215 	stw	r2,-1656(fp)
    5c40:	e0be6217 	ldw	r2,-1656(fp)
    5c44:	108018d0 	cmplti	r2,r2,99
    5c48:	103ee91e 	bne	r2,zero,57f0 <__alt_data_end+0xf00057f0>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5c4c:	01000284 	movi	r4,10
    5c50:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5c54:	003df506 	br	542c <__alt_data_end+0xf000542c>

00005c58 <button_mode_isr>:
}

/* push button mode */
void button_mode_isr(void* context, alt_u32 id)
{
    5c58:	defffa04 	addi	sp,sp,-24
    5c5c:	dfc00515 	stw	ra,20(sp)
    5c60:	df000415 	stw	fp,16(sp)
    5c64:	df000404 	addi	fp,sp,16
    5c68:	e13ffe15 	stw	r4,-8(fp)
    5c6c:	e17fff15 	stw	r5,-4(fp)
	volatile int* button = (volatile int*) context;
    5c70:	e0bffe17 	ldw	r2,-8(fp)
    5c74:	e0bffc15 	stw	r2,-16(fp)
	//cast the context
	(*button) = IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE);
    5c78:	00800134 	movhi	r2,4
    5c7c:	108c3004 	addi	r2,r2,12480
    5c80:	10c00037 	ldwio	r3,0(r2)
    5c84:	e0bffc17 	ldw	r2,-16(fp)
    5c88:	10c00015 	stw	r3,0(r2)

	int btn = (int) *button;
    5c8c:	e0bffc17 	ldw	r2,-16(fp)
    5c90:	10800017 	ldw	r2,0(r2)
    5c94:	e0bffd15 	stw	r2,-12(fp)
	printf("button number is %d\n", btn);
    5c98:	e0bffd17 	ldw	r2,-12(fp)
    5c9c:	100b883a 	mov	r5,r2
    5ca0:	01020034 	movhi	r4,2048
    5ca4:	21006404 	addi	r4,r4,400
    5ca8:	000b1380 	call	b138 <printf>

	xQueueSendToBackFromISR(Q_tmp, &btn, pdFALSE);
    5cac:	d0a04517 	ldw	r2,-32492(gp)
    5cb0:	e0fffd04 	addi	r3,fp,-12
    5cb4:	000f883a 	mov	r7,zero
    5cb8:	000d883a 	mov	r6,zero
    5cbc:	180b883a 	mov	r5,r3
    5cc0:	1009883a 	mov	r4,r2
    5cc4:	000207c0 	call	207c <xQueueGenericSendFromISR>

	// clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5cc8:	00c001c4 	movi	r3,7
    5ccc:	00800134 	movhi	r2,4
    5cd0:	108c3304 	addi	r2,r2,12492
    5cd4:	10c00035 	stwio	r3,0(r2)
}
    5cd8:	0001883a 	nop
    5cdc:	e037883a 	mov	sp,fp
    5ce0:	dfc00117 	ldw	ra,4(sp)
    5ce4:	df000017 	ldw	fp,0(sp)
    5ce8:	dec00204 	addi	sp,sp,8
    5cec:	f800283a 	ret

00005cf0 <ps2_isr>:

/* Keyboard ISR */
void ps2_isr(void* ps2_device, alt_u32 id){
    5cf0:	defffb04 	addi	sp,sp,-20
    5cf4:	dfc00415 	stw	ra,16(sp)
    5cf8:	df000315 	stw	fp,12(sp)
    5cfc:	df000304 	addi	fp,sp,12
    5d00:	e13ffe15 	stw	r4,-8(fp)
    5d04:	e17fff15 	stw	r5,-4(fp)
	unsigned char byte;
	alt_up_ps2_read_data_byte_timeout(ps2_device, &byte);
    5d08:	e17ffd04 	addi	r5,fp,-12
    5d0c:	e13ffe17 	ldw	r4,-8(fp)
    5d10:	0018e700 	call	18e70 <alt_up_ps2_read_data_byte_timeout>
	xQueueSendToBackFromISR( Q_threshold, &byte, pdFALSE );
    5d14:	d0a03c17 	ldw	r2,-32528(gp)
    5d18:	000f883a 	mov	r7,zero
    5d1c:	000d883a 	mov	r6,zero
    5d20:	e17ffd04 	addi	r5,fp,-12
    5d24:	1009883a 	mov	r4,r2
    5d28:	000207c0 	call	207c <xQueueGenericSendFromISR>
	return;
    5d2c:	0001883a 	nop
}
    5d30:	e037883a 	mov	sp,fp
    5d34:	dfc00117 	ldw	ra,4(sp)
    5d38:	df000017 	ldw	fp,0(sp)
    5d3c:	dec00204 	addi	sp,sp,8
    5d40:	f800283a 	ret

00005d44 <vfreq_relay>:

/* Read incoming frequency from ISR*/
void vfreq_relay()
{
    5d44:	defffc04 	addi	sp,sp,-16
    5d48:	dfc00315 	stw	ra,12(sp)
    5d4c:	df000215 	stw	fp,8(sp)
    5d50:	df000204 	addi	fp,sp,8
	double new_freq = SAMPLING_FREQ / (double) IORD(FREQUENCY_ANALYSER_BASE, 0);
    5d54:	00800134 	movhi	r2,4
    5d58:	108c4004 	addi	r2,r2,12544
    5d5c:	10800037 	ldwio	r2,0(r2)
    5d60:	1009883a 	mov	r4,r2
    5d64:	0008cc40 	call	8cc4 <__floatsidf>
    5d68:	1009883a 	mov	r4,r2
    5d6c:	180b883a 	mov	r5,r3
    5d70:	200d883a 	mov	r6,r4
    5d74:	280f883a 	mov	r7,r5
    5d78:	0009883a 	mov	r4,zero
    5d7c:	015033f4 	movhi	r5,16591
    5d80:	29500004 	addi	r5,r5,16384
    5d84:	00071780 	call	7178 <__divdf3>
    5d88:	1009883a 	mov	r4,r2
    5d8c:	180b883a 	mov	r5,r3
    5d90:	2005883a 	mov	r2,r4
    5d94:	2807883a 	mov	r3,r5
    5d98:	e0bffe15 	stw	r2,-8(fp)
    5d9c:	e0ffff15 	stw	r3,-4(fp)

	// Send calculation tasks
	xQueueSendToBackFromISR(Q_freq_data, &new_freq, pdFALSE);
    5da0:	d0a04617 	ldw	r2,-32488(gp)
    5da4:	000f883a 	mov	r7,zero
    5da8:	000d883a 	mov	r6,zero
    5dac:	e17ffe04 	addi	r5,fp,-8
    5db0:	1009883a 	mov	r4,r2
    5db4:	000207c0 	call	207c <xQueueGenericSendFromISR>
	xSemaphoreGiveFromISR(network_sem, pdFALSE);
    5db8:	d0a04317 	ldw	r2,-32500(gp)
    5dbc:	000b883a 	mov	r5,zero
    5dc0:	1009883a 	mov	r4,r2
    5dc4:	000215c0 	call	215c <xQueueGiveFromISR>
	return;
    5dc8:	0001883a 	nop
}
    5dcc:	e037883a 	mov	sp,fp
    5dd0:	dfc00117 	ldw	ra,4(sp)
    5dd4:	df000017 	ldw	fp,0(sp)
    5dd8:	dec00204 	addi	sp,sp,8
    5ddc:	f800283a 	ret

00005de0 <vFrequAnalyser_Task>:

/* Read the frequency from the frequency relay */
void vFrequAnalyser_Task()
{
    5de0:	defff404 	addi	sp,sp,-48
    5de4:	dfc00b15 	stw	ra,44(sp)
    5de8:	df000a15 	stw	fp,40(sp)
    5dec:	dc400915 	stw	r17,36(sp)
    5df0:	dc000815 	stw	r16,32(sp)
    5df4:	df000a04 	addi	fp,sp,40
	double new_freq;
	double freqPrev = 50.0;
    5df8:	e03ff615 	stw	zero,-40(fp)
    5dfc:	00901274 	movhi	r2,16457
    5e00:	e0bff715 	stw	r2,-36(fp)
	freqValues freqValues;

	while(1)
	{
		if(xSemaphoreTake(network_sem, portMAX_DELAY) == pdTRUE)
    5e04:	d0a04317 	ldw	r2,-32500(gp)
    5e08:	000f883a 	mov	r7,zero
    5e0c:	01bfffc4 	movi	r6,-1
    5e10:	000b883a 	mov	r5,zero
    5e14:	1009883a 	mov	r4,r2
    5e18:	000222c0 	call	222c <xQueueGenericReceive>
    5e1c:	10800058 	cmpnei	r2,r2,1
    5e20:	1000481e 	bne	r2,zero,5f44 <vFrequAnalyser_Task+0x164>
		{
			xQueueReceive(Q_freq_data, &new_freq, 0);
    5e24:	d0a04617 	ldw	r2,-32488(gp)
    5e28:	e0fff804 	addi	r3,fp,-32
    5e2c:	000f883a 	mov	r7,zero
    5e30:	000d883a 	mov	r6,zero
    5e34:	180b883a 	mov	r5,r3
    5e38:	1009883a 	mov	r4,r2
    5e3c:	000222c0 	call	222c <xQueueGenericReceive>
			// Do calculations
			freqValues.newFreq = new_freq;
    5e40:	e0bff817 	ldw	r2,-32(fp)
    5e44:	e0fff917 	ldw	r3,-28(fp)
    5e48:	e0bffc15 	stw	r2,-16(fp)
    5e4c:	e0fffd15 	stw	r3,-12(fp)
			freqValues.rocValue = ((new_freq-freqPrev)*SAMPLING_FREQ) / IORD(FREQUENCY_ANALYSER_BASE, 0);
    5e50:	e0bff817 	ldw	r2,-32(fp)
    5e54:	e0fff917 	ldw	r3,-28(fp)
    5e58:	e1bff617 	ldw	r6,-40(fp)
    5e5c:	e1fff717 	ldw	r7,-36(fp)
    5e60:	1009883a 	mov	r4,r2
    5e64:	180b883a 	mov	r5,r3
    5e68:	00083480 	call	8348 <__subdf3>
    5e6c:	1009883a 	mov	r4,r2
    5e70:	180b883a 	mov	r5,r3
    5e74:	2005883a 	mov	r2,r4
    5e78:	2807883a 	mov	r3,r5
    5e7c:	000d883a 	mov	r6,zero
    5e80:	01d033f4 	movhi	r7,16591
    5e84:	39d00004 	addi	r7,r7,16384
    5e88:	1009883a 	mov	r4,r2
    5e8c:	180b883a 	mov	r5,r3
    5e90:	0007c300 	call	7c30 <__muldf3>
    5e94:	1009883a 	mov	r4,r2
    5e98:	180b883a 	mov	r5,r3
    5e9c:	2021883a 	mov	r16,r4
    5ea0:	2823883a 	mov	r17,r5
    5ea4:	00800134 	movhi	r2,4
    5ea8:	108c4004 	addi	r2,r2,12544
    5eac:	10800037 	ldwio	r2,0(r2)
    5eb0:	1009883a 	mov	r4,r2
    5eb4:	0008cc40 	call	8cc4 <__floatsidf>
    5eb8:	1009883a 	mov	r4,r2
    5ebc:	180b883a 	mov	r5,r3
    5ec0:	200d883a 	mov	r6,r4
    5ec4:	280f883a 	mov	r7,r5
    5ec8:	8009883a 	mov	r4,r16
    5ecc:	880b883a 	mov	r5,r17
    5ed0:	00071780 	call	7178 <__divdf3>
    5ed4:	1009883a 	mov	r4,r2
    5ed8:	180b883a 	mov	r5,r3
    5edc:	2005883a 	mov	r2,r4
    5ee0:	2807883a 	mov	r3,r5
    5ee4:	e0bffa15 	stw	r2,-24(fp)
    5ee8:	e0fffb15 	stw	r3,-20(fp)
			freqPrev = new_freq;
    5eec:	e0bff817 	ldw	r2,-32(fp)
    5ef0:	e0bff615 	stw	r2,-40(fp)
    5ef4:	e0bff917 	ldw	r2,-28(fp)
    5ef8:	e0bff715 	stw	r2,-36(fp)

			//Send new Data to the Queue
			if(xQueueSend(Q_freq_calc, &freqValues, 0) == pdFALSE){
    5efc:	d0a04917 	ldw	r2,-32476(gp)
    5f00:	e0fffa04 	addi	r3,fp,-24
    5f04:	000f883a 	mov	r7,zero
    5f08:	000d883a 	mov	r6,zero
    5f0c:	180b883a 	mov	r5,r3
    5f10:	1009883a 	mov	r4,r2
    5f14:	0001edc0 	call	1edc <xQueueGenericSend>
    5f18:	1000041e 	bne	r2,zero,5f2c <vFrequAnalyser_Task+0x14c>
				xQueueReset( Q_freq_calc );
    5f1c:	d0a04917 	ldw	r2,-32476(gp)
    5f20:	000b883a 	mov	r5,zero
    5f24:	1009883a 	mov	r4,r2
    5f28:	0001a900 	call	1a90 <xQueueGenericReset>
			}
			xSemaphoreGive(roc_sem);
    5f2c:	d0a03f17 	ldw	r2,-32516(gp)
    5f30:	000f883a 	mov	r7,zero
    5f34:	000d883a 	mov	r6,zero
    5f38:	000b883a 	mov	r5,zero
    5f3c:	1009883a 	mov	r4,r2
    5f40:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    5f44:	01000284 	movi	r4,10
    5f48:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5f4c:	003fad06 	br	5e04 <__alt_data_end+0xf0005e04>

00005f50 <vNetworkStatus_Task>:
}

/* Read the frequency from the*/
void vNetworkStatus_Task(void * pvParameters)
{
    5f50:	defff704 	addi	sp,sp,-36
    5f54:	dfc00815 	stw	ra,32(sp)
    5f58:	df000715 	stw	fp,28(sp)
    5f5c:	dc400615 	stw	r17,24(sp)
    5f60:	dc000515 	stw	r16,20(sp)
    5f64:	df000704 	addi	fp,sp,28
    5f68:	e13ffd15 	stw	r4,-12(fp)
	freqValues freqValues;

	while(1)
	{
		if(xSemaphoreTake(roc_sem, portMAX_DELAY))
    5f6c:	d0a03f17 	ldw	r2,-32516(gp)
    5f70:	000f883a 	mov	r7,zero
    5f74:	01bfffc4 	movi	r6,-1
    5f78:	000b883a 	mov	r5,zero
    5f7c:	1009883a 	mov	r4,r2
    5f80:	000222c0 	call	222c <xQueueGenericReceive>
    5f84:	10002a26 	beq	r2,zero,6030 <vNetworkStatus_Task+0xe0>
		{
			xQueueReceive(Q_freq_calc, (void *) &freqValues, 0);
    5f88:	d0a04917 	ldw	r2,-32476(gp)
    5f8c:	000f883a 	mov	r7,zero
    5f90:	000d883a 	mov	r6,zero
    5f94:	e17ff904 	addi	r5,fp,-28
    5f98:	1009883a 	mov	r4,r2
    5f9c:	000222c0 	call	222c <xQueueGenericReceive>
			if(freqValues.newFreq < freqThres || fabs(freqValues.rocValue) > rocThres)
    5fa0:	e0bffb17 	ldw	r2,-20(fp)
    5fa4:	e0fffc17 	ldw	r3,-16(fp)
    5fa8:	d1200417 	ldw	r4,-32752(gp)
    5fac:	d1600517 	ldw	r5,-32748(gp)
    5fb0:	200d883a 	mov	r6,r4
    5fb4:	280f883a 	mov	r7,r5
    5fb8:	1009883a 	mov	r4,r2
    5fbc:	180b883a 	mov	r5,r3
    5fc0:	0007b3c0 	call	7b3c <__ledf2>
    5fc4:	10000e16 	blt	r2,zero,6000 <vNetworkStatus_Task+0xb0>
    5fc8:	e0bff917 	ldw	r2,-28(fp)
    5fcc:	e0fffa17 	ldw	r3,-24(fp)
    5fd0:	1021883a 	mov	r16,r2
    5fd4:	01200034 	movhi	r4,32768
    5fd8:	213fffc4 	addi	r4,r4,-1
    5fdc:	1922703a 	and	r17,r3,r4
    5fe0:	d0a00617 	ldw	r2,-32744(gp)
    5fe4:	d0e00717 	ldw	r3,-32740(gp)
    5fe8:	100d883a 	mov	r6,r2
    5fec:	180f883a 	mov	r7,r3
    5ff0:	8009883a 	mov	r4,r16
    5ff4:	880b883a 	mov	r5,r17
    5ff8:	0007a600 	call	7a60 <__gedf2>
    5ffc:	0080060e 	bge	zero,r2,6018 <vNetworkStatus_Task+0xc8>
			{
				xQueueSend(Q_network_stat, 1, 0);
    6000:	d0a04d17 	ldw	r2,-32460(gp)
    6004:	000f883a 	mov	r7,zero
    6008:	000d883a 	mov	r6,zero
    600c:	01400044 	movi	r5,1
    6010:	1009883a 	mov	r4,r2
    6014:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			xSemaphoreGive(manager_sem);
    6018:	d0a03e17 	ldw	r2,-32520(gp)
    601c:	000f883a 	mov	r7,zero
    6020:	000d883a 	mov	r6,zero
    6024:	000b883a 	mov	r5,zero
    6028:	1009883a 	mov	r4,r2
    602c:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    6030:	01000284 	movi	r4,10
    6034:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    6038:	003fcc06 	br	5f6c <__alt_data_end+0xf0005f6c>

0000603c <vSwitchCon_Task>:
}

/* Switch controller */
void vSwitchCon_Task(void *pvParameters)
{
    603c:	defffc04 	addi	sp,sp,-16
    6040:	dfc00315 	stw	ra,12(sp)
    6044:	df000215 	stw	fp,8(sp)
    6048:	df000204 	addi	fp,sp,8
    604c:	e13fff15 	stw	r4,-4(fp)
	unsigned int iCurrentLoad;
	while(1){
		xSemaphoreTake(switch_sem, pdFALSE);
    6050:	d0a04117 	ldw	r2,-32508(gp)
    6054:	000f883a 	mov	r7,zero
    6058:	000d883a 	mov	r6,zero
    605c:	000b883a 	mov	r5,zero
    6060:	1009883a 	mov	r4,r2
    6064:	000222c0 	call	222c <xQueueGenericReceive>
		iCurrentLoad = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE) & 0x1F; //read slide switches
    6068:	00800134 	movhi	r2,4
    606c:	108c2c04 	addi	r2,r2,12464
    6070:	10800037 	ldwio	r2,0(r2)
    6074:	108007cc 	andi	r2,r2,31
    6078:	e0bffe15 	stw	r2,-8(fp)
		xQueueSend(Q_switch, &iCurrentLoad, portMAX_DELAY);
    607c:	d0a04817 	ldw	r2,-32480(gp)
    6080:	000f883a 	mov	r7,zero
    6084:	01bfffc4 	movi	r6,-1
    6088:	e17ffe04 	addi	r5,fp,-8
    608c:	1009883a 	mov	r4,r2
    6090:	0001edc0 	call	1edc <xQueueGenericSend>
		xSemaphoreGive(manager_sem);
    6094:	d0a03e17 	ldw	r2,-32520(gp)
    6098:	000f883a 	mov	r7,zero
    609c:	000d883a 	mov	r6,zero
    60a0:	000b883a 	mov	r5,zero
    60a4:	1009883a 	mov	r4,r2
    60a8:	0001edc0 	call	1edc <xQueueGenericSend>
		vTaskDelay(10);
    60ac:	01000284 	movi	r4,10
    60b0:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    60b4:	003fe606 	br	6050 <__alt_data_end+0xf0006050>

000060b8 <vLoadManager_Task>:
}


/* Load manager */
void vLoadManager_Task(void * pvParameters)
{
    60b8:	defff804 	addi	sp,sp,-32
    60bc:	dfc00715 	stw	ra,28(sp)
    60c0:	df000615 	stw	fp,24(sp)
    60c4:	df000604 	addi	fp,sp,24
    60c8:	e13fff15 	stw	r4,-4(fp)
	int stability;
	unsigned int iCurrentLoad;
	loadStat loadStat;
	loadStat.iSheddedLoad = 0x00;
    60cc:	e03ffd15 	stw	zero,-12(fp)
	loadStat.iUnSheddedLoad = 0x00;
    60d0:	e03ffe15 	stw	zero,-8(fp)

	while(1)
	{
		if(xSemaphoreTake(manager_sem, portMAX_DELAY))
    60d4:	d0a03e17 	ldw	r2,-32520(gp)
    60d8:	000f883a 	mov	r7,zero
    60dc:	01bfffc4 	movi	r6,-1
    60e0:	000b883a 	mov	r5,zero
    60e4:	1009883a 	mov	r4,r2
    60e8:	000222c0 	call	222c <xQueueGenericReceive>
    60ec:	10003026 	beq	r2,zero,61b0 <vLoadManager_Task+0xf8>
		{
			xQueueReceive(Q_switch, &iCurrentLoad, 0);
    60f0:	d0a04817 	ldw	r2,-32480(gp)
    60f4:	e0fffb04 	addi	r3,fp,-20
    60f8:	000f883a 	mov	r7,zero
    60fc:	000d883a 	mov	r6,zero
    6100:	180b883a 	mov	r5,r3
    6104:	1009883a 	mov	r4,r2
    6108:	000222c0 	call	222c <xQueueGenericReceive>
			loadStat.iCurrentLoad = iCurrentLoad;
    610c:	e0bffb17 	ldw	r2,-20(fp)
    6110:	e0bffc15 	stw	r2,-16(fp)
			if(uxQueueMessagesWaiting(Q_network_stat) != 0 && iMode == normal){
    6114:	d0a04d17 	ldw	r2,-32460(gp)
    6118:	1009883a 	mov	r4,r2
    611c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    6120:	10001926 	beq	r2,zero,6188 <vLoadManager_Task+0xd0>
    6124:	d0a03717 	ldw	r2,-32548(gp)
    6128:	1000171e 	bne	r2,zero,6188 <vLoadManager_Task+0xd0>
				if(xQueueReceive(Q_network_stat, &stability, 0) == pdTRUE){
    612c:	d0a04d17 	ldw	r2,-32460(gp)
    6130:	000f883a 	mov	r7,zero
    6134:	000d883a 	mov	r6,zero
    6138:	e17ffa04 	addi	r5,fp,-24
    613c:	1009883a 	mov	r4,r2
    6140:	000222c0 	call	222c <xQueueGenericReceive>
    6144:	10800058 	cmpnei	r2,r2,1
    6148:	10000f1e 	bne	r2,zero,6188 <vLoadManager_Task+0xd0>
					printf("iCurrentLoad is: %d\n ", loadStat.iCurrentLoad);
    614c:	e0bffc17 	ldw	r2,-16(fp)
    6150:	100b883a 	mov	r5,r2
    6154:	01020034 	movhi	r4,2048
    6158:	21006a04 	addi	r4,r4,424
    615c:	000b1380 	call	b138 <printf>
					printf("iSheddedLoad is: %d\n ", loadStat.iSheddedLoad);
    6160:	e0bffd17 	ldw	r2,-12(fp)
    6164:	100b883a 	mov	r5,r2
    6168:	01020034 	movhi	r4,2048
    616c:	21007004 	addi	r4,r4,448
    6170:	000b1380 	call	b138 <printf>
					printf("iUnSheddedLoad is: %d\n ", loadStat.iUnSheddedLoad);
    6174:	e0bffe17 	ldw	r2,-8(fp)
    6178:	100b883a 	mov	r5,r2
    617c:	01020034 	movhi	r4,2048
    6180:	21007604 	addi	r4,r4,472
    6184:	000b1380 	call	b138 <printf>
			}

//			xSemaphoreGive(switch_sem);
//
			//xQueueReceive(Q_load, &iSwitchRes, portMAX_DELAY);
			IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, loadStat.iSheddedLoad);
    6188:	e0bffd17 	ldw	r2,-12(fp)
    618c:	1007883a 	mov	r3,r2
    6190:	00800134 	movhi	r2,4
    6194:	108c2004 	addi	r2,r2,12416
    6198:	10c00035 	stwio	r3,0(r2)
			IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, loadStat.iUnSheddedLoad);
    619c:	e0bffe17 	ldw	r2,-8(fp)
    61a0:	1007883a 	mov	r3,r2
    61a4:	00800134 	movhi	r2,4
    61a8:	108c1804 	addi	r2,r2,12384
    61ac:	10c00035 	stwio	r3,0(r2)
		}
		vTaskDelay(15);
    61b0:	010003c4 	movi	r4,15
    61b4:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    61b8:	003fc606 	br	60d4 <__alt_data_end+0xf00060d4>

000061bc <vShed_Task>:
}

/* Shedding load task */
void vShed_Task(void *pvParameters)
{
    61bc:	defffa04 	addi	sp,sp,-24
    61c0:	dfc00515 	stw	ra,20(sp)
    61c4:	df000415 	stw	fp,16(sp)
    61c8:	df000404 	addi	fp,sp,16
    61cc:	e13fff15 	stw	r4,-4(fp)
	loadStat loadStat;

	while(1)
	{
		printf("IN SHED");
    61d0:	01020034 	movhi	r4,2048
    61d4:	21007c04 	addi	r4,r4,496
    61d8:	000b1380 	call	b138 <printf>
		if(xSemaphoreTake(shed_sem, portMAX_DELAY))
    61dc:	d0a04017 	ldw	r2,-32512(gp)
    61e0:	000f883a 	mov	r7,zero
    61e4:	01bfffc4 	movi	r6,-1
    61e8:	000b883a 	mov	r5,zero
    61ec:	1009883a 	mov	r4,r2
    61f0:	000222c0 	call	222c <xQueueGenericReceive>
    61f4:	10004926 	beq	r2,zero,631c <vShed_Task+0x160>
		{
			xQueueReceive(Q_load_stat,  (void *) &loadStat, portMAX_DELAY);
    61f8:	d0a04217 	ldw	r2,-32504(gp)
    61fc:	000f883a 	mov	r7,zero
    6200:	01bfffc4 	movi	r6,-1
    6204:	e17ffc04 	addi	r5,fp,-16
    6208:	1009883a 	mov	r4,r2
    620c:	000222c0 	call	222c <xQueueGenericReceive>

			if((loadStat.iCurrentLoad & 0x01) == 0x01){
    6210:	e0bffc17 	ldw	r2,-16(fp)
    6214:	1080004c 	andi	r2,r2,1
    6218:	10000826 	beq	r2,zero,623c <vShed_Task+0x80>
				loadStat.iSheddedLoad |= 01;
    621c:	e0bffd17 	ldw	r2,-12(fp)
    6220:	10800054 	ori	r2,r2,1
    6224:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~01;
    6228:	e0fffe17 	ldw	r3,-8(fp)
    622c:	00bfff84 	movi	r2,-2
    6230:	1884703a 	and	r2,r3,r2
    6234:	e0bffe15 	stw	r2,-8(fp)
    6238:	00002c06 	br	62ec <vShed_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x02) == 0x02){
    623c:	e0bffc17 	ldw	r2,-16(fp)
    6240:	1080008c 	andi	r2,r2,2
    6244:	10000826 	beq	r2,zero,6268 <vShed_Task+0xac>
				loadStat.iSheddedLoad |= 0x02;
    6248:	e0bffd17 	ldw	r2,-12(fp)
    624c:	10800094 	ori	r2,r2,2
    6250:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x02;
    6254:	e0fffe17 	ldw	r3,-8(fp)
    6258:	00bfff44 	movi	r2,-3
    625c:	1884703a 	and	r2,r3,r2
    6260:	e0bffe15 	stw	r2,-8(fp)
    6264:	00002106 	br	62ec <vShed_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x04) == 0x04){
    6268:	e0bffc17 	ldw	r2,-16(fp)
    626c:	1080010c 	andi	r2,r2,4
    6270:	10000826 	beq	r2,zero,6294 <vShed_Task+0xd8>
				loadStat.iSheddedLoad |= 0x04;
    6274:	e0bffd17 	ldw	r2,-12(fp)
    6278:	10800114 	ori	r2,r2,4
    627c:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x04;
    6280:	e0fffe17 	ldw	r3,-8(fp)
    6284:	00bffec4 	movi	r2,-5
    6288:	1884703a 	and	r2,r3,r2
    628c:	e0bffe15 	stw	r2,-8(fp)
    6290:	00001606 	br	62ec <vShed_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x08) == 0x08){
    6294:	e0bffc17 	ldw	r2,-16(fp)
    6298:	1080020c 	andi	r2,r2,8
    629c:	10000826 	beq	r2,zero,62c0 <vShed_Task+0x104>
				loadStat.iSheddedLoad |= 0x08;
    62a0:	e0bffd17 	ldw	r2,-12(fp)
    62a4:	10800214 	ori	r2,r2,8
    62a8:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x08;
    62ac:	e0fffe17 	ldw	r3,-8(fp)
    62b0:	00bffdc4 	movi	r2,-9
    62b4:	1884703a 	and	r2,r3,r2
    62b8:	e0bffe15 	stw	r2,-8(fp)
    62bc:	00000b06 	br	62ec <vShed_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x16) == 0x16){
    62c0:	e0bffc17 	ldw	r2,-16(fp)
    62c4:	1080058c 	andi	r2,r2,22
    62c8:	10800598 	cmpnei	r2,r2,22
    62cc:	1000071e 	bne	r2,zero,62ec <vShed_Task+0x130>
				loadStat.iSheddedLoad |= 0x16;
    62d0:	e0bffd17 	ldw	r2,-12(fp)
    62d4:	10800594 	ori	r2,r2,22
    62d8:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x16;
    62dc:	e0fffe17 	ldw	r3,-8(fp)
    62e0:	00bffa44 	movi	r2,-23
    62e4:	1884703a 	and	r2,r3,r2
    62e8:	e0bffe15 	stw	r2,-8(fp)
			}
			xQueueSend(Q_load_stat, (void*)&loadStat, portMAX_DELAY);
    62ec:	d0a04217 	ldw	r2,-32504(gp)
    62f0:	000f883a 	mov	r7,zero
    62f4:	01bfffc4 	movi	r6,-1
    62f8:	e17ffc04 	addi	r5,fp,-16
    62fc:	1009883a 	mov	r4,r2
    6300:	0001edc0 	call	1edc <xQueueGenericSend>
			xSemaphoreGive(manager_sem);
    6304:	d0a03e17 	ldw	r2,-32520(gp)
    6308:	000f883a 	mov	r7,zero
    630c:	000d883a 	mov	r6,zero
    6310:	000b883a 	mov	r5,zero
    6314:	1009883a 	mov	r4,r2
    6318:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    631c:	01000284 	movi	r4,10
    6320:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    6324:	003faa06 	br	61d0 <__alt_data_end+0xf00061d0>

00006328 <vAdd_Task>:
	return;
}

void vAdd_Task(void *pvParameters)
{
    6328:	defffa04 	addi	sp,sp,-24
    632c:	dfc00515 	stw	ra,20(sp)
    6330:	df000415 	stw	fp,16(sp)
    6334:	df000404 	addi	fp,sp,16
    6338:	e13fff15 	stw	r4,-4(fp)

	loadStat loadStat;

	while(1)
	{
		printf("IN ADD");
    633c:	01020034 	movhi	r4,2048
    6340:	21007e04 	addi	r4,r4,504
    6344:	000b1380 	call	b138 <printf>
		if(xSemaphoreTake(add_sem, portMAX_DELAY))
    6348:	d0a04c17 	ldw	r2,-32464(gp)
    634c:	000f883a 	mov	r7,zero
    6350:	01bfffc4 	movi	r6,-1
    6354:	000b883a 	mov	r5,zero
    6358:	1009883a 	mov	r4,r2
    635c:	000222c0 	call	222c <xQueueGenericReceive>
    6360:	10004926 	beq	r2,zero,6488 <vAdd_Task+0x160>
		{
			xQueueReceive(Q_load_stat,  (void *) &loadStat, portMAX_DELAY);
    6364:	d0a04217 	ldw	r2,-32504(gp)
    6368:	000f883a 	mov	r7,zero
    636c:	01bfffc4 	movi	r6,-1
    6370:	e17ffc04 	addi	r5,fp,-16
    6374:	1009883a 	mov	r4,r2
    6378:	000222c0 	call	222c <xQueueGenericReceive>

			if((loadStat.iCurrentLoad & 0x16) == 0x16){
    637c:	e0bffc17 	ldw	r2,-16(fp)
    6380:	1080058c 	andi	r2,r2,22
    6384:	10800598 	cmpnei	r2,r2,22
    6388:	1000081e 	bne	r2,zero,63ac <vAdd_Task+0x84>
				loadStat.iSheddedLoad &= ~0x16;
    638c:	e0fffd17 	ldw	r3,-12(fp)
    6390:	00bffa44 	movi	r2,-23
    6394:	1884703a 	and	r2,r3,r2
    6398:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad |= 0x16;
    639c:	e0bffe17 	ldw	r2,-8(fp)
    63a0:	10800594 	ori	r2,r2,22
    63a4:	e0bffe15 	stw	r2,-8(fp)
    63a8:	00002b06 	br	6458 <vAdd_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x08) == 0x08){
    63ac:	e0bffc17 	ldw	r2,-16(fp)
    63b0:	1080020c 	andi	r2,r2,8
    63b4:	10000826 	beq	r2,zero,63d8 <vAdd_Task+0xb0>
				loadStat.iSheddedLoad |= 0x08;
    63b8:	e0bffd17 	ldw	r2,-12(fp)
    63bc:	10800214 	ori	r2,r2,8
    63c0:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x08;
    63c4:	e0fffe17 	ldw	r3,-8(fp)
    63c8:	00bffdc4 	movi	r2,-9
    63cc:	1884703a 	and	r2,r3,r2
    63d0:	e0bffe15 	stw	r2,-8(fp)
    63d4:	00002006 	br	6458 <vAdd_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x04) == 0x04){
    63d8:	e0bffc17 	ldw	r2,-16(fp)
    63dc:	1080010c 	andi	r2,r2,4
    63e0:	10000826 	beq	r2,zero,6404 <vAdd_Task+0xdc>
				loadStat.iSheddedLoad |= 0x04;
    63e4:	e0bffd17 	ldw	r2,-12(fp)
    63e8:	10800114 	ori	r2,r2,4
    63ec:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x04;
    63f0:	e0fffe17 	ldw	r3,-8(fp)
    63f4:	00bffec4 	movi	r2,-5
    63f8:	1884703a 	and	r2,r3,r2
    63fc:	e0bffe15 	stw	r2,-8(fp)
    6400:	00001506 	br	6458 <vAdd_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x02) == 0x02){
    6404:	e0bffc17 	ldw	r2,-16(fp)
    6408:	1080008c 	andi	r2,r2,2
    640c:	10000826 	beq	r2,zero,6430 <vAdd_Task+0x108>
				loadStat.iSheddedLoad |= 0x02;
    6410:	e0bffd17 	ldw	r2,-12(fp)
    6414:	10800094 	ori	r2,r2,2
    6418:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x02;
    641c:	e0fffe17 	ldw	r3,-8(fp)
    6420:	00bfff44 	movi	r2,-3
    6424:	1884703a 	and	r2,r3,r2
    6428:	e0bffe15 	stw	r2,-8(fp)
    642c:	00000a06 	br	6458 <vAdd_Task+0x130>
			}
			else if((loadStat.iCurrentLoad & 0x01) == 0x01){
    6430:	e0bffc17 	ldw	r2,-16(fp)
    6434:	1080004c 	andi	r2,r2,1
    6438:	10000726 	beq	r2,zero,6458 <vAdd_Task+0x130>
				loadStat.iSheddedLoad |= 0x01;
    643c:	e0bffd17 	ldw	r2,-12(fp)
    6440:	10800054 	ori	r2,r2,1
    6444:	e0bffd15 	stw	r2,-12(fp)
				loadStat.iUnSheddedLoad &= ~0x01;
    6448:	e0fffe17 	ldw	r3,-8(fp)
    644c:	00bfff84 	movi	r2,-2
    6450:	1884703a 	and	r2,r3,r2
    6454:	e0bffe15 	stw	r2,-8(fp)
			}
			xQueueSend(Q_load_stat, (void*)&loadStat, portMAX_DELAY);
    6458:	d0a04217 	ldw	r2,-32504(gp)
    645c:	000f883a 	mov	r7,zero
    6460:	01bfffc4 	movi	r6,-1
    6464:	e17ffc04 	addi	r5,fp,-16
    6468:	1009883a 	mov	r4,r2
    646c:	0001edc0 	call	1edc <xQueueGenericSend>
			xSemaphoreGive(manager_sem);
    6470:	d0a03e17 	ldw	r2,-32520(gp)
    6474:	000f883a 	mov	r7,zero
    6478:	000d883a 	mov	r6,zero
    647c:	000b883a 	mov	r5,zero
    6480:	1009883a 	mov	r4,r2
    6484:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    6488:	01000284 	movi	r4,10
    648c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    6490:	003faa06 	br	633c <__alt_data_end+0xf000633c>

00006494 <vTimer500Reset_Task>:
	return;
}

void vTimer500Reset_Task(void *pvParameters){
    6494:	defffa04 	addi	sp,sp,-24
    6498:	dfc00515 	stw	ra,20(sp)
    649c:	df000415 	stw	fp,16(sp)
    64a0:	dc000315 	stw	r16,12(sp)
    64a4:	df000404 	addi	fp,sp,16
    64a8:	e13ffe15 	stw	r4,-8(fp)
	int reset;
	while(1){
		if(uxQueueMessagesWaiting(Q_timer_reset)){
    64ac:	d0a04a17 	ldw	r2,-32472(gp)
    64b0:	1009883a 	mov	r4,r2
    64b4:	00025900 	call	2590 <uxQueueMessagesWaiting>
    64b8:	10001026 	beq	r2,zero,64fc <vTimer500Reset_Task+0x68>
			if(xQueueReceive(Q_timer_reset, &reset, 0) == pdTRUE){
    64bc:	d0a04a17 	ldw	r2,-32472(gp)
    64c0:	000f883a 	mov	r7,zero
    64c4:	000d883a 	mov	r6,zero
    64c8:	e17ffd04 	addi	r5,fp,-12
    64cc:	1009883a 	mov	r4,r2
    64d0:	000222c0 	call	222c <xQueueGenericReceive>
    64d4:	10800058 	cmpnei	r2,r2,1
    64d8:	1000081e 	bne	r2,zero,64fc <vTimer500Reset_Task+0x68>
				xTimerReset(timer500,0);
    64dc:	d4204b17 	ldw	r16,-32468(gp)
    64e0:	00030dc0 	call	30dc <xTaskGetTickCount>
    64e4:	d8000015 	stw	zero,0(sp)
    64e8:	000f883a 	mov	r7,zero
    64ec:	100d883a 	mov	r6,r2
    64f0:	01400084 	movi	r5,2
    64f4:	8009883a 	mov	r4,r16
    64f8:	00049200 	call	4920 <xTimerGenericCommand>
			}
		}
		vTaskDelay(10);
    64fc:	01000284 	movi	r4,10
    6500:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    6504:	003fe906 	br	64ac <__alt_data_end+0xf00064ac>

00006508 <vTimer500_Callback>:
	return;
}

/* Timer functions*/
void vTimer500_Callback(xTimerHandle t_timer500)
{
    6508:	defffd04 	addi	sp,sp,-12
    650c:	dfc00215 	stw	ra,8(sp)
    6510:	df000115 	stw	fp,4(sp)
    6514:	df000104 	addi	fp,sp,4
    6518:	e13fff15 	stw	r4,-4(fp)
	printf("--\n");
    651c:	01020034 	movhi	r4,2048
    6520:	21008004 	addi	r4,r4,512
    6524:	000b2340 	call	b234 <puts>
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x1F^IORD_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE));
    6528:	00800134 	movhi	r2,4
    652c:	108c2004 	addi	r2,r2,12416
    6530:	10800037 	ldwio	r2,0(r2)
    6534:	10c007dc 	xori	r3,r2,31
    6538:	00800134 	movhi	r2,4
    653c:	108c2004 	addi	r2,r2,12416
    6540:	10c00035 	stwio	r3,0(r2)
}
    6544:	0001883a 	nop
    6548:	e037883a 	mov	sp,fp
    654c:	dfc00117 	ldw	ra,4(sp)
    6550:	df000017 	ldw	fp,0(sp)
    6554:	dec00204 	addi	sp,sp,8
    6558:	f800283a 	ret

0000655c <main>:

void main(int argc, char* argv[], char* envp[])
{
    655c:	defff904 	addi	sp,sp,-28
    6560:	dfc00615 	stw	ra,24(sp)
    6564:	df000515 	stw	fp,20(sp)
    6568:	df000504 	addi	fp,sp,20
    656c:	e13ffd15 	stw	r4,-12(fp)
    6570:	e17ffe15 	stw	r5,-8(fp)
    6574:	e1bfff15 	stw	r6,-4(fp)
	/* Start Frequency ISR */
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, vfreq_relay);
    6578:	01800034 	movhi	r6,0
    657c:	31975104 	addi	r6,r6,23876
    6580:	000b883a 	mov	r5,zero
    6584:	010001c4 	movi	r4,7
    6588:	00019200 	call	1920 <alt_irq_register>

	/* Start Keyboard setup and ISR */
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    658c:	01020034 	movhi	r4,2048
    6590:	21008104 	addi	r4,r4,516
    6594:	00190f80 	call	190f8 <alt_up_ps2_open_dev>
    6598:	e0bffb15 	stw	r2,-20(fp)
	if(ps2_device == NULL){
    659c:	e0bffb17 	ldw	r2,-20(fp)
    65a0:	1000041e 	bne	r2,zero,65b4 <main+0x58>
		printf("can't find PS/2 device\n");
    65a4:	01020034 	movhi	r4,2048
    65a8:	21008404 	addi	r4,r4,528
    65ac:	000b2340 	call	b234 <puts>
		return;
    65b0:	00001a06 	br	661c <main+0xc0>
	}
	alt_up_ps2_enable_read_interrupt(ps2_device);
    65b4:	e13ffb17 	ldw	r4,-20(fp)
    65b8:	0018c740 	call	18c74 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    65bc:	01800034 	movhi	r6,0
    65c0:	31973c04 	addi	r6,r6,23792
    65c4:	e17ffb17 	ldw	r5,-20(fp)
    65c8:	01000084 	movi	r4,2
    65cc:	00019200 	call	1920 <alt_irq_register>

	/* Push button setup */
	int buttonValue = 0;
    65d0:	e03ffc15 	stw	zero,-16(fp)
	/* clears the edge capture register. Writing 1 to bit clears pending interrupt for corresponding button.*/
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x07);
    65d4:	00c001c4 	movi	r3,7
    65d8:	00800134 	movhi	r2,4
    65dc:	108c3304 	addi	r2,r2,12492
    65e0:	10c00035 	stwio	r3,0(r2)

	/* Enable interrupts for key1 */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x01);
    65e4:	00c00044 	movi	r3,1
    65e8:	00800134 	movhi	r2,4
    65ec:	108c3204 	addi	r2,r2,12488
    65f0:	10c00035 	stwio	r3,0(r2)

	/* Register the ISR */
	alt_irq_register(PUSH_BUTTON_IRQ,(void*)&buttonValue, button_mode_isr);
    65f4:	e0bffc04 	addi	r2,fp,-16
    65f8:	01800034 	movhi	r6,0
    65fc:	31971604 	addi	r6,r6,23640
    6600:	100b883a 	mov	r5,r2
    6604:	01000044 	movi	r4,1
    6608:	00019200 	call	1920 <alt_irq_register>
//
//	if(xTimerStart(timer500,0) != pdPASS){
//		printf("Cannot start timer");
//	}

	initOSDataStructs();
    660c:	00066300 	call	6630 <initOSDataStructs>
	initCreateTasks();
    6610:	00067840 	call	6784 <initCreateTasks>
	vTaskStartScheduler();
    6614:	0002e840 	call	2e84 <vTaskStartScheduler>

	for(;;);
    6618:	003fff06 	br	6618 <__alt_data_end+0xf0006618>
	return;
}
    661c:	e037883a 	mov	sp,fp
    6620:	dfc00117 	ldw	ra,4(sp)
    6624:	df000017 	ldw	fp,0(sp)
    6628:	dec00204 	addi	sp,sp,8
    662c:	f800283a 	ret

00006630 <initOSDataStructs>:

/* This function simply creates a message queue and a semaphore */
void initOSDataStructs(void)
{
    6630:	defffe04 	addi	sp,sp,-8
    6634:	dfc00115 	stw	ra,4(sp)
    6638:	df000015 	stw	fp,0(sp)
    663c:	d839883a 	mov	fp,sp
	/* Create Semaphores */
	add_sem = xSemaphoreCreateBinary();
    6640:	018000c4 	movi	r6,3
    6644:	000b883a 	mov	r5,zero
    6648:	01000044 	movi	r4,1
    664c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6650:	d0a04c15 	stw	r2,-32464(gp)
	manager_sem = xSemaphoreCreateBinary();
    6654:	018000c4 	movi	r6,3
    6658:	000b883a 	mov	r5,zero
    665c:	01000044 	movi	r4,1
    6660:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6664:	d0a03e15 	stw	r2,-32520(gp)
	network_sem = xSemaphoreCreateBinary();
    6668:	018000c4 	movi	r6,3
    666c:	000b883a 	mov	r5,zero
    6670:	01000044 	movi	r4,1
    6674:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6678:	d0a04315 	stw	r2,-32500(gp)
	roc_sem = xSemaphoreCreateBinary();
    667c:	018000c4 	movi	r6,3
    6680:	000b883a 	mov	r5,zero
    6684:	01000044 	movi	r4,1
    6688:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    668c:	d0a03f15 	stw	r2,-32516(gp)
	state_sem = xSemaphoreCreateBinary();
    6690:	018000c4 	movi	r6,3
    6694:	000b883a 	mov	r5,zero
    6698:	01000044 	movi	r4,1
    669c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    66a0:	d0a04415 	stw	r2,-32496(gp)
	switch_sem = xSemaphoreCreateBinary();
    66a4:	018000c4 	movi	r6,3
    66a8:	000b883a 	mov	r5,zero
    66ac:	01000044 	movi	r4,1
    66b0:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    66b4:	d0a04115 	stw	r2,-32508(gp)

	//callback_sem = xSemaphoreCreateBinary();
	//reset_sem = xSemaphoreCreateBinary()

	/* Create Queues */
	Q_freq_data = xQueueCreate( 100, sizeof( double ) );
    66b8:	000d883a 	mov	r6,zero
    66bc:	01400204 	movi	r5,8
    66c0:	01001904 	movi	r4,100
    66c4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    66c8:	d0a04615 	stw	r2,-32488(gp)
	Q_freq_calc = xQueueCreate( 100, sizeof( freqValues ) );
    66cc:	000d883a 	mov	r6,zero
    66d0:	01400404 	movi	r5,16
    66d4:	01001904 	movi	r4,100
    66d8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    66dc:	d0a04915 	stw	r2,-32476(gp)
	Q_threshold = xQueueCreate( 2, sizeof( double ) );
    66e0:	000d883a 	mov	r6,zero
    66e4:	01400204 	movi	r5,8
    66e8:	01000084 	movi	r4,2
    66ec:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    66f0:	d0a03c15 	stw	r2,-32528(gp)
	Q_network_stat = xQueueCreate( 10, sizeof( int ) );
    66f4:	000d883a 	mov	r6,zero
    66f8:	01400104 	movi	r5,4
    66fc:	01000284 	movi	r4,10
    6700:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6704:	d0a04d15 	stw	r2,-32460(gp)
	Q_load_stat = xQueueCreate( 10, sizeof( loadStat ) );
    6708:	000d883a 	mov	r6,zero
    670c:	01400304 	movi	r5,12
    6710:	01000284 	movi	r4,10
    6714:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6718:	d0a04215 	stw	r2,-32504(gp)
	Q_switch = xQueueCreate( 10, sizeof( int ) );
    671c:	000d883a 	mov	r6,zero
    6720:	01400104 	movi	r5,4
    6724:	01000284 	movi	r4,10
    6728:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    672c:	d0a04815 	stw	r2,-32480(gp)
	Q_resp = xQueueCreate( 1, sizeof( int ) );
    6730:	000d883a 	mov	r6,zero
    6734:	01400104 	movi	r5,4
    6738:	01000044 	movi	r4,1
    673c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6740:	d0a03915 	stw	r2,-32540(gp)
	Q_tmp = xQueueCreate(100, sizeof(int));
    6744:	000d883a 	mov	r6,zero
    6748:	01400104 	movi	r5,4
    674c:	01001904 	movi	r4,100
    6750:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6754:	d0a04515 	stw	r2,-32492(gp)

	Q_timer_reset = xQueueCreate( 4, sizeof( int ) );
    6758:	000d883a 	mov	r6,zero
    675c:	01400104 	movi	r5,4
    6760:	01000104 	movi	r4,4
    6764:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6768:	d0a04a15 	stw	r2,-32472(gp)

	return;
    676c:	0001883a 	nop
}
    6770:	e037883a 	mov	sp,fp
    6774:	dfc00117 	ldw	ra,4(sp)
    6778:	df000017 	ldw	fp,0(sp)
    677c:	dec00204 	addi	sp,sp,8
    6780:	f800283a 	ret

00006784 <initCreateTasks>:

// This function creates the tasks used in this example
void initCreateTasks(void)
{
    6784:	defffa04 	addi	sp,sp,-24
    6788:	dfc00515 	stw	ra,20(sp)
    678c:	df000415 	stw	fp,16(sp)
    6790:	df000404 	addi	fp,sp,16
	//xTaskCreate( vAdd_Task, "AddTask", configMINIMAL_STACK_SIZE, NULL, add_priority, NULL );
	xTaskCreate( vFrequAnalyser_Task, "FreqAnalyserTask", configMINIMAL_STACK_SIZE, NULL, freq_analyser_priority, NULL );
    6794:	d8000315 	stw	zero,12(sp)
    6798:	d8000215 	stw	zero,8(sp)
    679c:	d8000115 	stw	zero,4(sp)
    67a0:	00800144 	movi	r2,5
    67a4:	d8800015 	stw	r2,0(sp)
    67a8:	000f883a 	mov	r7,zero
    67ac:	01840004 	movi	r6,4096
    67b0:	01420034 	movhi	r5,2048
    67b4:	29408a04 	addi	r5,r5,552
    67b8:	01000034 	movhi	r4,0
    67bc:	21177804 	addi	r4,r4,24032
    67c0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vNetworkStatus_Task, "NetworkStatusTask", configMINIMAL_STACK_SIZE, NULL, network_status_priority, NULL );
    67c4:	d8000315 	stw	zero,12(sp)
    67c8:	d8000215 	stw	zero,8(sp)
    67cc:	d8000115 	stw	zero,4(sp)
    67d0:	00800144 	movi	r2,5
    67d4:	d8800015 	stw	r2,0(sp)
    67d8:	000f883a 	mov	r7,zero
    67dc:	01840004 	movi	r6,4096
    67e0:	01420034 	movhi	r5,2048
    67e4:	29408f04 	addi	r5,r5,572
    67e8:	01000034 	movhi	r4,0
    67ec:	2117d404 	addi	r4,r4,24400
    67f0:	0002b780 	call	2b78 <xTaskGenericCreate>
	//xTaskCreate( vShed_Task, "ShedTask", configMINIMAL_STACK_SIZE, NULL, shed_priority, NULL );
	xTaskCreate( vLoadManager_Task, "LoadManagerTask", configMINIMAL_STACK_SIZE, NULL, load_manager_priority, NULL );
    67f4:	d8000315 	stw	zero,12(sp)
    67f8:	d8000215 	stw	zero,8(sp)
    67fc:	d8000115 	stw	zero,4(sp)
    6800:	00800144 	movi	r2,5
    6804:	d8800015 	stw	r2,0(sp)
    6808:	000f883a 	mov	r7,zero
    680c:	01840004 	movi	r6,4096
    6810:	01420034 	movhi	r5,2048
    6814:	29409404 	addi	r5,r5,592
    6818:	01000034 	movhi	r4,0
    681c:	21182e04 	addi	r4,r4,24760
    6820:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vSwitchCon_Task, "SwitchCon", configMINIMAL_STACK_SIZE, NULL, switch_con_priority, NULL );
    6824:	d8000315 	stw	zero,12(sp)
    6828:	d8000215 	stw	zero,8(sp)
    682c:	d8000115 	stw	zero,4(sp)
    6830:	00800144 	movi	r2,5
    6834:	d8800015 	stw	r2,0(sp)
    6838:	000f883a 	mov	r7,zero
    683c:	01840004 	movi	r6,4096
    6840:	01420034 	movhi	r5,2048
    6844:	29409804 	addi	r5,r5,608
    6848:	01000034 	movhi	r4,0
    684c:	21180f04 	addi	r4,r4,24636
    6850:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vTimer500Reset_Task, "Timer500Reset", configMINIMAL_STACK_SIZE, NULL, Timer500Reset_priority, NULL );
    6854:	d8000315 	stw	zero,12(sp)
    6858:	d8000215 	stw	zero,8(sp)
    685c:	d8000115 	stw	zero,4(sp)
    6860:	00800044 	movi	r2,1
    6864:	d8800015 	stw	r2,0(sp)
    6868:	000f883a 	mov	r7,zero
    686c:	01840004 	movi	r6,4096
    6870:	01420034 	movhi	r5,2048
    6874:	29409b04 	addi	r5,r5,620
    6878:	01000034 	movhi	r4,0
    687c:	21192504 	addi	r4,r4,25748
    6880:	0002b780 	call	2b78 <xTaskGenericCreate>
	// xTaskCreate( PRVGADraw_Task, "PRVGADraw", configMINIMAL_STACK_SIZE, NULL, PRVGA_priority, NULL );
	xTaskCreate (lcd_set_mode, "lcd_mode", configMINIMAL_STACK_SIZE, NULL, lcd_mode_priority, NULL );
    6884:	d8000315 	stw	zero,12(sp)
    6888:	d8000215 	stw	zero,8(sp)
    688c:	d8000115 	stw	zero,4(sp)
    6890:	00800144 	movi	r2,5
    6894:	d8800015 	stw	r2,0(sp)
    6898:	000f883a 	mov	r7,zero
    689c:	01840004 	movi	r6,4096
    68a0:	01420034 	movhi	r5,2048
    68a4:	29409f04 	addi	r5,r5,636
    68a8:	01000034 	movhi	r4,0
    68ac:	21144104 	addi	r4,r4,20740
    68b0:	0002b780 	call	2b78 <xTaskGenericCreate>

	return;
    68b4:	0001883a 	nop
}
    68b8:	e037883a 	mov	sp,fp
    68bc:	dfc00117 	ldw	ra,4(sp)
    68c0:	df000017 	ldw	fp,0(sp)
    68c4:	dec00204 	addi	sp,sp,8
    68c8:	f800283a 	ret

000068cc <__adddf3>:
    68cc:	02c00434 	movhi	r11,16
    68d0:	5affffc4 	addi	r11,r11,-1
    68d4:	2806d7fa 	srli	r3,r5,31
    68d8:	2ad4703a 	and	r10,r5,r11
    68dc:	3ad2703a 	and	r9,r7,r11
    68e0:	3804d53a 	srli	r2,r7,20
    68e4:	3018d77a 	srli	r12,r6,29
    68e8:	280ad53a 	srli	r5,r5,20
    68ec:	501490fa 	slli	r10,r10,3
    68f0:	2010d77a 	srli	r8,r4,29
    68f4:	481290fa 	slli	r9,r9,3
    68f8:	380ed7fa 	srli	r7,r7,31
    68fc:	defffb04 	addi	sp,sp,-20
    6900:	dc800215 	stw	r18,8(sp)
    6904:	dc400115 	stw	r17,4(sp)
    6908:	dc000015 	stw	r16,0(sp)
    690c:	dfc00415 	stw	ra,16(sp)
    6910:	dcc00315 	stw	r19,12(sp)
    6914:	1c803fcc 	andi	r18,r3,255
    6918:	2c01ffcc 	andi	r16,r5,2047
    691c:	5210b03a 	or	r8,r10,r8
    6920:	202290fa 	slli	r17,r4,3
    6924:	1081ffcc 	andi	r2,r2,2047
    6928:	4b12b03a 	or	r9,r9,r12
    692c:	300c90fa 	slli	r6,r6,3
    6930:	91c07526 	beq	r18,r7,6b08 <__adddf3+0x23c>
    6934:	8087c83a 	sub	r3,r16,r2
    6938:	00c0ab0e 	bge	zero,r3,6be8 <__adddf3+0x31c>
    693c:	10002a1e 	bne	r2,zero,69e8 <__adddf3+0x11c>
    6940:	4984b03a 	or	r2,r9,r6
    6944:	1000961e 	bne	r2,zero,6ba0 <__adddf3+0x2d4>
    6948:	888001cc 	andi	r2,r17,7
    694c:	10000726 	beq	r2,zero,696c <__adddf3+0xa0>
    6950:	888003cc 	andi	r2,r17,15
    6954:	00c00104 	movi	r3,4
    6958:	10c00426 	beq	r2,r3,696c <__adddf3+0xa0>
    695c:	88c7883a 	add	r3,r17,r3
    6960:	1c63803a 	cmpltu	r17,r3,r17
    6964:	4451883a 	add	r8,r8,r17
    6968:	1823883a 	mov	r17,r3
    696c:	4080202c 	andhi	r2,r8,128
    6970:	10005926 	beq	r2,zero,6ad8 <__adddf3+0x20c>
    6974:	84000044 	addi	r16,r16,1
    6978:	0081ffc4 	movi	r2,2047
    697c:	8080ba26 	beq	r16,r2,6c68 <__adddf3+0x39c>
    6980:	00bfe034 	movhi	r2,65408
    6984:	10bfffc4 	addi	r2,r2,-1
    6988:	4090703a 	and	r8,r8,r2
    698c:	4004977a 	slli	r2,r8,29
    6990:	4010927a 	slli	r8,r8,9
    6994:	8822d0fa 	srli	r17,r17,3
    6998:	8401ffcc 	andi	r16,r16,2047
    699c:	4010d33a 	srli	r8,r8,12
    69a0:	9007883a 	mov	r3,r18
    69a4:	1444b03a 	or	r2,r2,r17
    69a8:	8401ffcc 	andi	r16,r16,2047
    69ac:	8020953a 	slli	r16,r16,20
    69b0:	18c03fcc 	andi	r3,r3,255
    69b4:	01000434 	movhi	r4,16
    69b8:	213fffc4 	addi	r4,r4,-1
    69bc:	180697fa 	slli	r3,r3,31
    69c0:	4110703a 	and	r8,r8,r4
    69c4:	4410b03a 	or	r8,r8,r16
    69c8:	40c6b03a 	or	r3,r8,r3
    69cc:	dfc00417 	ldw	ra,16(sp)
    69d0:	dcc00317 	ldw	r19,12(sp)
    69d4:	dc800217 	ldw	r18,8(sp)
    69d8:	dc400117 	ldw	r17,4(sp)
    69dc:	dc000017 	ldw	r16,0(sp)
    69e0:	dec00504 	addi	sp,sp,20
    69e4:	f800283a 	ret
    69e8:	0081ffc4 	movi	r2,2047
    69ec:	80bfd626 	beq	r16,r2,6948 <__alt_data_end+0xf0006948>
    69f0:	4a402034 	orhi	r9,r9,128
    69f4:	00800e04 	movi	r2,56
    69f8:	10c09f16 	blt	r2,r3,6c78 <__adddf3+0x3ac>
    69fc:	008007c4 	movi	r2,31
    6a00:	10c0c216 	blt	r2,r3,6d0c <__adddf3+0x440>
    6a04:	00800804 	movi	r2,32
    6a08:	10c5c83a 	sub	r2,r2,r3
    6a0c:	488a983a 	sll	r5,r9,r2
    6a10:	30c8d83a 	srl	r4,r6,r3
    6a14:	3084983a 	sll	r2,r6,r2
    6a18:	48c6d83a 	srl	r3,r9,r3
    6a1c:	290cb03a 	or	r6,r5,r4
    6a20:	1004c03a 	cmpne	r2,r2,zero
    6a24:	308cb03a 	or	r6,r6,r2
    6a28:	898dc83a 	sub	r6,r17,r6
    6a2c:	89a3803a 	cmpltu	r17,r17,r6
    6a30:	40d1c83a 	sub	r8,r8,r3
    6a34:	4451c83a 	sub	r8,r8,r17
    6a38:	3023883a 	mov	r17,r6
    6a3c:	4080202c 	andhi	r2,r8,128
    6a40:	10002326 	beq	r2,zero,6ad0 <__adddf3+0x204>
    6a44:	04c02034 	movhi	r19,128
    6a48:	9cffffc4 	addi	r19,r19,-1
    6a4c:	44e6703a 	and	r19,r8,r19
    6a50:	98007626 	beq	r19,zero,6c2c <__adddf3+0x360>
    6a54:	9809883a 	mov	r4,r19
    6a58:	0008da00 	call	8da0 <__clzsi2>
    6a5c:	10fffe04 	addi	r3,r2,-8
    6a60:	010007c4 	movi	r4,31
    6a64:	20c07716 	blt	r4,r3,6c44 <__adddf3+0x378>
    6a68:	00800804 	movi	r2,32
    6a6c:	10c5c83a 	sub	r2,r2,r3
    6a70:	8884d83a 	srl	r2,r17,r2
    6a74:	98d0983a 	sll	r8,r19,r3
    6a78:	88e2983a 	sll	r17,r17,r3
    6a7c:	1204b03a 	or	r2,r2,r8
    6a80:	1c007416 	blt	r3,r16,6c54 <__adddf3+0x388>
    6a84:	1c21c83a 	sub	r16,r3,r16
    6a88:	82000044 	addi	r8,r16,1
    6a8c:	00c007c4 	movi	r3,31
    6a90:	1a009116 	blt	r3,r8,6cd8 <__adddf3+0x40c>
    6a94:	00c00804 	movi	r3,32
    6a98:	1a07c83a 	sub	r3,r3,r8
    6a9c:	8a08d83a 	srl	r4,r17,r8
    6aa0:	88e2983a 	sll	r17,r17,r3
    6aa4:	10c6983a 	sll	r3,r2,r3
    6aa8:	1210d83a 	srl	r8,r2,r8
    6aac:	8804c03a 	cmpne	r2,r17,zero
    6ab0:	1906b03a 	or	r3,r3,r4
    6ab4:	18a2b03a 	or	r17,r3,r2
    6ab8:	0021883a 	mov	r16,zero
    6abc:	003fa206 	br	6948 <__alt_data_end+0xf0006948>
    6ac0:	1890b03a 	or	r8,r3,r2
    6ac4:	40017d26 	beq	r8,zero,70bc <__adddf3+0x7f0>
    6ac8:	1011883a 	mov	r8,r2
    6acc:	1823883a 	mov	r17,r3
    6ad0:	888001cc 	andi	r2,r17,7
    6ad4:	103f9e1e 	bne	r2,zero,6950 <__alt_data_end+0xf0006950>
    6ad8:	4004977a 	slli	r2,r8,29
    6adc:	8822d0fa 	srli	r17,r17,3
    6ae0:	4010d0fa 	srli	r8,r8,3
    6ae4:	9007883a 	mov	r3,r18
    6ae8:	1444b03a 	or	r2,r2,r17
    6aec:	0101ffc4 	movi	r4,2047
    6af0:	81002426 	beq	r16,r4,6b84 <__adddf3+0x2b8>
    6af4:	8120703a 	and	r16,r16,r4
    6af8:	01000434 	movhi	r4,16
    6afc:	213fffc4 	addi	r4,r4,-1
    6b00:	4110703a 	and	r8,r8,r4
    6b04:	003fa806 	br	69a8 <__alt_data_end+0xf00069a8>
    6b08:	8089c83a 	sub	r4,r16,r2
    6b0c:	01005e0e 	bge	zero,r4,6c88 <__adddf3+0x3bc>
    6b10:	10002b26 	beq	r2,zero,6bc0 <__adddf3+0x2f4>
    6b14:	0081ffc4 	movi	r2,2047
    6b18:	80bf8b26 	beq	r16,r2,6948 <__alt_data_end+0xf0006948>
    6b1c:	4a402034 	orhi	r9,r9,128
    6b20:	00800e04 	movi	r2,56
    6b24:	1100a40e 	bge	r2,r4,6db8 <__adddf3+0x4ec>
    6b28:	498cb03a 	or	r6,r9,r6
    6b2c:	300ac03a 	cmpne	r5,r6,zero
    6b30:	0013883a 	mov	r9,zero
    6b34:	2c4b883a 	add	r5,r5,r17
    6b38:	2c63803a 	cmpltu	r17,r5,r17
    6b3c:	4a11883a 	add	r8,r9,r8
    6b40:	8a11883a 	add	r8,r17,r8
    6b44:	2823883a 	mov	r17,r5
    6b48:	4080202c 	andhi	r2,r8,128
    6b4c:	103fe026 	beq	r2,zero,6ad0 <__alt_data_end+0xf0006ad0>
    6b50:	84000044 	addi	r16,r16,1
    6b54:	0081ffc4 	movi	r2,2047
    6b58:	8080d226 	beq	r16,r2,6ea4 <__adddf3+0x5d8>
    6b5c:	00bfe034 	movhi	r2,65408
    6b60:	10bfffc4 	addi	r2,r2,-1
    6b64:	4090703a 	and	r8,r8,r2
    6b68:	880ad07a 	srli	r5,r17,1
    6b6c:	400897fa 	slli	r4,r8,31
    6b70:	88c0004c 	andi	r3,r17,1
    6b74:	28e2b03a 	or	r17,r5,r3
    6b78:	4010d07a 	srli	r8,r8,1
    6b7c:	2462b03a 	or	r17,r4,r17
    6b80:	003f7106 	br	6948 <__alt_data_end+0xf0006948>
    6b84:	4088b03a 	or	r4,r8,r2
    6b88:	20014526 	beq	r4,zero,70a0 <__adddf3+0x7d4>
    6b8c:	01000434 	movhi	r4,16
    6b90:	42000234 	orhi	r8,r8,8
    6b94:	213fffc4 	addi	r4,r4,-1
    6b98:	4110703a 	and	r8,r8,r4
    6b9c:	003f8206 	br	69a8 <__alt_data_end+0xf00069a8>
    6ba0:	18ffffc4 	addi	r3,r3,-1
    6ba4:	1800491e 	bne	r3,zero,6ccc <__adddf3+0x400>
    6ba8:	898bc83a 	sub	r5,r17,r6
    6bac:	8963803a 	cmpltu	r17,r17,r5
    6bb0:	4251c83a 	sub	r8,r8,r9
    6bb4:	4451c83a 	sub	r8,r8,r17
    6bb8:	2823883a 	mov	r17,r5
    6bbc:	003f9f06 	br	6a3c <__alt_data_end+0xf0006a3c>
    6bc0:	4984b03a 	or	r2,r9,r6
    6bc4:	103f6026 	beq	r2,zero,6948 <__alt_data_end+0xf0006948>
    6bc8:	213fffc4 	addi	r4,r4,-1
    6bcc:	2000931e 	bne	r4,zero,6e1c <__adddf3+0x550>
    6bd0:	898d883a 	add	r6,r17,r6
    6bd4:	3463803a 	cmpltu	r17,r6,r17
    6bd8:	4251883a 	add	r8,r8,r9
    6bdc:	8a11883a 	add	r8,r17,r8
    6be0:	3023883a 	mov	r17,r6
    6be4:	003fd806 	br	6b48 <__alt_data_end+0xf0006b48>
    6be8:	1800541e 	bne	r3,zero,6d3c <__adddf3+0x470>
    6bec:	80800044 	addi	r2,r16,1
    6bf0:	1081ffcc 	andi	r2,r2,2047
    6bf4:	00c00044 	movi	r3,1
    6bf8:	1880a00e 	bge	r3,r2,6e7c <__adddf3+0x5b0>
    6bfc:	8989c83a 	sub	r4,r17,r6
    6c00:	8905803a 	cmpltu	r2,r17,r4
    6c04:	4267c83a 	sub	r19,r8,r9
    6c08:	98a7c83a 	sub	r19,r19,r2
    6c0c:	9880202c 	andhi	r2,r19,128
    6c10:	10006326 	beq	r2,zero,6da0 <__adddf3+0x4d4>
    6c14:	3463c83a 	sub	r17,r6,r17
    6c18:	4a07c83a 	sub	r3,r9,r8
    6c1c:	344d803a 	cmpltu	r6,r6,r17
    6c20:	19a7c83a 	sub	r19,r3,r6
    6c24:	3825883a 	mov	r18,r7
    6c28:	983f8a1e 	bne	r19,zero,6a54 <__alt_data_end+0xf0006a54>
    6c2c:	8809883a 	mov	r4,r17
    6c30:	0008da00 	call	8da0 <__clzsi2>
    6c34:	10800804 	addi	r2,r2,32
    6c38:	10fffe04 	addi	r3,r2,-8
    6c3c:	010007c4 	movi	r4,31
    6c40:	20ff890e 	bge	r4,r3,6a68 <__alt_data_end+0xf0006a68>
    6c44:	10bff604 	addi	r2,r2,-40
    6c48:	8884983a 	sll	r2,r17,r2
    6c4c:	0023883a 	mov	r17,zero
    6c50:	1c3f8c0e 	bge	r3,r16,6a84 <__alt_data_end+0xf0006a84>
    6c54:	023fe034 	movhi	r8,65408
    6c58:	423fffc4 	addi	r8,r8,-1
    6c5c:	80e1c83a 	sub	r16,r16,r3
    6c60:	1210703a 	and	r8,r2,r8
    6c64:	003f3806 	br	6948 <__alt_data_end+0xf0006948>
    6c68:	9007883a 	mov	r3,r18
    6c6c:	0011883a 	mov	r8,zero
    6c70:	0005883a 	mov	r2,zero
    6c74:	003f4c06 	br	69a8 <__alt_data_end+0xf00069a8>
    6c78:	498cb03a 	or	r6,r9,r6
    6c7c:	300cc03a 	cmpne	r6,r6,zero
    6c80:	0007883a 	mov	r3,zero
    6c84:	003f6806 	br	6a28 <__alt_data_end+0xf0006a28>
    6c88:	20009c1e 	bne	r4,zero,6efc <__adddf3+0x630>
    6c8c:	80800044 	addi	r2,r16,1
    6c90:	1141ffcc 	andi	r5,r2,2047
    6c94:	01000044 	movi	r4,1
    6c98:	2140670e 	bge	r4,r5,6e38 <__adddf3+0x56c>
    6c9c:	0101ffc4 	movi	r4,2047
    6ca0:	11007f26 	beq	r2,r4,6ea0 <__adddf3+0x5d4>
    6ca4:	898d883a 	add	r6,r17,r6
    6ca8:	4247883a 	add	r3,r8,r9
    6cac:	3451803a 	cmpltu	r8,r6,r17
    6cb0:	40d1883a 	add	r8,r8,r3
    6cb4:	402297fa 	slli	r17,r8,31
    6cb8:	300cd07a 	srli	r6,r6,1
    6cbc:	4010d07a 	srli	r8,r8,1
    6cc0:	1021883a 	mov	r16,r2
    6cc4:	89a2b03a 	or	r17,r17,r6
    6cc8:	003f1f06 	br	6948 <__alt_data_end+0xf0006948>
    6ccc:	0081ffc4 	movi	r2,2047
    6cd0:	80bf481e 	bne	r16,r2,69f4 <__alt_data_end+0xf00069f4>
    6cd4:	003f1c06 	br	6948 <__alt_data_end+0xf0006948>
    6cd8:	843ff844 	addi	r16,r16,-31
    6cdc:	01000804 	movi	r4,32
    6ce0:	1406d83a 	srl	r3,r2,r16
    6ce4:	41005026 	beq	r8,r4,6e28 <__adddf3+0x55c>
    6ce8:	01001004 	movi	r4,64
    6cec:	2211c83a 	sub	r8,r4,r8
    6cf0:	1204983a 	sll	r2,r2,r8
    6cf4:	88a2b03a 	or	r17,r17,r2
    6cf8:	8822c03a 	cmpne	r17,r17,zero
    6cfc:	1c62b03a 	or	r17,r3,r17
    6d00:	0011883a 	mov	r8,zero
    6d04:	0021883a 	mov	r16,zero
    6d08:	003f7106 	br	6ad0 <__alt_data_end+0xf0006ad0>
    6d0c:	193ff804 	addi	r4,r3,-32
    6d10:	00800804 	movi	r2,32
    6d14:	4908d83a 	srl	r4,r9,r4
    6d18:	18804526 	beq	r3,r2,6e30 <__adddf3+0x564>
    6d1c:	00801004 	movi	r2,64
    6d20:	10c5c83a 	sub	r2,r2,r3
    6d24:	4886983a 	sll	r3,r9,r2
    6d28:	198cb03a 	or	r6,r3,r6
    6d2c:	300cc03a 	cmpne	r6,r6,zero
    6d30:	218cb03a 	or	r6,r4,r6
    6d34:	0007883a 	mov	r3,zero
    6d38:	003f3b06 	br	6a28 <__alt_data_end+0xf0006a28>
    6d3c:	80002a26 	beq	r16,zero,6de8 <__adddf3+0x51c>
    6d40:	0101ffc4 	movi	r4,2047
    6d44:	11006826 	beq	r2,r4,6ee8 <__adddf3+0x61c>
    6d48:	00c7c83a 	sub	r3,zero,r3
    6d4c:	42002034 	orhi	r8,r8,128
    6d50:	01000e04 	movi	r4,56
    6d54:	20c07c16 	blt	r4,r3,6f48 <__adddf3+0x67c>
    6d58:	010007c4 	movi	r4,31
    6d5c:	20c0da16 	blt	r4,r3,70c8 <__adddf3+0x7fc>
    6d60:	01000804 	movi	r4,32
    6d64:	20c9c83a 	sub	r4,r4,r3
    6d68:	4114983a 	sll	r10,r8,r4
    6d6c:	88cad83a 	srl	r5,r17,r3
    6d70:	8908983a 	sll	r4,r17,r4
    6d74:	40c6d83a 	srl	r3,r8,r3
    6d78:	5162b03a 	or	r17,r10,r5
    6d7c:	2008c03a 	cmpne	r4,r4,zero
    6d80:	8922b03a 	or	r17,r17,r4
    6d84:	3463c83a 	sub	r17,r6,r17
    6d88:	48c7c83a 	sub	r3,r9,r3
    6d8c:	344d803a 	cmpltu	r6,r6,r17
    6d90:	1991c83a 	sub	r8,r3,r6
    6d94:	1021883a 	mov	r16,r2
    6d98:	3825883a 	mov	r18,r7
    6d9c:	003f2706 	br	6a3c <__alt_data_end+0xf0006a3c>
    6da0:	24d0b03a 	or	r8,r4,r19
    6da4:	40001b1e 	bne	r8,zero,6e14 <__adddf3+0x548>
    6da8:	0005883a 	mov	r2,zero
    6dac:	0007883a 	mov	r3,zero
    6db0:	0021883a 	mov	r16,zero
    6db4:	003f4d06 	br	6aec <__alt_data_end+0xf0006aec>
    6db8:	008007c4 	movi	r2,31
    6dbc:	11003c16 	blt	r2,r4,6eb0 <__adddf3+0x5e4>
    6dc0:	00800804 	movi	r2,32
    6dc4:	1105c83a 	sub	r2,r2,r4
    6dc8:	488e983a 	sll	r7,r9,r2
    6dcc:	310ad83a 	srl	r5,r6,r4
    6dd0:	3084983a 	sll	r2,r6,r2
    6dd4:	4912d83a 	srl	r9,r9,r4
    6dd8:	394ab03a 	or	r5,r7,r5
    6ddc:	1004c03a 	cmpne	r2,r2,zero
    6de0:	288ab03a 	or	r5,r5,r2
    6de4:	003f5306 	br	6b34 <__alt_data_end+0xf0006b34>
    6de8:	4448b03a 	or	r4,r8,r17
    6dec:	20003e26 	beq	r4,zero,6ee8 <__adddf3+0x61c>
    6df0:	00c6303a 	nor	r3,zero,r3
    6df4:	18003a1e 	bne	r3,zero,6ee0 <__adddf3+0x614>
    6df8:	3463c83a 	sub	r17,r6,r17
    6dfc:	4a07c83a 	sub	r3,r9,r8
    6e00:	344d803a 	cmpltu	r6,r6,r17
    6e04:	1991c83a 	sub	r8,r3,r6
    6e08:	1021883a 	mov	r16,r2
    6e0c:	3825883a 	mov	r18,r7
    6e10:	003f0a06 	br	6a3c <__alt_data_end+0xf0006a3c>
    6e14:	2023883a 	mov	r17,r4
    6e18:	003f0d06 	br	6a50 <__alt_data_end+0xf0006a50>
    6e1c:	0081ffc4 	movi	r2,2047
    6e20:	80bf3f1e 	bne	r16,r2,6b20 <__alt_data_end+0xf0006b20>
    6e24:	003ec806 	br	6948 <__alt_data_end+0xf0006948>
    6e28:	0005883a 	mov	r2,zero
    6e2c:	003fb106 	br	6cf4 <__alt_data_end+0xf0006cf4>
    6e30:	0007883a 	mov	r3,zero
    6e34:	003fbc06 	br	6d28 <__alt_data_end+0xf0006d28>
    6e38:	4444b03a 	or	r2,r8,r17
    6e3c:	8000871e 	bne	r16,zero,705c <__adddf3+0x790>
    6e40:	1000ba26 	beq	r2,zero,712c <__adddf3+0x860>
    6e44:	4984b03a 	or	r2,r9,r6
    6e48:	103ebf26 	beq	r2,zero,6948 <__alt_data_end+0xf0006948>
    6e4c:	8985883a 	add	r2,r17,r6
    6e50:	4247883a 	add	r3,r8,r9
    6e54:	1451803a 	cmpltu	r8,r2,r17
    6e58:	40d1883a 	add	r8,r8,r3
    6e5c:	40c0202c 	andhi	r3,r8,128
    6e60:	1023883a 	mov	r17,r2
    6e64:	183f1a26 	beq	r3,zero,6ad0 <__alt_data_end+0xf0006ad0>
    6e68:	00bfe034 	movhi	r2,65408
    6e6c:	10bfffc4 	addi	r2,r2,-1
    6e70:	2021883a 	mov	r16,r4
    6e74:	4090703a 	and	r8,r8,r2
    6e78:	003eb306 	br	6948 <__alt_data_end+0xf0006948>
    6e7c:	4444b03a 	or	r2,r8,r17
    6e80:	8000291e 	bne	r16,zero,6f28 <__adddf3+0x65c>
    6e84:	10004b1e 	bne	r2,zero,6fb4 <__adddf3+0x6e8>
    6e88:	4990b03a 	or	r8,r9,r6
    6e8c:	40008b26 	beq	r8,zero,70bc <__adddf3+0x7f0>
    6e90:	4811883a 	mov	r8,r9
    6e94:	3023883a 	mov	r17,r6
    6e98:	3825883a 	mov	r18,r7
    6e9c:	003eaa06 	br	6948 <__alt_data_end+0xf0006948>
    6ea0:	1021883a 	mov	r16,r2
    6ea4:	0011883a 	mov	r8,zero
    6ea8:	0005883a 	mov	r2,zero
    6eac:	003f0f06 	br	6aec <__alt_data_end+0xf0006aec>
    6eb0:	217ff804 	addi	r5,r4,-32
    6eb4:	00800804 	movi	r2,32
    6eb8:	494ad83a 	srl	r5,r9,r5
    6ebc:	20807d26 	beq	r4,r2,70b4 <__adddf3+0x7e8>
    6ec0:	00801004 	movi	r2,64
    6ec4:	1109c83a 	sub	r4,r2,r4
    6ec8:	4912983a 	sll	r9,r9,r4
    6ecc:	498cb03a 	or	r6,r9,r6
    6ed0:	300cc03a 	cmpne	r6,r6,zero
    6ed4:	298ab03a 	or	r5,r5,r6
    6ed8:	0013883a 	mov	r9,zero
    6edc:	003f1506 	br	6b34 <__alt_data_end+0xf0006b34>
    6ee0:	0101ffc4 	movi	r4,2047
    6ee4:	113f9a1e 	bne	r2,r4,6d50 <__alt_data_end+0xf0006d50>
    6ee8:	4811883a 	mov	r8,r9
    6eec:	3023883a 	mov	r17,r6
    6ef0:	1021883a 	mov	r16,r2
    6ef4:	3825883a 	mov	r18,r7
    6ef8:	003e9306 	br	6948 <__alt_data_end+0xf0006948>
    6efc:	8000161e 	bne	r16,zero,6f58 <__adddf3+0x68c>
    6f00:	444ab03a 	or	r5,r8,r17
    6f04:	28005126 	beq	r5,zero,704c <__adddf3+0x780>
    6f08:	0108303a 	nor	r4,zero,r4
    6f0c:	20004d1e 	bne	r4,zero,7044 <__adddf3+0x778>
    6f10:	89a3883a 	add	r17,r17,r6
    6f14:	4253883a 	add	r9,r8,r9
    6f18:	898d803a 	cmpltu	r6,r17,r6
    6f1c:	3251883a 	add	r8,r6,r9
    6f20:	1021883a 	mov	r16,r2
    6f24:	003f0806 	br	6b48 <__alt_data_end+0xf0006b48>
    6f28:	1000301e 	bne	r2,zero,6fec <__adddf3+0x720>
    6f2c:	4984b03a 	or	r2,r9,r6
    6f30:	10007126 	beq	r2,zero,70f8 <__adddf3+0x82c>
    6f34:	4811883a 	mov	r8,r9
    6f38:	3023883a 	mov	r17,r6
    6f3c:	3825883a 	mov	r18,r7
    6f40:	0401ffc4 	movi	r16,2047
    6f44:	003e8006 	br	6948 <__alt_data_end+0xf0006948>
    6f48:	4462b03a 	or	r17,r8,r17
    6f4c:	8822c03a 	cmpne	r17,r17,zero
    6f50:	0007883a 	mov	r3,zero
    6f54:	003f8b06 	br	6d84 <__alt_data_end+0xf0006d84>
    6f58:	0141ffc4 	movi	r5,2047
    6f5c:	11403b26 	beq	r2,r5,704c <__adddf3+0x780>
    6f60:	0109c83a 	sub	r4,zero,r4
    6f64:	42002034 	orhi	r8,r8,128
    6f68:	01400e04 	movi	r5,56
    6f6c:	29006716 	blt	r5,r4,710c <__adddf3+0x840>
    6f70:	014007c4 	movi	r5,31
    6f74:	29007016 	blt	r5,r4,7138 <__adddf3+0x86c>
    6f78:	01400804 	movi	r5,32
    6f7c:	290bc83a 	sub	r5,r5,r4
    6f80:	4154983a 	sll	r10,r8,r5
    6f84:	890ed83a 	srl	r7,r17,r4
    6f88:	894a983a 	sll	r5,r17,r5
    6f8c:	4108d83a 	srl	r4,r8,r4
    6f90:	51e2b03a 	or	r17,r10,r7
    6f94:	280ac03a 	cmpne	r5,r5,zero
    6f98:	8962b03a 	or	r17,r17,r5
    6f9c:	89a3883a 	add	r17,r17,r6
    6fa0:	2253883a 	add	r9,r4,r9
    6fa4:	898d803a 	cmpltu	r6,r17,r6
    6fa8:	3251883a 	add	r8,r6,r9
    6fac:	1021883a 	mov	r16,r2
    6fb0:	003ee506 	br	6b48 <__alt_data_end+0xf0006b48>
    6fb4:	4984b03a 	or	r2,r9,r6
    6fb8:	103e6326 	beq	r2,zero,6948 <__alt_data_end+0xf0006948>
    6fbc:	8987c83a 	sub	r3,r17,r6
    6fc0:	88c9803a 	cmpltu	r4,r17,r3
    6fc4:	4245c83a 	sub	r2,r8,r9
    6fc8:	1105c83a 	sub	r2,r2,r4
    6fcc:	1100202c 	andhi	r4,r2,128
    6fd0:	203ebb26 	beq	r4,zero,6ac0 <__alt_data_end+0xf0006ac0>
    6fd4:	3463c83a 	sub	r17,r6,r17
    6fd8:	4a07c83a 	sub	r3,r9,r8
    6fdc:	344d803a 	cmpltu	r6,r6,r17
    6fe0:	1991c83a 	sub	r8,r3,r6
    6fe4:	3825883a 	mov	r18,r7
    6fe8:	003e5706 	br	6948 <__alt_data_end+0xf0006948>
    6fec:	4984b03a 	or	r2,r9,r6
    6ff0:	10002e26 	beq	r2,zero,70ac <__adddf3+0x7e0>
    6ff4:	4004d0fa 	srli	r2,r8,3
    6ff8:	8822d0fa 	srli	r17,r17,3
    6ffc:	4010977a 	slli	r8,r8,29
    7000:	10c0022c 	andhi	r3,r2,8
    7004:	4462b03a 	or	r17,r8,r17
    7008:	18000826 	beq	r3,zero,702c <__adddf3+0x760>
    700c:	4808d0fa 	srli	r4,r9,3
    7010:	20c0022c 	andhi	r3,r4,8
    7014:	1800051e 	bne	r3,zero,702c <__adddf3+0x760>
    7018:	300cd0fa 	srli	r6,r6,3
    701c:	4806977a 	slli	r3,r9,29
    7020:	2005883a 	mov	r2,r4
    7024:	3825883a 	mov	r18,r7
    7028:	19a2b03a 	or	r17,r3,r6
    702c:	8810d77a 	srli	r8,r17,29
    7030:	100490fa 	slli	r2,r2,3
    7034:	882290fa 	slli	r17,r17,3
    7038:	0401ffc4 	movi	r16,2047
    703c:	4090b03a 	or	r8,r8,r2
    7040:	003e4106 	br	6948 <__alt_data_end+0xf0006948>
    7044:	0141ffc4 	movi	r5,2047
    7048:	117fc71e 	bne	r2,r5,6f68 <__alt_data_end+0xf0006f68>
    704c:	4811883a 	mov	r8,r9
    7050:	3023883a 	mov	r17,r6
    7054:	1021883a 	mov	r16,r2
    7058:	003e3b06 	br	6948 <__alt_data_end+0xf0006948>
    705c:	10002f26 	beq	r2,zero,711c <__adddf3+0x850>
    7060:	4984b03a 	or	r2,r9,r6
    7064:	10001126 	beq	r2,zero,70ac <__adddf3+0x7e0>
    7068:	4004d0fa 	srli	r2,r8,3
    706c:	8822d0fa 	srli	r17,r17,3
    7070:	4010977a 	slli	r8,r8,29
    7074:	10c0022c 	andhi	r3,r2,8
    7078:	4462b03a 	or	r17,r8,r17
    707c:	183feb26 	beq	r3,zero,702c <__alt_data_end+0xf000702c>
    7080:	4808d0fa 	srli	r4,r9,3
    7084:	20c0022c 	andhi	r3,r4,8
    7088:	183fe81e 	bne	r3,zero,702c <__alt_data_end+0xf000702c>
    708c:	300cd0fa 	srli	r6,r6,3
    7090:	4806977a 	slli	r3,r9,29
    7094:	2005883a 	mov	r2,r4
    7098:	19a2b03a 	or	r17,r3,r6
    709c:	003fe306 	br	702c <__alt_data_end+0xf000702c>
    70a0:	0011883a 	mov	r8,zero
    70a4:	0005883a 	mov	r2,zero
    70a8:	003e3f06 	br	69a8 <__alt_data_end+0xf00069a8>
    70ac:	0401ffc4 	movi	r16,2047
    70b0:	003e2506 	br	6948 <__alt_data_end+0xf0006948>
    70b4:	0013883a 	mov	r9,zero
    70b8:	003f8406 	br	6ecc <__alt_data_end+0xf0006ecc>
    70bc:	0005883a 	mov	r2,zero
    70c0:	0007883a 	mov	r3,zero
    70c4:	003e8906 	br	6aec <__alt_data_end+0xf0006aec>
    70c8:	197ff804 	addi	r5,r3,-32
    70cc:	01000804 	movi	r4,32
    70d0:	414ad83a 	srl	r5,r8,r5
    70d4:	19002426 	beq	r3,r4,7168 <__adddf3+0x89c>
    70d8:	01001004 	movi	r4,64
    70dc:	20c7c83a 	sub	r3,r4,r3
    70e0:	40c6983a 	sll	r3,r8,r3
    70e4:	1c46b03a 	or	r3,r3,r17
    70e8:	1806c03a 	cmpne	r3,r3,zero
    70ec:	28e2b03a 	or	r17,r5,r3
    70f0:	0007883a 	mov	r3,zero
    70f4:	003f2306 	br	6d84 <__alt_data_end+0xf0006d84>
    70f8:	0007883a 	mov	r3,zero
    70fc:	5811883a 	mov	r8,r11
    7100:	00bfffc4 	movi	r2,-1
    7104:	0401ffc4 	movi	r16,2047
    7108:	003e7806 	br	6aec <__alt_data_end+0xf0006aec>
    710c:	4462b03a 	or	r17,r8,r17
    7110:	8822c03a 	cmpne	r17,r17,zero
    7114:	0009883a 	mov	r4,zero
    7118:	003fa006 	br	6f9c <__alt_data_end+0xf0006f9c>
    711c:	4811883a 	mov	r8,r9
    7120:	3023883a 	mov	r17,r6
    7124:	0401ffc4 	movi	r16,2047
    7128:	003e0706 	br	6948 <__alt_data_end+0xf0006948>
    712c:	4811883a 	mov	r8,r9
    7130:	3023883a 	mov	r17,r6
    7134:	003e0406 	br	6948 <__alt_data_end+0xf0006948>
    7138:	21fff804 	addi	r7,r4,-32
    713c:	01400804 	movi	r5,32
    7140:	41ced83a 	srl	r7,r8,r7
    7144:	21400a26 	beq	r4,r5,7170 <__adddf3+0x8a4>
    7148:	01401004 	movi	r5,64
    714c:	2909c83a 	sub	r4,r5,r4
    7150:	4108983a 	sll	r4,r8,r4
    7154:	2448b03a 	or	r4,r4,r17
    7158:	2008c03a 	cmpne	r4,r4,zero
    715c:	3922b03a 	or	r17,r7,r4
    7160:	0009883a 	mov	r4,zero
    7164:	003f8d06 	br	6f9c <__alt_data_end+0xf0006f9c>
    7168:	0007883a 	mov	r3,zero
    716c:	003fdd06 	br	70e4 <__alt_data_end+0xf00070e4>
    7170:	0009883a 	mov	r4,zero
    7174:	003ff706 	br	7154 <__alt_data_end+0xf0007154>

00007178 <__divdf3>:
    7178:	defff204 	addi	sp,sp,-56
    717c:	dd400915 	stw	r21,36(sp)
    7180:	282ad53a 	srli	r21,r5,20
    7184:	dd000815 	stw	r20,32(sp)
    7188:	2828d7fa 	srli	r20,r5,31
    718c:	dc000415 	stw	r16,16(sp)
    7190:	04000434 	movhi	r16,16
    7194:	df000c15 	stw	fp,48(sp)
    7198:	843fffc4 	addi	r16,r16,-1
    719c:	dfc00d15 	stw	ra,52(sp)
    71a0:	ddc00b15 	stw	r23,44(sp)
    71a4:	dd800a15 	stw	r22,40(sp)
    71a8:	dcc00715 	stw	r19,28(sp)
    71ac:	dc800615 	stw	r18,24(sp)
    71b0:	dc400515 	stw	r17,20(sp)
    71b4:	ad41ffcc 	andi	r21,r21,2047
    71b8:	2c20703a 	and	r16,r5,r16
    71bc:	a7003fcc 	andi	fp,r20,255
    71c0:	a8006126 	beq	r21,zero,7348 <__divdf3+0x1d0>
    71c4:	0081ffc4 	movi	r2,2047
    71c8:	2025883a 	mov	r18,r4
    71cc:	a8803726 	beq	r21,r2,72ac <__divdf3+0x134>
    71d0:	80800434 	orhi	r2,r16,16
    71d4:	100490fa 	slli	r2,r2,3
    71d8:	2020d77a 	srli	r16,r4,29
    71dc:	202490fa 	slli	r18,r4,3
    71e0:	ad7f0044 	addi	r21,r21,-1023
    71e4:	80a0b03a 	or	r16,r16,r2
    71e8:	0027883a 	mov	r19,zero
    71ec:	0013883a 	mov	r9,zero
    71f0:	3804d53a 	srli	r2,r7,20
    71f4:	382cd7fa 	srli	r22,r7,31
    71f8:	04400434 	movhi	r17,16
    71fc:	8c7fffc4 	addi	r17,r17,-1
    7200:	1081ffcc 	andi	r2,r2,2047
    7204:	3011883a 	mov	r8,r6
    7208:	3c62703a 	and	r17,r7,r17
    720c:	b5c03fcc 	andi	r23,r22,255
    7210:	10006c26 	beq	r2,zero,73c4 <__divdf3+0x24c>
    7214:	00c1ffc4 	movi	r3,2047
    7218:	10c06426 	beq	r2,r3,73ac <__divdf3+0x234>
    721c:	88c00434 	orhi	r3,r17,16
    7220:	180690fa 	slli	r3,r3,3
    7224:	3022d77a 	srli	r17,r6,29
    7228:	301090fa 	slli	r8,r6,3
    722c:	10bf0044 	addi	r2,r2,-1023
    7230:	88e2b03a 	or	r17,r17,r3
    7234:	000f883a 	mov	r7,zero
    7238:	a58cf03a 	xor	r6,r20,r22
    723c:	3cc8b03a 	or	r4,r7,r19
    7240:	a8abc83a 	sub	r21,r21,r2
    7244:	008003c4 	movi	r2,15
    7248:	3007883a 	mov	r3,r6
    724c:	34c03fcc 	andi	r19,r6,255
    7250:	11009036 	bltu	r2,r4,7494 <__divdf3+0x31c>
    7254:	200890ba 	slli	r4,r4,2
    7258:	00800034 	movhi	r2,0
    725c:	109c9b04 	addi	r2,r2,29292
    7260:	2089883a 	add	r4,r4,r2
    7264:	20800017 	ldw	r2,0(r4)
    7268:	1000683a 	jmp	r2
    726c:	00007494 	movui	zero,466
    7270:	000072e4 	muli	zero,zero,459
    7274:	00007484 	movi	zero,466
    7278:	000072d8 	cmpnei	zero,zero,459
    727c:	00007484 	movi	zero,466
    7280:	00007458 	cmpnei	zero,zero,465
    7284:	00007484 	movi	zero,466
    7288:	000072d8 	cmpnei	zero,zero,459
    728c:	000072e4 	muli	zero,zero,459
    7290:	000072e4 	muli	zero,zero,459
    7294:	00007458 	cmpnei	zero,zero,465
    7298:	000072d8 	cmpnei	zero,zero,459
    729c:	000072c8 	cmpgei	zero,zero,459
    72a0:	000072c8 	cmpgei	zero,zero,459
    72a4:	000072c8 	cmpgei	zero,zero,459
    72a8:	00007778 	rdprs	zero,zero,477
    72ac:	2404b03a 	or	r2,r4,r16
    72b0:	1000661e 	bne	r2,zero,744c <__divdf3+0x2d4>
    72b4:	04c00204 	movi	r19,8
    72b8:	0021883a 	mov	r16,zero
    72bc:	0025883a 	mov	r18,zero
    72c0:	02400084 	movi	r9,2
    72c4:	003fca06 	br	71f0 <__alt_data_end+0xf00071f0>
    72c8:	8023883a 	mov	r17,r16
    72cc:	9011883a 	mov	r8,r18
    72d0:	e02f883a 	mov	r23,fp
    72d4:	480f883a 	mov	r7,r9
    72d8:	00800084 	movi	r2,2
    72dc:	3881311e 	bne	r7,r2,77a4 <__divdf3+0x62c>
    72e0:	b827883a 	mov	r19,r23
    72e4:	98c0004c 	andi	r3,r19,1
    72e8:	0081ffc4 	movi	r2,2047
    72ec:	000b883a 	mov	r5,zero
    72f0:	0025883a 	mov	r18,zero
    72f4:	1004953a 	slli	r2,r2,20
    72f8:	18c03fcc 	andi	r3,r3,255
    72fc:	04400434 	movhi	r17,16
    7300:	8c7fffc4 	addi	r17,r17,-1
    7304:	180697fa 	slli	r3,r3,31
    7308:	2c4a703a 	and	r5,r5,r17
    730c:	288ab03a 	or	r5,r5,r2
    7310:	28c6b03a 	or	r3,r5,r3
    7314:	9005883a 	mov	r2,r18
    7318:	dfc00d17 	ldw	ra,52(sp)
    731c:	df000c17 	ldw	fp,48(sp)
    7320:	ddc00b17 	ldw	r23,44(sp)
    7324:	dd800a17 	ldw	r22,40(sp)
    7328:	dd400917 	ldw	r21,36(sp)
    732c:	dd000817 	ldw	r20,32(sp)
    7330:	dcc00717 	ldw	r19,28(sp)
    7334:	dc800617 	ldw	r18,24(sp)
    7338:	dc400517 	ldw	r17,20(sp)
    733c:	dc000417 	ldw	r16,16(sp)
    7340:	dec00e04 	addi	sp,sp,56
    7344:	f800283a 	ret
    7348:	2404b03a 	or	r2,r4,r16
    734c:	2027883a 	mov	r19,r4
    7350:	10003926 	beq	r2,zero,7438 <__divdf3+0x2c0>
    7354:	80012e26 	beq	r16,zero,7810 <__divdf3+0x698>
    7358:	8009883a 	mov	r4,r16
    735c:	d9800315 	stw	r6,12(sp)
    7360:	d9c00215 	stw	r7,8(sp)
    7364:	0008da00 	call	8da0 <__clzsi2>
    7368:	d9800317 	ldw	r6,12(sp)
    736c:	d9c00217 	ldw	r7,8(sp)
    7370:	113ffd44 	addi	r4,r2,-11
    7374:	00c00704 	movi	r3,28
    7378:	19012116 	blt	r3,r4,7800 <__divdf3+0x688>
    737c:	00c00744 	movi	r3,29
    7380:	147ffe04 	addi	r17,r2,-8
    7384:	1907c83a 	sub	r3,r3,r4
    7388:	8460983a 	sll	r16,r16,r17
    738c:	98c6d83a 	srl	r3,r19,r3
    7390:	9c64983a 	sll	r18,r19,r17
    7394:	1c20b03a 	or	r16,r3,r16
    7398:	1080fcc4 	addi	r2,r2,1011
    739c:	00abc83a 	sub	r21,zero,r2
    73a0:	0027883a 	mov	r19,zero
    73a4:	0013883a 	mov	r9,zero
    73a8:	003f9106 	br	71f0 <__alt_data_end+0xf00071f0>
    73ac:	3446b03a 	or	r3,r6,r17
    73b0:	18001f1e 	bne	r3,zero,7430 <__divdf3+0x2b8>
    73b4:	0023883a 	mov	r17,zero
    73b8:	0011883a 	mov	r8,zero
    73bc:	01c00084 	movi	r7,2
    73c0:	003f9d06 	br	7238 <__alt_data_end+0xf0007238>
    73c4:	3446b03a 	or	r3,r6,r17
    73c8:	18001526 	beq	r3,zero,7420 <__divdf3+0x2a8>
    73cc:	88011b26 	beq	r17,zero,783c <__divdf3+0x6c4>
    73d0:	8809883a 	mov	r4,r17
    73d4:	d9800315 	stw	r6,12(sp)
    73d8:	da400115 	stw	r9,4(sp)
    73dc:	0008da00 	call	8da0 <__clzsi2>
    73e0:	d9800317 	ldw	r6,12(sp)
    73e4:	da400117 	ldw	r9,4(sp)
    73e8:	113ffd44 	addi	r4,r2,-11
    73ec:	00c00704 	movi	r3,28
    73f0:	19010e16 	blt	r3,r4,782c <__divdf3+0x6b4>
    73f4:	00c00744 	movi	r3,29
    73f8:	123ffe04 	addi	r8,r2,-8
    73fc:	1907c83a 	sub	r3,r3,r4
    7400:	8a22983a 	sll	r17,r17,r8
    7404:	30c6d83a 	srl	r3,r6,r3
    7408:	3210983a 	sll	r8,r6,r8
    740c:	1c62b03a 	or	r17,r3,r17
    7410:	1080fcc4 	addi	r2,r2,1011
    7414:	0085c83a 	sub	r2,zero,r2
    7418:	000f883a 	mov	r7,zero
    741c:	003f8606 	br	7238 <__alt_data_end+0xf0007238>
    7420:	0023883a 	mov	r17,zero
    7424:	0011883a 	mov	r8,zero
    7428:	01c00044 	movi	r7,1
    742c:	003f8206 	br	7238 <__alt_data_end+0xf0007238>
    7430:	01c000c4 	movi	r7,3
    7434:	003f8006 	br	7238 <__alt_data_end+0xf0007238>
    7438:	04c00104 	movi	r19,4
    743c:	0021883a 	mov	r16,zero
    7440:	0025883a 	mov	r18,zero
    7444:	02400044 	movi	r9,1
    7448:	003f6906 	br	71f0 <__alt_data_end+0xf00071f0>
    744c:	04c00304 	movi	r19,12
    7450:	024000c4 	movi	r9,3
    7454:	003f6606 	br	71f0 <__alt_data_end+0xf00071f0>
    7458:	01400434 	movhi	r5,16
    745c:	0007883a 	mov	r3,zero
    7460:	297fffc4 	addi	r5,r5,-1
    7464:	04bfffc4 	movi	r18,-1
    7468:	0081ffc4 	movi	r2,2047
    746c:	003fa106 	br	72f4 <__alt_data_end+0xf00072f4>
    7470:	00c00044 	movi	r3,1
    7474:	1887c83a 	sub	r3,r3,r2
    7478:	01000e04 	movi	r4,56
    747c:	20c1210e 	bge	r4,r3,7904 <__divdf3+0x78c>
    7480:	98c0004c 	andi	r3,r19,1
    7484:	0005883a 	mov	r2,zero
    7488:	000b883a 	mov	r5,zero
    748c:	0025883a 	mov	r18,zero
    7490:	003f9806 	br	72f4 <__alt_data_end+0xf00072f4>
    7494:	8c00fd36 	bltu	r17,r16,788c <__divdf3+0x714>
    7498:	8440fb26 	beq	r16,r17,7888 <__divdf3+0x710>
    749c:	8007883a 	mov	r3,r16
    74a0:	ad7fffc4 	addi	r21,r21,-1
    74a4:	0021883a 	mov	r16,zero
    74a8:	4004d63a 	srli	r2,r8,24
    74ac:	8822923a 	slli	r17,r17,8
    74b0:	1809883a 	mov	r4,r3
    74b4:	402c923a 	slli	r22,r8,8
    74b8:	88b8b03a 	or	fp,r17,r2
    74bc:	e028d43a 	srli	r20,fp,16
    74c0:	d8c00015 	stw	r3,0(sp)
    74c4:	e5ffffcc 	andi	r23,fp,65535
    74c8:	a00b883a 	mov	r5,r20
    74cc:	0008efc0 	call	8efc <__udivsi3>
    74d0:	d8c00017 	ldw	r3,0(sp)
    74d4:	a00b883a 	mov	r5,r20
    74d8:	d8800315 	stw	r2,12(sp)
    74dc:	1809883a 	mov	r4,r3
    74e0:	0008f600 	call	8f60 <__umodsi3>
    74e4:	d9800317 	ldw	r6,12(sp)
    74e8:	1006943a 	slli	r3,r2,16
    74ec:	9004d43a 	srli	r2,r18,16
    74f0:	b9a3383a 	mul	r17,r23,r6
    74f4:	10c4b03a 	or	r2,r2,r3
    74f8:	1440062e 	bgeu	r2,r17,7514 <__divdf3+0x39c>
    74fc:	1705883a 	add	r2,r2,fp
    7500:	30ffffc4 	addi	r3,r6,-1
    7504:	1700ee36 	bltu	r2,fp,78c0 <__divdf3+0x748>
    7508:	1440ed2e 	bgeu	r2,r17,78c0 <__divdf3+0x748>
    750c:	31bfff84 	addi	r6,r6,-2
    7510:	1705883a 	add	r2,r2,fp
    7514:	1463c83a 	sub	r17,r2,r17
    7518:	a00b883a 	mov	r5,r20
    751c:	8809883a 	mov	r4,r17
    7520:	d9800315 	stw	r6,12(sp)
    7524:	0008efc0 	call	8efc <__udivsi3>
    7528:	a00b883a 	mov	r5,r20
    752c:	8809883a 	mov	r4,r17
    7530:	d8800215 	stw	r2,8(sp)
    7534:	0008f600 	call	8f60 <__umodsi3>
    7538:	d9c00217 	ldw	r7,8(sp)
    753c:	1004943a 	slli	r2,r2,16
    7540:	94bfffcc 	andi	r18,r18,65535
    7544:	b9d1383a 	mul	r8,r23,r7
    7548:	90a4b03a 	or	r18,r18,r2
    754c:	d9800317 	ldw	r6,12(sp)
    7550:	9200062e 	bgeu	r18,r8,756c <__divdf3+0x3f4>
    7554:	9725883a 	add	r18,r18,fp
    7558:	38bfffc4 	addi	r2,r7,-1
    755c:	9700d636 	bltu	r18,fp,78b8 <__divdf3+0x740>
    7560:	9200d52e 	bgeu	r18,r8,78b8 <__divdf3+0x740>
    7564:	39ffff84 	addi	r7,r7,-2
    7568:	9725883a 	add	r18,r18,fp
    756c:	3004943a 	slli	r2,r6,16
    7570:	b012d43a 	srli	r9,r22,16
    7574:	b1bfffcc 	andi	r6,r22,65535
    7578:	11e2b03a 	or	r17,r2,r7
    757c:	8806d43a 	srli	r3,r17,16
    7580:	893fffcc 	andi	r4,r17,65535
    7584:	218b383a 	mul	r5,r4,r6
    7588:	30c5383a 	mul	r2,r6,r3
    758c:	2249383a 	mul	r4,r4,r9
    7590:	280ed43a 	srli	r7,r5,16
    7594:	9225c83a 	sub	r18,r18,r8
    7598:	2089883a 	add	r4,r4,r2
    759c:	3909883a 	add	r4,r7,r4
    75a0:	1a47383a 	mul	r3,r3,r9
    75a4:	2080022e 	bgeu	r4,r2,75b0 <__divdf3+0x438>
    75a8:	00800074 	movhi	r2,1
    75ac:	1887883a 	add	r3,r3,r2
    75b0:	2004d43a 	srli	r2,r4,16
    75b4:	2008943a 	slli	r4,r4,16
    75b8:	297fffcc 	andi	r5,r5,65535
    75bc:	10c7883a 	add	r3,r2,r3
    75c0:	2149883a 	add	r4,r4,r5
    75c4:	90c0a536 	bltu	r18,r3,785c <__divdf3+0x6e4>
    75c8:	90c0bf26 	beq	r18,r3,78c8 <__divdf3+0x750>
    75cc:	90c7c83a 	sub	r3,r18,r3
    75d0:	810fc83a 	sub	r7,r16,r4
    75d4:	81e5803a 	cmpltu	r18,r16,r7
    75d8:	1ca5c83a 	sub	r18,r3,r18
    75dc:	e480c126 	beq	fp,r18,78e4 <__divdf3+0x76c>
    75e0:	a00b883a 	mov	r5,r20
    75e4:	9009883a 	mov	r4,r18
    75e8:	d9800315 	stw	r6,12(sp)
    75ec:	d9c00215 	stw	r7,8(sp)
    75f0:	da400115 	stw	r9,4(sp)
    75f4:	0008efc0 	call	8efc <__udivsi3>
    75f8:	a00b883a 	mov	r5,r20
    75fc:	9009883a 	mov	r4,r18
    7600:	d8800015 	stw	r2,0(sp)
    7604:	0008f600 	call	8f60 <__umodsi3>
    7608:	d9c00217 	ldw	r7,8(sp)
    760c:	da000017 	ldw	r8,0(sp)
    7610:	1006943a 	slli	r3,r2,16
    7614:	3804d43a 	srli	r2,r7,16
    7618:	ba21383a 	mul	r16,r23,r8
    761c:	d9800317 	ldw	r6,12(sp)
    7620:	10c4b03a 	or	r2,r2,r3
    7624:	da400117 	ldw	r9,4(sp)
    7628:	1400062e 	bgeu	r2,r16,7644 <__divdf3+0x4cc>
    762c:	1705883a 	add	r2,r2,fp
    7630:	40ffffc4 	addi	r3,r8,-1
    7634:	1700ad36 	bltu	r2,fp,78ec <__divdf3+0x774>
    7638:	1400ac2e 	bgeu	r2,r16,78ec <__divdf3+0x774>
    763c:	423fff84 	addi	r8,r8,-2
    7640:	1705883a 	add	r2,r2,fp
    7644:	1421c83a 	sub	r16,r2,r16
    7648:	a00b883a 	mov	r5,r20
    764c:	8009883a 	mov	r4,r16
    7650:	d9800315 	stw	r6,12(sp)
    7654:	d9c00215 	stw	r7,8(sp)
    7658:	da000015 	stw	r8,0(sp)
    765c:	da400115 	stw	r9,4(sp)
    7660:	0008efc0 	call	8efc <__udivsi3>
    7664:	8009883a 	mov	r4,r16
    7668:	a00b883a 	mov	r5,r20
    766c:	1025883a 	mov	r18,r2
    7670:	0008f600 	call	8f60 <__umodsi3>
    7674:	d9c00217 	ldw	r7,8(sp)
    7678:	1004943a 	slli	r2,r2,16
    767c:	bcaf383a 	mul	r23,r23,r18
    7680:	393fffcc 	andi	r4,r7,65535
    7684:	2088b03a 	or	r4,r4,r2
    7688:	d9800317 	ldw	r6,12(sp)
    768c:	da000017 	ldw	r8,0(sp)
    7690:	da400117 	ldw	r9,4(sp)
    7694:	25c0062e 	bgeu	r4,r23,76b0 <__divdf3+0x538>
    7698:	2709883a 	add	r4,r4,fp
    769c:	90bfffc4 	addi	r2,r18,-1
    76a0:	27009436 	bltu	r4,fp,78f4 <__divdf3+0x77c>
    76a4:	25c0932e 	bgeu	r4,r23,78f4 <__divdf3+0x77c>
    76a8:	94bfff84 	addi	r18,r18,-2
    76ac:	2709883a 	add	r4,r4,fp
    76b0:	4004943a 	slli	r2,r8,16
    76b4:	25efc83a 	sub	r23,r4,r23
    76b8:	1490b03a 	or	r8,r2,r18
    76bc:	4008d43a 	srli	r4,r8,16
    76c0:	40ffffcc 	andi	r3,r8,65535
    76c4:	30c5383a 	mul	r2,r6,r3
    76c8:	1a47383a 	mul	r3,r3,r9
    76cc:	310d383a 	mul	r6,r6,r4
    76d0:	100ad43a 	srli	r5,r2,16
    76d4:	4913383a 	mul	r9,r9,r4
    76d8:	1987883a 	add	r3,r3,r6
    76dc:	28c7883a 	add	r3,r5,r3
    76e0:	1980022e 	bgeu	r3,r6,76ec <__divdf3+0x574>
    76e4:	01000074 	movhi	r4,1
    76e8:	4913883a 	add	r9,r9,r4
    76ec:	1808d43a 	srli	r4,r3,16
    76f0:	1806943a 	slli	r3,r3,16
    76f4:	10bfffcc 	andi	r2,r2,65535
    76f8:	2253883a 	add	r9,r4,r9
    76fc:	1887883a 	add	r3,r3,r2
    7700:	ba403836 	bltu	r23,r9,77e4 <__divdf3+0x66c>
    7704:	ba403626 	beq	r23,r9,77e0 <__divdf3+0x668>
    7708:	42000054 	ori	r8,r8,1
    770c:	a880ffc4 	addi	r2,r21,1023
    7710:	00bf570e 	bge	zero,r2,7470 <__alt_data_end+0xf0007470>
    7714:	40c001cc 	andi	r3,r8,7
    7718:	18000726 	beq	r3,zero,7738 <__divdf3+0x5c0>
    771c:	40c003cc 	andi	r3,r8,15
    7720:	01000104 	movi	r4,4
    7724:	19000426 	beq	r3,r4,7738 <__divdf3+0x5c0>
    7728:	4107883a 	add	r3,r8,r4
    772c:	1a11803a 	cmpltu	r8,r3,r8
    7730:	8a23883a 	add	r17,r17,r8
    7734:	1811883a 	mov	r8,r3
    7738:	88c0402c 	andhi	r3,r17,256
    773c:	18000426 	beq	r3,zero,7750 <__divdf3+0x5d8>
    7740:	00ffc034 	movhi	r3,65280
    7744:	18ffffc4 	addi	r3,r3,-1
    7748:	a8810004 	addi	r2,r21,1024
    774c:	88e2703a 	and	r17,r17,r3
    7750:	00c1ff84 	movi	r3,2046
    7754:	18bee316 	blt	r3,r2,72e4 <__alt_data_end+0xf00072e4>
    7758:	8824977a 	slli	r18,r17,29
    775c:	4010d0fa 	srli	r8,r8,3
    7760:	8822927a 	slli	r17,r17,9
    7764:	1081ffcc 	andi	r2,r2,2047
    7768:	9224b03a 	or	r18,r18,r8
    776c:	880ad33a 	srli	r5,r17,12
    7770:	98c0004c 	andi	r3,r19,1
    7774:	003edf06 	br	72f4 <__alt_data_end+0xf00072f4>
    7778:	8080022c 	andhi	r2,r16,8
    777c:	10001226 	beq	r2,zero,77c8 <__divdf3+0x650>
    7780:	8880022c 	andhi	r2,r17,8
    7784:	1000101e 	bne	r2,zero,77c8 <__divdf3+0x650>
    7788:	00800434 	movhi	r2,16
    778c:	89400234 	orhi	r5,r17,8
    7790:	10bfffc4 	addi	r2,r2,-1
    7794:	b007883a 	mov	r3,r22
    7798:	288a703a 	and	r5,r5,r2
    779c:	4025883a 	mov	r18,r8
    77a0:	003f3106 	br	7468 <__alt_data_end+0xf0007468>
    77a4:	008000c4 	movi	r2,3
    77a8:	3880a626 	beq	r7,r2,7a44 <__divdf3+0x8cc>
    77ac:	00800044 	movi	r2,1
    77b0:	3880521e 	bne	r7,r2,78fc <__divdf3+0x784>
    77b4:	b807883a 	mov	r3,r23
    77b8:	0005883a 	mov	r2,zero
    77bc:	000b883a 	mov	r5,zero
    77c0:	0025883a 	mov	r18,zero
    77c4:	003ecb06 	br	72f4 <__alt_data_end+0xf00072f4>
    77c8:	00800434 	movhi	r2,16
    77cc:	81400234 	orhi	r5,r16,8
    77d0:	10bfffc4 	addi	r2,r2,-1
    77d4:	a007883a 	mov	r3,r20
    77d8:	288a703a 	and	r5,r5,r2
    77dc:	003f2206 	br	7468 <__alt_data_end+0xf0007468>
    77e0:	183fca26 	beq	r3,zero,770c <__alt_data_end+0xf000770c>
    77e4:	e5ef883a 	add	r23,fp,r23
    77e8:	40bfffc4 	addi	r2,r8,-1
    77ec:	bf00392e 	bgeu	r23,fp,78d4 <__divdf3+0x75c>
    77f0:	1011883a 	mov	r8,r2
    77f4:	ba7fc41e 	bne	r23,r9,7708 <__alt_data_end+0xf0007708>
    77f8:	b0ffc31e 	bne	r22,r3,7708 <__alt_data_end+0xf0007708>
    77fc:	003fc306 	br	770c <__alt_data_end+0xf000770c>
    7800:	143ff604 	addi	r16,r2,-40
    7804:	9c20983a 	sll	r16,r19,r16
    7808:	0025883a 	mov	r18,zero
    780c:	003ee206 	br	7398 <__alt_data_end+0xf0007398>
    7810:	d9800315 	stw	r6,12(sp)
    7814:	d9c00215 	stw	r7,8(sp)
    7818:	0008da00 	call	8da0 <__clzsi2>
    781c:	10800804 	addi	r2,r2,32
    7820:	d9c00217 	ldw	r7,8(sp)
    7824:	d9800317 	ldw	r6,12(sp)
    7828:	003ed106 	br	7370 <__alt_data_end+0xf0007370>
    782c:	147ff604 	addi	r17,r2,-40
    7830:	3462983a 	sll	r17,r6,r17
    7834:	0011883a 	mov	r8,zero
    7838:	003ef506 	br	7410 <__alt_data_end+0xf0007410>
    783c:	3009883a 	mov	r4,r6
    7840:	d9800315 	stw	r6,12(sp)
    7844:	da400115 	stw	r9,4(sp)
    7848:	0008da00 	call	8da0 <__clzsi2>
    784c:	10800804 	addi	r2,r2,32
    7850:	da400117 	ldw	r9,4(sp)
    7854:	d9800317 	ldw	r6,12(sp)
    7858:	003ee306 	br	73e8 <__alt_data_end+0xf00073e8>
    785c:	85a1883a 	add	r16,r16,r22
    7860:	8585803a 	cmpltu	r2,r16,r22
    7864:	1705883a 	add	r2,r2,fp
    7868:	14a5883a 	add	r18,r2,r18
    786c:	88bfffc4 	addi	r2,r17,-1
    7870:	e4800c2e 	bgeu	fp,r18,78a4 <__divdf3+0x72c>
    7874:	90c03e36 	bltu	r18,r3,7970 <__divdf3+0x7f8>
    7878:	1c806926 	beq	r3,r18,7a20 <__divdf3+0x8a8>
    787c:	90c7c83a 	sub	r3,r18,r3
    7880:	1023883a 	mov	r17,r2
    7884:	003f5206 	br	75d0 <__alt_data_end+0xf00075d0>
    7888:	923f0436 	bltu	r18,r8,749c <__alt_data_end+0xf000749c>
    788c:	800897fa 	slli	r4,r16,31
    7890:	9004d07a 	srli	r2,r18,1
    7894:	8006d07a 	srli	r3,r16,1
    7898:	902097fa 	slli	r16,r18,31
    789c:	20a4b03a 	or	r18,r4,r2
    78a0:	003f0106 	br	74a8 <__alt_data_end+0xf00074a8>
    78a4:	e4bff51e 	bne	fp,r18,787c <__alt_data_end+0xf000787c>
    78a8:	85bff22e 	bgeu	r16,r22,7874 <__alt_data_end+0xf0007874>
    78ac:	e0c7c83a 	sub	r3,fp,r3
    78b0:	1023883a 	mov	r17,r2
    78b4:	003f4606 	br	75d0 <__alt_data_end+0xf00075d0>
    78b8:	100f883a 	mov	r7,r2
    78bc:	003f2b06 	br	756c <__alt_data_end+0xf000756c>
    78c0:	180d883a 	mov	r6,r3
    78c4:	003f1306 	br	7514 <__alt_data_end+0xf0007514>
    78c8:	813fe436 	bltu	r16,r4,785c <__alt_data_end+0xf000785c>
    78cc:	0007883a 	mov	r3,zero
    78d0:	003f3f06 	br	75d0 <__alt_data_end+0xf00075d0>
    78d4:	ba402c36 	bltu	r23,r9,7988 <__divdf3+0x810>
    78d8:	4dc05426 	beq	r9,r23,7a2c <__divdf3+0x8b4>
    78dc:	1011883a 	mov	r8,r2
    78e0:	003f8906 	br	7708 <__alt_data_end+0xf0007708>
    78e4:	023fffc4 	movi	r8,-1
    78e8:	003f8806 	br	770c <__alt_data_end+0xf000770c>
    78ec:	1811883a 	mov	r8,r3
    78f0:	003f5406 	br	7644 <__alt_data_end+0xf0007644>
    78f4:	1025883a 	mov	r18,r2
    78f8:	003f6d06 	br	76b0 <__alt_data_end+0xf00076b0>
    78fc:	b827883a 	mov	r19,r23
    7900:	003f8206 	br	770c <__alt_data_end+0xf000770c>
    7904:	010007c4 	movi	r4,31
    7908:	20c02616 	blt	r4,r3,79a4 <__divdf3+0x82c>
    790c:	00800804 	movi	r2,32
    7910:	10c5c83a 	sub	r2,r2,r3
    7914:	888a983a 	sll	r5,r17,r2
    7918:	40c8d83a 	srl	r4,r8,r3
    791c:	4084983a 	sll	r2,r8,r2
    7920:	88e2d83a 	srl	r17,r17,r3
    7924:	2906b03a 	or	r3,r5,r4
    7928:	1004c03a 	cmpne	r2,r2,zero
    792c:	1886b03a 	or	r3,r3,r2
    7930:	188001cc 	andi	r2,r3,7
    7934:	10000726 	beq	r2,zero,7954 <__divdf3+0x7dc>
    7938:	188003cc 	andi	r2,r3,15
    793c:	01000104 	movi	r4,4
    7940:	11000426 	beq	r2,r4,7954 <__divdf3+0x7dc>
    7944:	1805883a 	mov	r2,r3
    7948:	10c00104 	addi	r3,r2,4
    794c:	1885803a 	cmpltu	r2,r3,r2
    7950:	88a3883a 	add	r17,r17,r2
    7954:	8880202c 	andhi	r2,r17,128
    7958:	10002726 	beq	r2,zero,79f8 <__divdf3+0x880>
    795c:	98c0004c 	andi	r3,r19,1
    7960:	00800044 	movi	r2,1
    7964:	000b883a 	mov	r5,zero
    7968:	0025883a 	mov	r18,zero
    796c:	003e6106 	br	72f4 <__alt_data_end+0xf00072f4>
    7970:	85a1883a 	add	r16,r16,r22
    7974:	8585803a 	cmpltu	r2,r16,r22
    7978:	1705883a 	add	r2,r2,fp
    797c:	14a5883a 	add	r18,r2,r18
    7980:	8c7fff84 	addi	r17,r17,-2
    7984:	003f1106 	br	75cc <__alt_data_end+0xf00075cc>
    7988:	b589883a 	add	r4,r22,r22
    798c:	25ad803a 	cmpltu	r22,r4,r22
    7990:	b739883a 	add	fp,r22,fp
    7994:	40bfff84 	addi	r2,r8,-2
    7998:	bf2f883a 	add	r23,r23,fp
    799c:	202d883a 	mov	r22,r4
    79a0:	003f9306 	br	77f0 <__alt_data_end+0xf00077f0>
    79a4:	013ff844 	movi	r4,-31
    79a8:	2085c83a 	sub	r2,r4,r2
    79ac:	8888d83a 	srl	r4,r17,r2
    79b0:	00800804 	movi	r2,32
    79b4:	18802126 	beq	r3,r2,7a3c <__divdf3+0x8c4>
    79b8:	00801004 	movi	r2,64
    79bc:	10c5c83a 	sub	r2,r2,r3
    79c0:	8884983a 	sll	r2,r17,r2
    79c4:	1204b03a 	or	r2,r2,r8
    79c8:	1004c03a 	cmpne	r2,r2,zero
    79cc:	2084b03a 	or	r2,r4,r2
    79d0:	144001cc 	andi	r17,r2,7
    79d4:	88000d1e 	bne	r17,zero,7a0c <__divdf3+0x894>
    79d8:	000b883a 	mov	r5,zero
    79dc:	1024d0fa 	srli	r18,r2,3
    79e0:	98c0004c 	andi	r3,r19,1
    79e4:	0005883a 	mov	r2,zero
    79e8:	9464b03a 	or	r18,r18,r17
    79ec:	003e4106 	br	72f4 <__alt_data_end+0xf00072f4>
    79f0:	1007883a 	mov	r3,r2
    79f4:	0023883a 	mov	r17,zero
    79f8:	880a927a 	slli	r5,r17,9
    79fc:	1805883a 	mov	r2,r3
    7a00:	8822977a 	slli	r17,r17,29
    7a04:	280ad33a 	srli	r5,r5,12
    7a08:	003ff406 	br	79dc <__alt_data_end+0xf00079dc>
    7a0c:	10c003cc 	andi	r3,r2,15
    7a10:	01000104 	movi	r4,4
    7a14:	193ff626 	beq	r3,r4,79f0 <__alt_data_end+0xf00079f0>
    7a18:	0023883a 	mov	r17,zero
    7a1c:	003fca06 	br	7948 <__alt_data_end+0xf0007948>
    7a20:	813fd336 	bltu	r16,r4,7970 <__alt_data_end+0xf0007970>
    7a24:	1023883a 	mov	r17,r2
    7a28:	003fa806 	br	78cc <__alt_data_end+0xf00078cc>
    7a2c:	b0ffd636 	bltu	r22,r3,7988 <__alt_data_end+0xf0007988>
    7a30:	1011883a 	mov	r8,r2
    7a34:	b0ff341e 	bne	r22,r3,7708 <__alt_data_end+0xf0007708>
    7a38:	003f3406 	br	770c <__alt_data_end+0xf000770c>
    7a3c:	0005883a 	mov	r2,zero
    7a40:	003fe006 	br	79c4 <__alt_data_end+0xf00079c4>
    7a44:	00800434 	movhi	r2,16
    7a48:	89400234 	orhi	r5,r17,8
    7a4c:	10bfffc4 	addi	r2,r2,-1
    7a50:	b807883a 	mov	r3,r23
    7a54:	288a703a 	and	r5,r5,r2
    7a58:	4025883a 	mov	r18,r8
    7a5c:	003e8206 	br	7468 <__alt_data_end+0xf0007468>

00007a60 <__gedf2>:
    7a60:	2804d53a 	srli	r2,r5,20
    7a64:	3806d53a 	srli	r3,r7,20
    7a68:	02000434 	movhi	r8,16
    7a6c:	423fffc4 	addi	r8,r8,-1
    7a70:	1081ffcc 	andi	r2,r2,2047
    7a74:	0241ffc4 	movi	r9,2047
    7a78:	2a14703a 	and	r10,r5,r8
    7a7c:	18c1ffcc 	andi	r3,r3,2047
    7a80:	3a10703a 	and	r8,r7,r8
    7a84:	280ad7fa 	srli	r5,r5,31
    7a88:	380ed7fa 	srli	r7,r7,31
    7a8c:	12401d26 	beq	r2,r9,7b04 <__gedf2+0xa4>
    7a90:	0241ffc4 	movi	r9,2047
    7a94:	1a401226 	beq	r3,r9,7ae0 <__gedf2+0x80>
    7a98:	1000081e 	bne	r2,zero,7abc <__gedf2+0x5c>
    7a9c:	2296b03a 	or	r11,r4,r10
    7aa0:	5813003a 	cmpeq	r9,r11,zero
    7aa4:	1800091e 	bne	r3,zero,7acc <__gedf2+0x6c>
    7aa8:	3218b03a 	or	r12,r6,r8
    7aac:	6000071e 	bne	r12,zero,7acc <__gedf2+0x6c>
    7ab0:	0005883a 	mov	r2,zero
    7ab4:	5800101e 	bne	r11,zero,7af8 <__gedf2+0x98>
    7ab8:	f800283a 	ret
    7abc:	18000c1e 	bne	r3,zero,7af0 <__gedf2+0x90>
    7ac0:	3212b03a 	or	r9,r6,r8
    7ac4:	48000c26 	beq	r9,zero,7af8 <__gedf2+0x98>
    7ac8:	0013883a 	mov	r9,zero
    7acc:	39c03fcc 	andi	r7,r7,255
    7ad0:	48000826 	beq	r9,zero,7af4 <__gedf2+0x94>
    7ad4:	38000926 	beq	r7,zero,7afc <__gedf2+0x9c>
    7ad8:	00800044 	movi	r2,1
    7adc:	f800283a 	ret
    7ae0:	3212b03a 	or	r9,r6,r8
    7ae4:	483fec26 	beq	r9,zero,7a98 <__alt_data_end+0xf0007a98>
    7ae8:	00bfff84 	movi	r2,-2
    7aec:	f800283a 	ret
    7af0:	39c03fcc 	andi	r7,r7,255
    7af4:	29c00626 	beq	r5,r7,7b10 <__gedf2+0xb0>
    7af8:	283ff726 	beq	r5,zero,7ad8 <__alt_data_end+0xf0007ad8>
    7afc:	00bfffc4 	movi	r2,-1
    7b00:	f800283a 	ret
    7b04:	2292b03a 	or	r9,r4,r10
    7b08:	483fe126 	beq	r9,zero,7a90 <__alt_data_end+0xf0007a90>
    7b0c:	003ff606 	br	7ae8 <__alt_data_end+0xf0007ae8>
    7b10:	18bff916 	blt	r3,r2,7af8 <__alt_data_end+0xf0007af8>
    7b14:	10c00316 	blt	r2,r3,7b24 <__gedf2+0xc4>
    7b18:	42bff736 	bltu	r8,r10,7af8 <__alt_data_end+0xf0007af8>
    7b1c:	52000326 	beq	r10,r8,7b2c <__gedf2+0xcc>
    7b20:	5200042e 	bgeu	r10,r8,7b34 <__gedf2+0xd4>
    7b24:	283fec1e 	bne	r5,zero,7ad8 <__alt_data_end+0xf0007ad8>
    7b28:	003ff406 	br	7afc <__alt_data_end+0xf0007afc>
    7b2c:	313ff236 	bltu	r6,r4,7af8 <__alt_data_end+0xf0007af8>
    7b30:	21bffc36 	bltu	r4,r6,7b24 <__alt_data_end+0xf0007b24>
    7b34:	0005883a 	mov	r2,zero
    7b38:	f800283a 	ret

00007b3c <__ledf2>:
    7b3c:	2804d53a 	srli	r2,r5,20
    7b40:	3810d53a 	srli	r8,r7,20
    7b44:	00c00434 	movhi	r3,16
    7b48:	18ffffc4 	addi	r3,r3,-1
    7b4c:	1081ffcc 	andi	r2,r2,2047
    7b50:	0241ffc4 	movi	r9,2047
    7b54:	28d4703a 	and	r10,r5,r3
    7b58:	4201ffcc 	andi	r8,r8,2047
    7b5c:	38c6703a 	and	r3,r7,r3
    7b60:	280ad7fa 	srli	r5,r5,31
    7b64:	380ed7fa 	srli	r7,r7,31
    7b68:	12401f26 	beq	r2,r9,7be8 <__ledf2+0xac>
    7b6c:	0241ffc4 	movi	r9,2047
    7b70:	42401426 	beq	r8,r9,7bc4 <__ledf2+0x88>
    7b74:	1000091e 	bne	r2,zero,7b9c <__ledf2+0x60>
    7b78:	2296b03a 	or	r11,r4,r10
    7b7c:	5813003a 	cmpeq	r9,r11,zero
    7b80:	29403fcc 	andi	r5,r5,255
    7b84:	40000a1e 	bne	r8,zero,7bb0 <__ledf2+0x74>
    7b88:	30d8b03a 	or	r12,r6,r3
    7b8c:	6000081e 	bne	r12,zero,7bb0 <__ledf2+0x74>
    7b90:	0005883a 	mov	r2,zero
    7b94:	5800111e 	bne	r11,zero,7bdc <__ledf2+0xa0>
    7b98:	f800283a 	ret
    7b9c:	29403fcc 	andi	r5,r5,255
    7ba0:	40000c1e 	bne	r8,zero,7bd4 <__ledf2+0x98>
    7ba4:	30d2b03a 	or	r9,r6,r3
    7ba8:	48000c26 	beq	r9,zero,7bdc <__ledf2+0xa0>
    7bac:	0013883a 	mov	r9,zero
    7bb0:	39c03fcc 	andi	r7,r7,255
    7bb4:	48000826 	beq	r9,zero,7bd8 <__ledf2+0x9c>
    7bb8:	38001126 	beq	r7,zero,7c00 <__ledf2+0xc4>
    7bbc:	00800044 	movi	r2,1
    7bc0:	f800283a 	ret
    7bc4:	30d2b03a 	or	r9,r6,r3
    7bc8:	483fea26 	beq	r9,zero,7b74 <__alt_data_end+0xf0007b74>
    7bcc:	00800084 	movi	r2,2
    7bd0:	f800283a 	ret
    7bd4:	39c03fcc 	andi	r7,r7,255
    7bd8:	39400726 	beq	r7,r5,7bf8 <__ledf2+0xbc>
    7bdc:	2800081e 	bne	r5,zero,7c00 <__ledf2+0xc4>
    7be0:	00800044 	movi	r2,1
    7be4:	f800283a 	ret
    7be8:	2292b03a 	or	r9,r4,r10
    7bec:	483fdf26 	beq	r9,zero,7b6c <__alt_data_end+0xf0007b6c>
    7bf0:	00800084 	movi	r2,2
    7bf4:	f800283a 	ret
    7bf8:	4080030e 	bge	r8,r2,7c08 <__ledf2+0xcc>
    7bfc:	383fef26 	beq	r7,zero,7bbc <__alt_data_end+0xf0007bbc>
    7c00:	00bfffc4 	movi	r2,-1
    7c04:	f800283a 	ret
    7c08:	123feb16 	blt	r2,r8,7bb8 <__alt_data_end+0xf0007bb8>
    7c0c:	1abff336 	bltu	r3,r10,7bdc <__alt_data_end+0xf0007bdc>
    7c10:	50c00326 	beq	r10,r3,7c20 <__ledf2+0xe4>
    7c14:	50c0042e 	bgeu	r10,r3,7c28 <__ledf2+0xec>
    7c18:	283fe81e 	bne	r5,zero,7bbc <__alt_data_end+0xf0007bbc>
    7c1c:	003ff806 	br	7c00 <__alt_data_end+0xf0007c00>
    7c20:	313fee36 	bltu	r6,r4,7bdc <__alt_data_end+0xf0007bdc>
    7c24:	21bffc36 	bltu	r4,r6,7c18 <__alt_data_end+0xf0007c18>
    7c28:	0005883a 	mov	r2,zero
    7c2c:	f800283a 	ret

00007c30 <__muldf3>:
    7c30:	defff304 	addi	sp,sp,-52
    7c34:	2804d53a 	srli	r2,r5,20
    7c38:	dd800915 	stw	r22,36(sp)
    7c3c:	282cd7fa 	srli	r22,r5,31
    7c40:	dc000315 	stw	r16,12(sp)
    7c44:	04000434 	movhi	r16,16
    7c48:	dd400815 	stw	r21,32(sp)
    7c4c:	dc800515 	stw	r18,20(sp)
    7c50:	843fffc4 	addi	r16,r16,-1
    7c54:	dfc00c15 	stw	ra,48(sp)
    7c58:	df000b15 	stw	fp,44(sp)
    7c5c:	ddc00a15 	stw	r23,40(sp)
    7c60:	dd000715 	stw	r20,28(sp)
    7c64:	dcc00615 	stw	r19,24(sp)
    7c68:	dc400415 	stw	r17,16(sp)
    7c6c:	1481ffcc 	andi	r18,r2,2047
    7c70:	2c20703a 	and	r16,r5,r16
    7c74:	b02b883a 	mov	r21,r22
    7c78:	b2403fcc 	andi	r9,r22,255
    7c7c:	90006026 	beq	r18,zero,7e00 <__muldf3+0x1d0>
    7c80:	0081ffc4 	movi	r2,2047
    7c84:	2029883a 	mov	r20,r4
    7c88:	90803626 	beq	r18,r2,7d64 <__muldf3+0x134>
    7c8c:	80800434 	orhi	r2,r16,16
    7c90:	100490fa 	slli	r2,r2,3
    7c94:	2020d77a 	srli	r16,r4,29
    7c98:	202890fa 	slli	r20,r4,3
    7c9c:	94bf0044 	addi	r18,r18,-1023
    7ca0:	80a0b03a 	or	r16,r16,r2
    7ca4:	0027883a 	mov	r19,zero
    7ca8:	0039883a 	mov	fp,zero
    7cac:	3804d53a 	srli	r2,r7,20
    7cb0:	382ed7fa 	srli	r23,r7,31
    7cb4:	04400434 	movhi	r17,16
    7cb8:	8c7fffc4 	addi	r17,r17,-1
    7cbc:	1081ffcc 	andi	r2,r2,2047
    7cc0:	3011883a 	mov	r8,r6
    7cc4:	3c62703a 	and	r17,r7,r17
    7cc8:	ba803fcc 	andi	r10,r23,255
    7ccc:	10006d26 	beq	r2,zero,7e84 <__muldf3+0x254>
    7cd0:	00c1ffc4 	movi	r3,2047
    7cd4:	10c06526 	beq	r2,r3,7e6c <__muldf3+0x23c>
    7cd8:	88c00434 	orhi	r3,r17,16
    7cdc:	180690fa 	slli	r3,r3,3
    7ce0:	3022d77a 	srli	r17,r6,29
    7ce4:	301090fa 	slli	r8,r6,3
    7ce8:	10bf0044 	addi	r2,r2,-1023
    7cec:	88e2b03a 	or	r17,r17,r3
    7cf0:	000b883a 	mov	r5,zero
    7cf4:	9085883a 	add	r2,r18,r2
    7cf8:	2cc8b03a 	or	r4,r5,r19
    7cfc:	00c003c4 	movi	r3,15
    7d00:	bdacf03a 	xor	r22,r23,r22
    7d04:	12c00044 	addi	r11,r2,1
    7d08:	19009936 	bltu	r3,r4,7f70 <__muldf3+0x340>
    7d0c:	200890ba 	slli	r4,r4,2
    7d10:	00c00034 	movhi	r3,0
    7d14:	18df4904 	addi	r3,r3,32036
    7d18:	20c9883a 	add	r4,r4,r3
    7d1c:	20c00017 	ldw	r3,0(r4)
    7d20:	1800683a 	jmp	r3
    7d24:	00007f70 	cmpltui	zero,zero,509
    7d28:	00007d84 	movi	zero,502
    7d2c:	00007d84 	movi	zero,502
    7d30:	00007d80 	call	7d8 <prvInitialiseCoRoutineLists+0x1c>
    7d34:	00007f4c 	andi	zero,zero,509
    7d38:	00007f4c 	andi	zero,zero,509
    7d3c:	00007f34 	movhi	zero,508
    7d40:	00007d80 	call	7d8 <prvInitialiseCoRoutineLists+0x1c>
    7d44:	00007f4c 	andi	zero,zero,509
    7d48:	00007f34 	movhi	zero,508
    7d4c:	00007f4c 	andi	zero,zero,509
    7d50:	00007d80 	call	7d8 <prvInitialiseCoRoutineLists+0x1c>
    7d54:	00007f5c 	xori	zero,zero,509
    7d58:	00007f5c 	xori	zero,zero,509
    7d5c:	00007f5c 	xori	zero,zero,509
    7d60:	00008178 	rdprs	zero,zero,517
    7d64:	2404b03a 	or	r2,r4,r16
    7d68:	10006f1e 	bne	r2,zero,7f28 <__muldf3+0x2f8>
    7d6c:	04c00204 	movi	r19,8
    7d70:	0021883a 	mov	r16,zero
    7d74:	0029883a 	mov	r20,zero
    7d78:	07000084 	movi	fp,2
    7d7c:	003fcb06 	br	7cac <__alt_data_end+0xf0007cac>
    7d80:	502d883a 	mov	r22,r10
    7d84:	00800084 	movi	r2,2
    7d88:	28805726 	beq	r5,r2,7ee8 <__muldf3+0x2b8>
    7d8c:	008000c4 	movi	r2,3
    7d90:	28816626 	beq	r5,r2,832c <__muldf3+0x6fc>
    7d94:	00800044 	movi	r2,1
    7d98:	2881411e 	bne	r5,r2,82a0 <__muldf3+0x670>
    7d9c:	b02b883a 	mov	r21,r22
    7da0:	0005883a 	mov	r2,zero
    7da4:	000b883a 	mov	r5,zero
    7da8:	0029883a 	mov	r20,zero
    7dac:	1004953a 	slli	r2,r2,20
    7db0:	a8c03fcc 	andi	r3,r21,255
    7db4:	04400434 	movhi	r17,16
    7db8:	8c7fffc4 	addi	r17,r17,-1
    7dbc:	180697fa 	slli	r3,r3,31
    7dc0:	2c4a703a 	and	r5,r5,r17
    7dc4:	288ab03a 	or	r5,r5,r2
    7dc8:	28c6b03a 	or	r3,r5,r3
    7dcc:	a005883a 	mov	r2,r20
    7dd0:	dfc00c17 	ldw	ra,48(sp)
    7dd4:	df000b17 	ldw	fp,44(sp)
    7dd8:	ddc00a17 	ldw	r23,40(sp)
    7ddc:	dd800917 	ldw	r22,36(sp)
    7de0:	dd400817 	ldw	r21,32(sp)
    7de4:	dd000717 	ldw	r20,28(sp)
    7de8:	dcc00617 	ldw	r19,24(sp)
    7dec:	dc800517 	ldw	r18,20(sp)
    7df0:	dc400417 	ldw	r17,16(sp)
    7df4:	dc000317 	ldw	r16,12(sp)
    7df8:	dec00d04 	addi	sp,sp,52
    7dfc:	f800283a 	ret
    7e00:	2404b03a 	or	r2,r4,r16
    7e04:	2027883a 	mov	r19,r4
    7e08:	10004226 	beq	r2,zero,7f14 <__muldf3+0x2e4>
    7e0c:	8000fc26 	beq	r16,zero,8200 <__muldf3+0x5d0>
    7e10:	8009883a 	mov	r4,r16
    7e14:	d9800215 	stw	r6,8(sp)
    7e18:	d9c00015 	stw	r7,0(sp)
    7e1c:	da400115 	stw	r9,4(sp)
    7e20:	0008da00 	call	8da0 <__clzsi2>
    7e24:	d9800217 	ldw	r6,8(sp)
    7e28:	d9c00017 	ldw	r7,0(sp)
    7e2c:	da400117 	ldw	r9,4(sp)
    7e30:	113ffd44 	addi	r4,r2,-11
    7e34:	00c00704 	movi	r3,28
    7e38:	1900ed16 	blt	r3,r4,81f0 <__muldf3+0x5c0>
    7e3c:	00c00744 	movi	r3,29
    7e40:	147ffe04 	addi	r17,r2,-8
    7e44:	1907c83a 	sub	r3,r3,r4
    7e48:	8460983a 	sll	r16,r16,r17
    7e4c:	98c6d83a 	srl	r3,r19,r3
    7e50:	9c68983a 	sll	r20,r19,r17
    7e54:	1c20b03a 	or	r16,r3,r16
    7e58:	1080fcc4 	addi	r2,r2,1011
    7e5c:	00a5c83a 	sub	r18,zero,r2
    7e60:	0027883a 	mov	r19,zero
    7e64:	0039883a 	mov	fp,zero
    7e68:	003f9006 	br	7cac <__alt_data_end+0xf0007cac>
    7e6c:	3446b03a 	or	r3,r6,r17
    7e70:	1800261e 	bne	r3,zero,7f0c <__muldf3+0x2dc>
    7e74:	0023883a 	mov	r17,zero
    7e78:	0011883a 	mov	r8,zero
    7e7c:	01400084 	movi	r5,2
    7e80:	003f9c06 	br	7cf4 <__alt_data_end+0xf0007cf4>
    7e84:	3446b03a 	or	r3,r6,r17
    7e88:	18001c26 	beq	r3,zero,7efc <__muldf3+0x2cc>
    7e8c:	8800ce26 	beq	r17,zero,81c8 <__muldf3+0x598>
    7e90:	8809883a 	mov	r4,r17
    7e94:	d9800215 	stw	r6,8(sp)
    7e98:	da400115 	stw	r9,4(sp)
    7e9c:	da800015 	stw	r10,0(sp)
    7ea0:	0008da00 	call	8da0 <__clzsi2>
    7ea4:	d9800217 	ldw	r6,8(sp)
    7ea8:	da400117 	ldw	r9,4(sp)
    7eac:	da800017 	ldw	r10,0(sp)
    7eb0:	113ffd44 	addi	r4,r2,-11
    7eb4:	00c00704 	movi	r3,28
    7eb8:	1900bf16 	blt	r3,r4,81b8 <__muldf3+0x588>
    7ebc:	00c00744 	movi	r3,29
    7ec0:	123ffe04 	addi	r8,r2,-8
    7ec4:	1907c83a 	sub	r3,r3,r4
    7ec8:	8a22983a 	sll	r17,r17,r8
    7ecc:	30c6d83a 	srl	r3,r6,r3
    7ed0:	3210983a 	sll	r8,r6,r8
    7ed4:	1c62b03a 	or	r17,r3,r17
    7ed8:	1080fcc4 	addi	r2,r2,1011
    7edc:	0085c83a 	sub	r2,zero,r2
    7ee0:	000b883a 	mov	r5,zero
    7ee4:	003f8306 	br	7cf4 <__alt_data_end+0xf0007cf4>
    7ee8:	b02b883a 	mov	r21,r22
    7eec:	0081ffc4 	movi	r2,2047
    7ef0:	000b883a 	mov	r5,zero
    7ef4:	0029883a 	mov	r20,zero
    7ef8:	003fac06 	br	7dac <__alt_data_end+0xf0007dac>
    7efc:	0023883a 	mov	r17,zero
    7f00:	0011883a 	mov	r8,zero
    7f04:	01400044 	movi	r5,1
    7f08:	003f7a06 	br	7cf4 <__alt_data_end+0xf0007cf4>
    7f0c:	014000c4 	movi	r5,3
    7f10:	003f7806 	br	7cf4 <__alt_data_end+0xf0007cf4>
    7f14:	04c00104 	movi	r19,4
    7f18:	0021883a 	mov	r16,zero
    7f1c:	0029883a 	mov	r20,zero
    7f20:	07000044 	movi	fp,1
    7f24:	003f6106 	br	7cac <__alt_data_end+0xf0007cac>
    7f28:	04c00304 	movi	r19,12
    7f2c:	070000c4 	movi	fp,3
    7f30:	003f5e06 	br	7cac <__alt_data_end+0xf0007cac>
    7f34:	01400434 	movhi	r5,16
    7f38:	002b883a 	mov	r21,zero
    7f3c:	297fffc4 	addi	r5,r5,-1
    7f40:	053fffc4 	movi	r20,-1
    7f44:	0081ffc4 	movi	r2,2047
    7f48:	003f9806 	br	7dac <__alt_data_end+0xf0007dac>
    7f4c:	8023883a 	mov	r17,r16
    7f50:	a011883a 	mov	r8,r20
    7f54:	e00b883a 	mov	r5,fp
    7f58:	003f8a06 	br	7d84 <__alt_data_end+0xf0007d84>
    7f5c:	8023883a 	mov	r17,r16
    7f60:	a011883a 	mov	r8,r20
    7f64:	482d883a 	mov	r22,r9
    7f68:	e00b883a 	mov	r5,fp
    7f6c:	003f8506 	br	7d84 <__alt_data_end+0xf0007d84>
    7f70:	a00ad43a 	srli	r5,r20,16
    7f74:	401ad43a 	srli	r13,r8,16
    7f78:	a53fffcc 	andi	r20,r20,65535
    7f7c:	423fffcc 	andi	r8,r8,65535
    7f80:	4519383a 	mul	r12,r8,r20
    7f84:	4147383a 	mul	r3,r8,r5
    7f88:	6d09383a 	mul	r4,r13,r20
    7f8c:	600cd43a 	srli	r6,r12,16
    7f90:	2b5d383a 	mul	r14,r5,r13
    7f94:	20c9883a 	add	r4,r4,r3
    7f98:	310d883a 	add	r6,r6,r4
    7f9c:	30c0022e 	bgeu	r6,r3,7fa8 <__muldf3+0x378>
    7fa0:	00c00074 	movhi	r3,1
    7fa4:	70dd883a 	add	r14,r14,r3
    7fa8:	8826d43a 	srli	r19,r17,16
    7fac:	8bffffcc 	andi	r15,r17,65535
    7fb0:	7d23383a 	mul	r17,r15,r20
    7fb4:	7949383a 	mul	r4,r15,r5
    7fb8:	9d29383a 	mul	r20,r19,r20
    7fbc:	8814d43a 	srli	r10,r17,16
    7fc0:	3012943a 	slli	r9,r6,16
    7fc4:	a129883a 	add	r20,r20,r4
    7fc8:	633fffcc 	andi	r12,r12,65535
    7fcc:	5515883a 	add	r10,r10,r20
    7fd0:	3006d43a 	srli	r3,r6,16
    7fd4:	4b13883a 	add	r9,r9,r12
    7fd8:	2ccb383a 	mul	r5,r5,r19
    7fdc:	5100022e 	bgeu	r10,r4,7fe8 <__muldf3+0x3b8>
    7fe0:	01000074 	movhi	r4,1
    7fe4:	290b883a 	add	r5,r5,r4
    7fe8:	802ad43a 	srli	r21,r16,16
    7fec:	843fffcc 	andi	r16,r16,65535
    7ff0:	440d383a 	mul	r6,r8,r16
    7ff4:	4565383a 	mul	r18,r8,r21
    7ff8:	8349383a 	mul	r4,r16,r13
    7ffc:	500e943a 	slli	r7,r10,16
    8000:	3010d43a 	srli	r8,r6,16
    8004:	5028d43a 	srli	r20,r10,16
    8008:	2489883a 	add	r4,r4,r18
    800c:	8abfffcc 	andi	r10,r17,65535
    8010:	3a95883a 	add	r10,r7,r10
    8014:	4119883a 	add	r12,r8,r4
    8018:	a169883a 	add	r20,r20,r5
    801c:	1a87883a 	add	r3,r3,r10
    8020:	6d5b383a 	mul	r13,r13,r21
    8024:	6480022e 	bgeu	r12,r18,8030 <__muldf3+0x400>
    8028:	01000074 	movhi	r4,1
    802c:	691b883a 	add	r13,r13,r4
    8030:	7c25383a 	mul	r18,r15,r16
    8034:	7d4b383a 	mul	r5,r15,r21
    8038:	84cf383a 	mul	r7,r16,r19
    803c:	901ed43a 	srli	r15,r18,16
    8040:	6008d43a 	srli	r4,r12,16
    8044:	6010943a 	slli	r8,r12,16
    8048:	394f883a 	add	r7,r7,r5
    804c:	333fffcc 	andi	r12,r6,65535
    8050:	79df883a 	add	r15,r15,r7
    8054:	235b883a 	add	r13,r4,r13
    8058:	9d63383a 	mul	r17,r19,r21
    805c:	4309883a 	add	r4,r8,r12
    8060:	7940022e 	bgeu	r15,r5,806c <__muldf3+0x43c>
    8064:	01400074 	movhi	r5,1
    8068:	8963883a 	add	r17,r17,r5
    806c:	780a943a 	slli	r5,r15,16
    8070:	91bfffcc 	andi	r6,r18,65535
    8074:	70c7883a 	add	r3,r14,r3
    8078:	298d883a 	add	r6,r5,r6
    807c:	1a8f803a 	cmpltu	r7,r3,r10
    8080:	350b883a 	add	r5,r6,r20
    8084:	20c7883a 	add	r3,r4,r3
    8088:	3955883a 	add	r10,r7,r5
    808c:	1909803a 	cmpltu	r4,r3,r4
    8090:	6a91883a 	add	r8,r13,r10
    8094:	780cd43a 	srli	r6,r15,16
    8098:	2219883a 	add	r12,r4,r8
    809c:	2d0b803a 	cmpltu	r5,r5,r20
    80a0:	51cf803a 	cmpltu	r7,r10,r7
    80a4:	29ceb03a 	or	r7,r5,r7
    80a8:	4351803a 	cmpltu	r8,r8,r13
    80ac:	610b803a 	cmpltu	r5,r12,r4
    80b0:	4148b03a 	or	r4,r8,r5
    80b4:	398f883a 	add	r7,r7,r6
    80b8:	3909883a 	add	r4,r7,r4
    80bc:	1810927a 	slli	r8,r3,9
    80c0:	2449883a 	add	r4,r4,r17
    80c4:	2008927a 	slli	r4,r4,9
    80c8:	6022d5fa 	srli	r17,r12,23
    80cc:	1806d5fa 	srli	r3,r3,23
    80d0:	4252b03a 	or	r9,r8,r9
    80d4:	600a927a 	slli	r5,r12,9
    80d8:	4810c03a 	cmpne	r8,r9,zero
    80dc:	2462b03a 	or	r17,r4,r17
    80e0:	40c6b03a 	or	r3,r8,r3
    80e4:	8900402c 	andhi	r4,r17,256
    80e8:	1950b03a 	or	r8,r3,r5
    80ec:	20000726 	beq	r4,zero,810c <__muldf3+0x4dc>
    80f0:	4006d07a 	srli	r3,r8,1
    80f4:	880497fa 	slli	r2,r17,31
    80f8:	4200004c 	andi	r8,r8,1
    80fc:	8822d07a 	srli	r17,r17,1
    8100:	1a10b03a 	or	r8,r3,r8
    8104:	1210b03a 	or	r8,r2,r8
    8108:	5805883a 	mov	r2,r11
    810c:	1140ffc4 	addi	r5,r2,1023
    8110:	0140440e 	bge	zero,r5,8224 <__muldf3+0x5f4>
    8114:	40c001cc 	andi	r3,r8,7
    8118:	18000726 	beq	r3,zero,8138 <__muldf3+0x508>
    811c:	40c003cc 	andi	r3,r8,15
    8120:	01000104 	movi	r4,4
    8124:	19000426 	beq	r3,r4,8138 <__muldf3+0x508>
    8128:	4107883a 	add	r3,r8,r4
    812c:	1a11803a 	cmpltu	r8,r3,r8
    8130:	8a23883a 	add	r17,r17,r8
    8134:	1811883a 	mov	r8,r3
    8138:	88c0402c 	andhi	r3,r17,256
    813c:	18000426 	beq	r3,zero,8150 <__muldf3+0x520>
    8140:	11410004 	addi	r5,r2,1024
    8144:	00bfc034 	movhi	r2,65280
    8148:	10bfffc4 	addi	r2,r2,-1
    814c:	88a2703a 	and	r17,r17,r2
    8150:	0081ff84 	movi	r2,2046
    8154:	117f6416 	blt	r2,r5,7ee8 <__alt_data_end+0xf0007ee8>
    8158:	8828977a 	slli	r20,r17,29
    815c:	4010d0fa 	srli	r8,r8,3
    8160:	8822927a 	slli	r17,r17,9
    8164:	2881ffcc 	andi	r2,r5,2047
    8168:	a228b03a 	or	r20,r20,r8
    816c:	880ad33a 	srli	r5,r17,12
    8170:	b02b883a 	mov	r21,r22
    8174:	003f0d06 	br	7dac <__alt_data_end+0xf0007dac>
    8178:	8080022c 	andhi	r2,r16,8
    817c:	10000926 	beq	r2,zero,81a4 <__muldf3+0x574>
    8180:	8880022c 	andhi	r2,r17,8
    8184:	1000071e 	bne	r2,zero,81a4 <__muldf3+0x574>
    8188:	00800434 	movhi	r2,16
    818c:	89400234 	orhi	r5,r17,8
    8190:	10bfffc4 	addi	r2,r2,-1
    8194:	b82b883a 	mov	r21,r23
    8198:	288a703a 	and	r5,r5,r2
    819c:	4029883a 	mov	r20,r8
    81a0:	003f6806 	br	7f44 <__alt_data_end+0xf0007f44>
    81a4:	00800434 	movhi	r2,16
    81a8:	81400234 	orhi	r5,r16,8
    81ac:	10bfffc4 	addi	r2,r2,-1
    81b0:	288a703a 	and	r5,r5,r2
    81b4:	003f6306 	br	7f44 <__alt_data_end+0xf0007f44>
    81b8:	147ff604 	addi	r17,r2,-40
    81bc:	3462983a 	sll	r17,r6,r17
    81c0:	0011883a 	mov	r8,zero
    81c4:	003f4406 	br	7ed8 <__alt_data_end+0xf0007ed8>
    81c8:	3009883a 	mov	r4,r6
    81cc:	d9800215 	stw	r6,8(sp)
    81d0:	da400115 	stw	r9,4(sp)
    81d4:	da800015 	stw	r10,0(sp)
    81d8:	0008da00 	call	8da0 <__clzsi2>
    81dc:	10800804 	addi	r2,r2,32
    81e0:	da800017 	ldw	r10,0(sp)
    81e4:	da400117 	ldw	r9,4(sp)
    81e8:	d9800217 	ldw	r6,8(sp)
    81ec:	003f3006 	br	7eb0 <__alt_data_end+0xf0007eb0>
    81f0:	143ff604 	addi	r16,r2,-40
    81f4:	9c20983a 	sll	r16,r19,r16
    81f8:	0029883a 	mov	r20,zero
    81fc:	003f1606 	br	7e58 <__alt_data_end+0xf0007e58>
    8200:	d9800215 	stw	r6,8(sp)
    8204:	d9c00015 	stw	r7,0(sp)
    8208:	da400115 	stw	r9,4(sp)
    820c:	0008da00 	call	8da0 <__clzsi2>
    8210:	10800804 	addi	r2,r2,32
    8214:	da400117 	ldw	r9,4(sp)
    8218:	d9c00017 	ldw	r7,0(sp)
    821c:	d9800217 	ldw	r6,8(sp)
    8220:	003f0306 	br	7e30 <__alt_data_end+0xf0007e30>
    8224:	00c00044 	movi	r3,1
    8228:	1947c83a 	sub	r3,r3,r5
    822c:	00800e04 	movi	r2,56
    8230:	10feda16 	blt	r2,r3,7d9c <__alt_data_end+0xf0007d9c>
    8234:	008007c4 	movi	r2,31
    8238:	10c01b16 	blt	r2,r3,82a8 <__muldf3+0x678>
    823c:	00800804 	movi	r2,32
    8240:	10c5c83a 	sub	r2,r2,r3
    8244:	888a983a 	sll	r5,r17,r2
    8248:	40c8d83a 	srl	r4,r8,r3
    824c:	4084983a 	sll	r2,r8,r2
    8250:	88e2d83a 	srl	r17,r17,r3
    8254:	2906b03a 	or	r3,r5,r4
    8258:	1004c03a 	cmpne	r2,r2,zero
    825c:	1886b03a 	or	r3,r3,r2
    8260:	188001cc 	andi	r2,r3,7
    8264:	10000726 	beq	r2,zero,8284 <__muldf3+0x654>
    8268:	188003cc 	andi	r2,r3,15
    826c:	01000104 	movi	r4,4
    8270:	11000426 	beq	r2,r4,8284 <__muldf3+0x654>
    8274:	1805883a 	mov	r2,r3
    8278:	10c00104 	addi	r3,r2,4
    827c:	1885803a 	cmpltu	r2,r3,r2
    8280:	88a3883a 	add	r17,r17,r2
    8284:	8880202c 	andhi	r2,r17,128
    8288:	10001c26 	beq	r2,zero,82fc <__muldf3+0x6cc>
    828c:	b02b883a 	mov	r21,r22
    8290:	00800044 	movi	r2,1
    8294:	000b883a 	mov	r5,zero
    8298:	0029883a 	mov	r20,zero
    829c:	003ec306 	br	7dac <__alt_data_end+0xf0007dac>
    82a0:	5805883a 	mov	r2,r11
    82a4:	003f9906 	br	810c <__alt_data_end+0xf000810c>
    82a8:	00bff844 	movi	r2,-31
    82ac:	1145c83a 	sub	r2,r2,r5
    82b0:	8888d83a 	srl	r4,r17,r2
    82b4:	00800804 	movi	r2,32
    82b8:	18801a26 	beq	r3,r2,8324 <__muldf3+0x6f4>
    82bc:	00801004 	movi	r2,64
    82c0:	10c5c83a 	sub	r2,r2,r3
    82c4:	8884983a 	sll	r2,r17,r2
    82c8:	1204b03a 	or	r2,r2,r8
    82cc:	1004c03a 	cmpne	r2,r2,zero
    82d0:	2084b03a 	or	r2,r4,r2
    82d4:	144001cc 	andi	r17,r2,7
    82d8:	88000d1e 	bne	r17,zero,8310 <__muldf3+0x6e0>
    82dc:	000b883a 	mov	r5,zero
    82e0:	1028d0fa 	srli	r20,r2,3
    82e4:	b02b883a 	mov	r21,r22
    82e8:	0005883a 	mov	r2,zero
    82ec:	a468b03a 	or	r20,r20,r17
    82f0:	003eae06 	br	7dac <__alt_data_end+0xf0007dac>
    82f4:	1007883a 	mov	r3,r2
    82f8:	0023883a 	mov	r17,zero
    82fc:	880a927a 	slli	r5,r17,9
    8300:	1805883a 	mov	r2,r3
    8304:	8822977a 	slli	r17,r17,29
    8308:	280ad33a 	srli	r5,r5,12
    830c:	003ff406 	br	82e0 <__alt_data_end+0xf00082e0>
    8310:	10c003cc 	andi	r3,r2,15
    8314:	01000104 	movi	r4,4
    8318:	193ff626 	beq	r3,r4,82f4 <__alt_data_end+0xf00082f4>
    831c:	0023883a 	mov	r17,zero
    8320:	003fd506 	br	8278 <__alt_data_end+0xf0008278>
    8324:	0005883a 	mov	r2,zero
    8328:	003fe706 	br	82c8 <__alt_data_end+0xf00082c8>
    832c:	00800434 	movhi	r2,16
    8330:	89400234 	orhi	r5,r17,8
    8334:	10bfffc4 	addi	r2,r2,-1
    8338:	b02b883a 	mov	r21,r22
    833c:	288a703a 	and	r5,r5,r2
    8340:	4029883a 	mov	r20,r8
    8344:	003eff06 	br	7f44 <__alt_data_end+0xf0007f44>

00008348 <__subdf3>:
    8348:	02000434 	movhi	r8,16
    834c:	423fffc4 	addi	r8,r8,-1
    8350:	defffb04 	addi	sp,sp,-20
    8354:	2a14703a 	and	r10,r5,r8
    8358:	3812d53a 	srli	r9,r7,20
    835c:	3a10703a 	and	r8,r7,r8
    8360:	2006d77a 	srli	r3,r4,29
    8364:	3004d77a 	srli	r2,r6,29
    8368:	dc000015 	stw	r16,0(sp)
    836c:	501490fa 	slli	r10,r10,3
    8370:	2820d53a 	srli	r16,r5,20
    8374:	401090fa 	slli	r8,r8,3
    8378:	dc800215 	stw	r18,8(sp)
    837c:	dc400115 	stw	r17,4(sp)
    8380:	dfc00415 	stw	ra,16(sp)
    8384:	202290fa 	slli	r17,r4,3
    8388:	dcc00315 	stw	r19,12(sp)
    838c:	4a41ffcc 	andi	r9,r9,2047
    8390:	0101ffc4 	movi	r4,2047
    8394:	2824d7fa 	srli	r18,r5,31
    8398:	8401ffcc 	andi	r16,r16,2047
    839c:	50c6b03a 	or	r3,r10,r3
    83a0:	380ed7fa 	srli	r7,r7,31
    83a4:	408ab03a 	or	r5,r8,r2
    83a8:	300c90fa 	slli	r6,r6,3
    83ac:	49009626 	beq	r9,r4,8608 <__subdf3+0x2c0>
    83b0:	39c0005c 	xori	r7,r7,1
    83b4:	8245c83a 	sub	r2,r16,r9
    83b8:	3c807426 	beq	r7,r18,858c <__subdf3+0x244>
    83bc:	0080af0e 	bge	zero,r2,867c <__subdf3+0x334>
    83c0:	48002a1e 	bne	r9,zero,846c <__subdf3+0x124>
    83c4:	2988b03a 	or	r4,r5,r6
    83c8:	20009a1e 	bne	r4,zero,8634 <__subdf3+0x2ec>
    83cc:	888001cc 	andi	r2,r17,7
    83d0:	10000726 	beq	r2,zero,83f0 <__subdf3+0xa8>
    83d4:	888003cc 	andi	r2,r17,15
    83d8:	01000104 	movi	r4,4
    83dc:	11000426 	beq	r2,r4,83f0 <__subdf3+0xa8>
    83e0:	890b883a 	add	r5,r17,r4
    83e4:	2c63803a 	cmpltu	r17,r5,r17
    83e8:	1c47883a 	add	r3,r3,r17
    83ec:	2823883a 	mov	r17,r5
    83f0:	1880202c 	andhi	r2,r3,128
    83f4:	10005926 	beq	r2,zero,855c <__subdf3+0x214>
    83f8:	84000044 	addi	r16,r16,1
    83fc:	0081ffc4 	movi	r2,2047
    8400:	8080be26 	beq	r16,r2,86fc <__subdf3+0x3b4>
    8404:	017fe034 	movhi	r5,65408
    8408:	297fffc4 	addi	r5,r5,-1
    840c:	1946703a 	and	r3,r3,r5
    8410:	1804977a 	slli	r2,r3,29
    8414:	1806927a 	slli	r3,r3,9
    8418:	8822d0fa 	srli	r17,r17,3
    841c:	8401ffcc 	andi	r16,r16,2047
    8420:	180ad33a 	srli	r5,r3,12
    8424:	9100004c 	andi	r4,r18,1
    8428:	1444b03a 	or	r2,r2,r17
    842c:	80c1ffcc 	andi	r3,r16,2047
    8430:	1820953a 	slli	r16,r3,20
    8434:	20c03fcc 	andi	r3,r4,255
    8438:	180897fa 	slli	r4,r3,31
    843c:	00c00434 	movhi	r3,16
    8440:	18ffffc4 	addi	r3,r3,-1
    8444:	28c6703a 	and	r3,r5,r3
    8448:	1c06b03a 	or	r3,r3,r16
    844c:	1906b03a 	or	r3,r3,r4
    8450:	dfc00417 	ldw	ra,16(sp)
    8454:	dcc00317 	ldw	r19,12(sp)
    8458:	dc800217 	ldw	r18,8(sp)
    845c:	dc400117 	ldw	r17,4(sp)
    8460:	dc000017 	ldw	r16,0(sp)
    8464:	dec00504 	addi	sp,sp,20
    8468:	f800283a 	ret
    846c:	0101ffc4 	movi	r4,2047
    8470:	813fd626 	beq	r16,r4,83cc <__alt_data_end+0xf00083cc>
    8474:	29402034 	orhi	r5,r5,128
    8478:	01000e04 	movi	r4,56
    847c:	2080a316 	blt	r4,r2,870c <__subdf3+0x3c4>
    8480:	010007c4 	movi	r4,31
    8484:	2080c616 	blt	r4,r2,87a0 <__subdf3+0x458>
    8488:	01000804 	movi	r4,32
    848c:	2089c83a 	sub	r4,r4,r2
    8490:	2910983a 	sll	r8,r5,r4
    8494:	308ed83a 	srl	r7,r6,r2
    8498:	3108983a 	sll	r4,r6,r4
    849c:	2884d83a 	srl	r2,r5,r2
    84a0:	41ccb03a 	or	r6,r8,r7
    84a4:	2008c03a 	cmpne	r4,r4,zero
    84a8:	310cb03a 	or	r6,r6,r4
    84ac:	898dc83a 	sub	r6,r17,r6
    84b0:	89a3803a 	cmpltu	r17,r17,r6
    84b4:	1887c83a 	sub	r3,r3,r2
    84b8:	1c47c83a 	sub	r3,r3,r17
    84bc:	3023883a 	mov	r17,r6
    84c0:	1880202c 	andhi	r2,r3,128
    84c4:	10002326 	beq	r2,zero,8554 <__subdf3+0x20c>
    84c8:	04c02034 	movhi	r19,128
    84cc:	9cffffc4 	addi	r19,r19,-1
    84d0:	1ce6703a 	and	r19,r3,r19
    84d4:	98007a26 	beq	r19,zero,86c0 <__subdf3+0x378>
    84d8:	9809883a 	mov	r4,r19
    84dc:	0008da00 	call	8da0 <__clzsi2>
    84e0:	113ffe04 	addi	r4,r2,-8
    84e4:	00c007c4 	movi	r3,31
    84e8:	19007b16 	blt	r3,r4,86d8 <__subdf3+0x390>
    84ec:	00800804 	movi	r2,32
    84f0:	1105c83a 	sub	r2,r2,r4
    84f4:	8884d83a 	srl	r2,r17,r2
    84f8:	9906983a 	sll	r3,r19,r4
    84fc:	8922983a 	sll	r17,r17,r4
    8500:	10c4b03a 	or	r2,r2,r3
    8504:	24007816 	blt	r4,r16,86e8 <__subdf3+0x3a0>
    8508:	2421c83a 	sub	r16,r4,r16
    850c:	80c00044 	addi	r3,r16,1
    8510:	010007c4 	movi	r4,31
    8514:	20c09516 	blt	r4,r3,876c <__subdf3+0x424>
    8518:	01400804 	movi	r5,32
    851c:	28cbc83a 	sub	r5,r5,r3
    8520:	88c8d83a 	srl	r4,r17,r3
    8524:	8962983a 	sll	r17,r17,r5
    8528:	114a983a 	sll	r5,r2,r5
    852c:	10c6d83a 	srl	r3,r2,r3
    8530:	8804c03a 	cmpne	r2,r17,zero
    8534:	290ab03a 	or	r5,r5,r4
    8538:	28a2b03a 	or	r17,r5,r2
    853c:	0021883a 	mov	r16,zero
    8540:	003fa206 	br	83cc <__alt_data_end+0xf00083cc>
    8544:	2090b03a 	or	r8,r4,r2
    8548:	40018e26 	beq	r8,zero,8b84 <__subdf3+0x83c>
    854c:	1007883a 	mov	r3,r2
    8550:	2023883a 	mov	r17,r4
    8554:	888001cc 	andi	r2,r17,7
    8558:	103f9e1e 	bne	r2,zero,83d4 <__alt_data_end+0xf00083d4>
    855c:	1804977a 	slli	r2,r3,29
    8560:	8822d0fa 	srli	r17,r17,3
    8564:	1810d0fa 	srli	r8,r3,3
    8568:	9100004c 	andi	r4,r18,1
    856c:	1444b03a 	or	r2,r2,r17
    8570:	00c1ffc4 	movi	r3,2047
    8574:	80c02826 	beq	r16,r3,8618 <__subdf3+0x2d0>
    8578:	01400434 	movhi	r5,16
    857c:	297fffc4 	addi	r5,r5,-1
    8580:	80e0703a 	and	r16,r16,r3
    8584:	414a703a 	and	r5,r8,r5
    8588:	003fa806 	br	842c <__alt_data_end+0xf000842c>
    858c:	0080630e 	bge	zero,r2,871c <__subdf3+0x3d4>
    8590:	48003026 	beq	r9,zero,8654 <__subdf3+0x30c>
    8594:	0101ffc4 	movi	r4,2047
    8598:	813f8c26 	beq	r16,r4,83cc <__alt_data_end+0xf00083cc>
    859c:	29402034 	orhi	r5,r5,128
    85a0:	01000e04 	movi	r4,56
    85a4:	2080a90e 	bge	r4,r2,884c <__subdf3+0x504>
    85a8:	298cb03a 	or	r6,r5,r6
    85ac:	3012c03a 	cmpne	r9,r6,zero
    85b0:	0005883a 	mov	r2,zero
    85b4:	4c53883a 	add	r9,r9,r17
    85b8:	4c63803a 	cmpltu	r17,r9,r17
    85bc:	10c7883a 	add	r3,r2,r3
    85c0:	88c7883a 	add	r3,r17,r3
    85c4:	4823883a 	mov	r17,r9
    85c8:	1880202c 	andhi	r2,r3,128
    85cc:	1000d026 	beq	r2,zero,8910 <__subdf3+0x5c8>
    85d0:	84000044 	addi	r16,r16,1
    85d4:	0081ffc4 	movi	r2,2047
    85d8:	8080fe26 	beq	r16,r2,89d4 <__subdf3+0x68c>
    85dc:	00bfe034 	movhi	r2,65408
    85e0:	10bfffc4 	addi	r2,r2,-1
    85e4:	1886703a 	and	r3,r3,r2
    85e8:	880ad07a 	srli	r5,r17,1
    85ec:	180497fa 	slli	r2,r3,31
    85f0:	8900004c 	andi	r4,r17,1
    85f4:	2922b03a 	or	r17,r5,r4
    85f8:	1806d07a 	srli	r3,r3,1
    85fc:	1462b03a 	or	r17,r2,r17
    8600:	3825883a 	mov	r18,r7
    8604:	003f7106 	br	83cc <__alt_data_end+0xf00083cc>
    8608:	2984b03a 	or	r2,r5,r6
    860c:	103f6826 	beq	r2,zero,83b0 <__alt_data_end+0xf00083b0>
    8610:	39c03fcc 	andi	r7,r7,255
    8614:	003f6706 	br	83b4 <__alt_data_end+0xf00083b4>
    8618:	4086b03a 	or	r3,r8,r2
    861c:	18015226 	beq	r3,zero,8b68 <__subdf3+0x820>
    8620:	00c00434 	movhi	r3,16
    8624:	41400234 	orhi	r5,r8,8
    8628:	18ffffc4 	addi	r3,r3,-1
    862c:	28ca703a 	and	r5,r5,r3
    8630:	003f7e06 	br	842c <__alt_data_end+0xf000842c>
    8634:	10bfffc4 	addi	r2,r2,-1
    8638:	1000491e 	bne	r2,zero,8760 <__subdf3+0x418>
    863c:	898fc83a 	sub	r7,r17,r6
    8640:	89e3803a 	cmpltu	r17,r17,r7
    8644:	1947c83a 	sub	r3,r3,r5
    8648:	1c47c83a 	sub	r3,r3,r17
    864c:	3823883a 	mov	r17,r7
    8650:	003f9b06 	br	84c0 <__alt_data_end+0xf00084c0>
    8654:	2988b03a 	or	r4,r5,r6
    8658:	203f5c26 	beq	r4,zero,83cc <__alt_data_end+0xf00083cc>
    865c:	10bfffc4 	addi	r2,r2,-1
    8660:	1000931e 	bne	r2,zero,88b0 <__subdf3+0x568>
    8664:	898d883a 	add	r6,r17,r6
    8668:	3463803a 	cmpltu	r17,r6,r17
    866c:	1947883a 	add	r3,r3,r5
    8670:	88c7883a 	add	r3,r17,r3
    8674:	3023883a 	mov	r17,r6
    8678:	003fd306 	br	85c8 <__alt_data_end+0xf00085c8>
    867c:	1000541e 	bne	r2,zero,87d0 <__subdf3+0x488>
    8680:	80800044 	addi	r2,r16,1
    8684:	1081ffcc 	andi	r2,r2,2047
    8688:	01000044 	movi	r4,1
    868c:	2080a20e 	bge	r4,r2,8918 <__subdf3+0x5d0>
    8690:	8989c83a 	sub	r4,r17,r6
    8694:	8905803a 	cmpltu	r2,r17,r4
    8698:	1967c83a 	sub	r19,r3,r5
    869c:	98a7c83a 	sub	r19,r19,r2
    86a0:	9880202c 	andhi	r2,r19,128
    86a4:	10006326 	beq	r2,zero,8834 <__subdf3+0x4ec>
    86a8:	3463c83a 	sub	r17,r6,r17
    86ac:	28c7c83a 	sub	r3,r5,r3
    86b0:	344d803a 	cmpltu	r6,r6,r17
    86b4:	19a7c83a 	sub	r19,r3,r6
    86b8:	3825883a 	mov	r18,r7
    86bc:	983f861e 	bne	r19,zero,84d8 <__alt_data_end+0xf00084d8>
    86c0:	8809883a 	mov	r4,r17
    86c4:	0008da00 	call	8da0 <__clzsi2>
    86c8:	10800804 	addi	r2,r2,32
    86cc:	113ffe04 	addi	r4,r2,-8
    86d0:	00c007c4 	movi	r3,31
    86d4:	193f850e 	bge	r3,r4,84ec <__alt_data_end+0xf00084ec>
    86d8:	10bff604 	addi	r2,r2,-40
    86dc:	8884983a 	sll	r2,r17,r2
    86e0:	0023883a 	mov	r17,zero
    86e4:	243f880e 	bge	r4,r16,8508 <__alt_data_end+0xf0008508>
    86e8:	00ffe034 	movhi	r3,65408
    86ec:	18ffffc4 	addi	r3,r3,-1
    86f0:	8121c83a 	sub	r16,r16,r4
    86f4:	10c6703a 	and	r3,r2,r3
    86f8:	003f3406 	br	83cc <__alt_data_end+0xf00083cc>
    86fc:	9100004c 	andi	r4,r18,1
    8700:	000b883a 	mov	r5,zero
    8704:	0005883a 	mov	r2,zero
    8708:	003f4806 	br	842c <__alt_data_end+0xf000842c>
    870c:	298cb03a 	or	r6,r5,r6
    8710:	300cc03a 	cmpne	r6,r6,zero
    8714:	0005883a 	mov	r2,zero
    8718:	003f6406 	br	84ac <__alt_data_end+0xf00084ac>
    871c:	10009a1e 	bne	r2,zero,8988 <__subdf3+0x640>
    8720:	82400044 	addi	r9,r16,1
    8724:	4881ffcc 	andi	r2,r9,2047
    8728:	02800044 	movi	r10,1
    872c:	5080670e 	bge	r10,r2,88cc <__subdf3+0x584>
    8730:	0081ffc4 	movi	r2,2047
    8734:	4880af26 	beq	r9,r2,89f4 <__subdf3+0x6ac>
    8738:	898d883a 	add	r6,r17,r6
    873c:	1945883a 	add	r2,r3,r5
    8740:	3447803a 	cmpltu	r3,r6,r17
    8744:	1887883a 	add	r3,r3,r2
    8748:	182297fa 	slli	r17,r3,31
    874c:	300cd07a 	srli	r6,r6,1
    8750:	1806d07a 	srli	r3,r3,1
    8754:	4821883a 	mov	r16,r9
    8758:	89a2b03a 	or	r17,r17,r6
    875c:	003f1b06 	br	83cc <__alt_data_end+0xf00083cc>
    8760:	0101ffc4 	movi	r4,2047
    8764:	813f441e 	bne	r16,r4,8478 <__alt_data_end+0xf0008478>
    8768:	003f1806 	br	83cc <__alt_data_end+0xf00083cc>
    876c:	843ff844 	addi	r16,r16,-31
    8770:	01400804 	movi	r5,32
    8774:	1408d83a 	srl	r4,r2,r16
    8778:	19405026 	beq	r3,r5,88bc <__subdf3+0x574>
    877c:	01401004 	movi	r5,64
    8780:	28c7c83a 	sub	r3,r5,r3
    8784:	10c4983a 	sll	r2,r2,r3
    8788:	88a2b03a 	or	r17,r17,r2
    878c:	8822c03a 	cmpne	r17,r17,zero
    8790:	2462b03a 	or	r17,r4,r17
    8794:	0007883a 	mov	r3,zero
    8798:	0021883a 	mov	r16,zero
    879c:	003f6d06 	br	8554 <__alt_data_end+0xf0008554>
    87a0:	11fff804 	addi	r7,r2,-32
    87a4:	01000804 	movi	r4,32
    87a8:	29ced83a 	srl	r7,r5,r7
    87ac:	11004526 	beq	r2,r4,88c4 <__subdf3+0x57c>
    87b0:	01001004 	movi	r4,64
    87b4:	2089c83a 	sub	r4,r4,r2
    87b8:	2904983a 	sll	r2,r5,r4
    87bc:	118cb03a 	or	r6,r2,r6
    87c0:	300cc03a 	cmpne	r6,r6,zero
    87c4:	398cb03a 	or	r6,r7,r6
    87c8:	0005883a 	mov	r2,zero
    87cc:	003f3706 	br	84ac <__alt_data_end+0xf00084ac>
    87d0:	80002a26 	beq	r16,zero,887c <__subdf3+0x534>
    87d4:	0101ffc4 	movi	r4,2047
    87d8:	49006626 	beq	r9,r4,8974 <__subdf3+0x62c>
    87dc:	0085c83a 	sub	r2,zero,r2
    87e0:	18c02034 	orhi	r3,r3,128
    87e4:	01000e04 	movi	r4,56
    87e8:	20807e16 	blt	r4,r2,89e4 <__subdf3+0x69c>
    87ec:	010007c4 	movi	r4,31
    87f0:	2080e716 	blt	r4,r2,8b90 <__subdf3+0x848>
    87f4:	01000804 	movi	r4,32
    87f8:	2089c83a 	sub	r4,r4,r2
    87fc:	1914983a 	sll	r10,r3,r4
    8800:	8890d83a 	srl	r8,r17,r2
    8804:	8908983a 	sll	r4,r17,r4
    8808:	1884d83a 	srl	r2,r3,r2
    880c:	5222b03a 	or	r17,r10,r8
    8810:	2006c03a 	cmpne	r3,r4,zero
    8814:	88e2b03a 	or	r17,r17,r3
    8818:	3463c83a 	sub	r17,r6,r17
    881c:	2885c83a 	sub	r2,r5,r2
    8820:	344d803a 	cmpltu	r6,r6,r17
    8824:	1187c83a 	sub	r3,r2,r6
    8828:	4821883a 	mov	r16,r9
    882c:	3825883a 	mov	r18,r7
    8830:	003f2306 	br	84c0 <__alt_data_end+0xf00084c0>
    8834:	24d0b03a 	or	r8,r4,r19
    8838:	40001b1e 	bne	r8,zero,88a8 <__subdf3+0x560>
    883c:	0005883a 	mov	r2,zero
    8840:	0009883a 	mov	r4,zero
    8844:	0021883a 	mov	r16,zero
    8848:	003f4906 	br	8570 <__alt_data_end+0xf0008570>
    884c:	010007c4 	movi	r4,31
    8850:	20803a16 	blt	r4,r2,893c <__subdf3+0x5f4>
    8854:	01000804 	movi	r4,32
    8858:	2089c83a 	sub	r4,r4,r2
    885c:	2912983a 	sll	r9,r5,r4
    8860:	3090d83a 	srl	r8,r6,r2
    8864:	3108983a 	sll	r4,r6,r4
    8868:	2884d83a 	srl	r2,r5,r2
    886c:	4a12b03a 	or	r9,r9,r8
    8870:	2008c03a 	cmpne	r4,r4,zero
    8874:	4912b03a 	or	r9,r9,r4
    8878:	003f4e06 	br	85b4 <__alt_data_end+0xf00085b4>
    887c:	1c48b03a 	or	r4,r3,r17
    8880:	20003c26 	beq	r4,zero,8974 <__subdf3+0x62c>
    8884:	0084303a 	nor	r2,zero,r2
    8888:	1000381e 	bne	r2,zero,896c <__subdf3+0x624>
    888c:	3463c83a 	sub	r17,r6,r17
    8890:	28c5c83a 	sub	r2,r5,r3
    8894:	344d803a 	cmpltu	r6,r6,r17
    8898:	1187c83a 	sub	r3,r2,r6
    889c:	4821883a 	mov	r16,r9
    88a0:	3825883a 	mov	r18,r7
    88a4:	003f0606 	br	84c0 <__alt_data_end+0xf00084c0>
    88a8:	2023883a 	mov	r17,r4
    88ac:	003f0906 	br	84d4 <__alt_data_end+0xf00084d4>
    88b0:	0101ffc4 	movi	r4,2047
    88b4:	813f3a1e 	bne	r16,r4,85a0 <__alt_data_end+0xf00085a0>
    88b8:	003ec406 	br	83cc <__alt_data_end+0xf00083cc>
    88bc:	0005883a 	mov	r2,zero
    88c0:	003fb106 	br	8788 <__alt_data_end+0xf0008788>
    88c4:	0005883a 	mov	r2,zero
    88c8:	003fbc06 	br	87bc <__alt_data_end+0xf00087bc>
    88cc:	1c44b03a 	or	r2,r3,r17
    88d0:	80008e1e 	bne	r16,zero,8b0c <__subdf3+0x7c4>
    88d4:	1000c826 	beq	r2,zero,8bf8 <__subdf3+0x8b0>
    88d8:	2984b03a 	or	r2,r5,r6
    88dc:	103ebb26 	beq	r2,zero,83cc <__alt_data_end+0xf00083cc>
    88e0:	8989883a 	add	r4,r17,r6
    88e4:	1945883a 	add	r2,r3,r5
    88e8:	2447803a 	cmpltu	r3,r4,r17
    88ec:	1887883a 	add	r3,r3,r2
    88f0:	1880202c 	andhi	r2,r3,128
    88f4:	2023883a 	mov	r17,r4
    88f8:	103f1626 	beq	r2,zero,8554 <__alt_data_end+0xf0008554>
    88fc:	00bfe034 	movhi	r2,65408
    8900:	10bfffc4 	addi	r2,r2,-1
    8904:	5021883a 	mov	r16,r10
    8908:	1886703a 	and	r3,r3,r2
    890c:	003eaf06 	br	83cc <__alt_data_end+0xf00083cc>
    8910:	3825883a 	mov	r18,r7
    8914:	003f0f06 	br	8554 <__alt_data_end+0xf0008554>
    8918:	1c44b03a 	or	r2,r3,r17
    891c:	8000251e 	bne	r16,zero,89b4 <__subdf3+0x66c>
    8920:	1000661e 	bne	r2,zero,8abc <__subdf3+0x774>
    8924:	2990b03a 	or	r8,r5,r6
    8928:	40009626 	beq	r8,zero,8b84 <__subdf3+0x83c>
    892c:	2807883a 	mov	r3,r5
    8930:	3023883a 	mov	r17,r6
    8934:	3825883a 	mov	r18,r7
    8938:	003ea406 	br	83cc <__alt_data_end+0xf00083cc>
    893c:	127ff804 	addi	r9,r2,-32
    8940:	01000804 	movi	r4,32
    8944:	2a52d83a 	srl	r9,r5,r9
    8948:	11008c26 	beq	r2,r4,8b7c <__subdf3+0x834>
    894c:	01001004 	movi	r4,64
    8950:	2085c83a 	sub	r2,r4,r2
    8954:	2884983a 	sll	r2,r5,r2
    8958:	118cb03a 	or	r6,r2,r6
    895c:	300cc03a 	cmpne	r6,r6,zero
    8960:	4992b03a 	or	r9,r9,r6
    8964:	0005883a 	mov	r2,zero
    8968:	003f1206 	br	85b4 <__alt_data_end+0xf00085b4>
    896c:	0101ffc4 	movi	r4,2047
    8970:	493f9c1e 	bne	r9,r4,87e4 <__alt_data_end+0xf00087e4>
    8974:	2807883a 	mov	r3,r5
    8978:	3023883a 	mov	r17,r6
    897c:	4821883a 	mov	r16,r9
    8980:	3825883a 	mov	r18,r7
    8984:	003e9106 	br	83cc <__alt_data_end+0xf00083cc>
    8988:	80001f1e 	bne	r16,zero,8a08 <__subdf3+0x6c0>
    898c:	1c48b03a 	or	r4,r3,r17
    8990:	20005a26 	beq	r4,zero,8afc <__subdf3+0x7b4>
    8994:	0084303a 	nor	r2,zero,r2
    8998:	1000561e 	bne	r2,zero,8af4 <__subdf3+0x7ac>
    899c:	89a3883a 	add	r17,r17,r6
    89a0:	1945883a 	add	r2,r3,r5
    89a4:	898d803a 	cmpltu	r6,r17,r6
    89a8:	3087883a 	add	r3,r6,r2
    89ac:	4821883a 	mov	r16,r9
    89b0:	003f0506 	br	85c8 <__alt_data_end+0xf00085c8>
    89b4:	10002b1e 	bne	r2,zero,8a64 <__subdf3+0x71c>
    89b8:	2984b03a 	or	r2,r5,r6
    89bc:	10008026 	beq	r2,zero,8bc0 <__subdf3+0x878>
    89c0:	2807883a 	mov	r3,r5
    89c4:	3023883a 	mov	r17,r6
    89c8:	3825883a 	mov	r18,r7
    89cc:	0401ffc4 	movi	r16,2047
    89d0:	003e7e06 	br	83cc <__alt_data_end+0xf00083cc>
    89d4:	3809883a 	mov	r4,r7
    89d8:	0011883a 	mov	r8,zero
    89dc:	0005883a 	mov	r2,zero
    89e0:	003ee306 	br	8570 <__alt_data_end+0xf0008570>
    89e4:	1c62b03a 	or	r17,r3,r17
    89e8:	8822c03a 	cmpne	r17,r17,zero
    89ec:	0005883a 	mov	r2,zero
    89f0:	003f8906 	br	8818 <__alt_data_end+0xf0008818>
    89f4:	3809883a 	mov	r4,r7
    89f8:	4821883a 	mov	r16,r9
    89fc:	0011883a 	mov	r8,zero
    8a00:	0005883a 	mov	r2,zero
    8a04:	003eda06 	br	8570 <__alt_data_end+0xf0008570>
    8a08:	0101ffc4 	movi	r4,2047
    8a0c:	49003b26 	beq	r9,r4,8afc <__subdf3+0x7b4>
    8a10:	0085c83a 	sub	r2,zero,r2
    8a14:	18c02034 	orhi	r3,r3,128
    8a18:	01000e04 	movi	r4,56
    8a1c:	20806e16 	blt	r4,r2,8bd8 <__subdf3+0x890>
    8a20:	010007c4 	movi	r4,31
    8a24:	20807716 	blt	r4,r2,8c04 <__subdf3+0x8bc>
    8a28:	01000804 	movi	r4,32
    8a2c:	2089c83a 	sub	r4,r4,r2
    8a30:	1914983a 	sll	r10,r3,r4
    8a34:	8890d83a 	srl	r8,r17,r2
    8a38:	8908983a 	sll	r4,r17,r4
    8a3c:	1884d83a 	srl	r2,r3,r2
    8a40:	5222b03a 	or	r17,r10,r8
    8a44:	2006c03a 	cmpne	r3,r4,zero
    8a48:	88e2b03a 	or	r17,r17,r3
    8a4c:	89a3883a 	add	r17,r17,r6
    8a50:	1145883a 	add	r2,r2,r5
    8a54:	898d803a 	cmpltu	r6,r17,r6
    8a58:	3087883a 	add	r3,r6,r2
    8a5c:	4821883a 	mov	r16,r9
    8a60:	003ed906 	br	85c8 <__alt_data_end+0xf00085c8>
    8a64:	2984b03a 	or	r2,r5,r6
    8a68:	10004226 	beq	r2,zero,8b74 <__subdf3+0x82c>
    8a6c:	1808d0fa 	srli	r4,r3,3
    8a70:	8822d0fa 	srli	r17,r17,3
    8a74:	1806977a 	slli	r3,r3,29
    8a78:	2080022c 	andhi	r2,r4,8
    8a7c:	1c62b03a 	or	r17,r3,r17
    8a80:	10000826 	beq	r2,zero,8aa4 <__subdf3+0x75c>
    8a84:	2812d0fa 	srli	r9,r5,3
    8a88:	4880022c 	andhi	r2,r9,8
    8a8c:	1000051e 	bne	r2,zero,8aa4 <__subdf3+0x75c>
    8a90:	300cd0fa 	srli	r6,r6,3
    8a94:	2804977a 	slli	r2,r5,29
    8a98:	4809883a 	mov	r4,r9
    8a9c:	3825883a 	mov	r18,r7
    8aa0:	11a2b03a 	or	r17,r2,r6
    8aa4:	8806d77a 	srli	r3,r17,29
    8aa8:	200890fa 	slli	r4,r4,3
    8aac:	882290fa 	slli	r17,r17,3
    8ab0:	0401ffc4 	movi	r16,2047
    8ab4:	1906b03a 	or	r3,r3,r4
    8ab8:	003e4406 	br	83cc <__alt_data_end+0xf00083cc>
    8abc:	2984b03a 	or	r2,r5,r6
    8ac0:	103e4226 	beq	r2,zero,83cc <__alt_data_end+0xf00083cc>
    8ac4:	8989c83a 	sub	r4,r17,r6
    8ac8:	8911803a 	cmpltu	r8,r17,r4
    8acc:	1945c83a 	sub	r2,r3,r5
    8ad0:	1205c83a 	sub	r2,r2,r8
    8ad4:	1200202c 	andhi	r8,r2,128
    8ad8:	403e9a26 	beq	r8,zero,8544 <__alt_data_end+0xf0008544>
    8adc:	3463c83a 	sub	r17,r6,r17
    8ae0:	28c5c83a 	sub	r2,r5,r3
    8ae4:	344d803a 	cmpltu	r6,r6,r17
    8ae8:	1187c83a 	sub	r3,r2,r6
    8aec:	3825883a 	mov	r18,r7
    8af0:	003e3606 	br	83cc <__alt_data_end+0xf00083cc>
    8af4:	0101ffc4 	movi	r4,2047
    8af8:	493fc71e 	bne	r9,r4,8a18 <__alt_data_end+0xf0008a18>
    8afc:	2807883a 	mov	r3,r5
    8b00:	3023883a 	mov	r17,r6
    8b04:	4821883a 	mov	r16,r9
    8b08:	003e3006 	br	83cc <__alt_data_end+0xf00083cc>
    8b0c:	10003626 	beq	r2,zero,8be8 <__subdf3+0x8a0>
    8b10:	2984b03a 	or	r2,r5,r6
    8b14:	10001726 	beq	r2,zero,8b74 <__subdf3+0x82c>
    8b18:	1808d0fa 	srli	r4,r3,3
    8b1c:	8822d0fa 	srli	r17,r17,3
    8b20:	1806977a 	slli	r3,r3,29
    8b24:	2080022c 	andhi	r2,r4,8
    8b28:	1c62b03a 	or	r17,r3,r17
    8b2c:	10000726 	beq	r2,zero,8b4c <__subdf3+0x804>
    8b30:	2812d0fa 	srli	r9,r5,3
    8b34:	4880022c 	andhi	r2,r9,8
    8b38:	1000041e 	bne	r2,zero,8b4c <__subdf3+0x804>
    8b3c:	300cd0fa 	srli	r6,r6,3
    8b40:	2804977a 	slli	r2,r5,29
    8b44:	4809883a 	mov	r4,r9
    8b48:	11a2b03a 	or	r17,r2,r6
    8b4c:	8806d77a 	srli	r3,r17,29
    8b50:	200890fa 	slli	r4,r4,3
    8b54:	882290fa 	slli	r17,r17,3
    8b58:	3825883a 	mov	r18,r7
    8b5c:	1906b03a 	or	r3,r3,r4
    8b60:	0401ffc4 	movi	r16,2047
    8b64:	003e1906 	br	83cc <__alt_data_end+0xf00083cc>
    8b68:	000b883a 	mov	r5,zero
    8b6c:	0005883a 	mov	r2,zero
    8b70:	003e2e06 	br	842c <__alt_data_end+0xf000842c>
    8b74:	0401ffc4 	movi	r16,2047
    8b78:	003e1406 	br	83cc <__alt_data_end+0xf00083cc>
    8b7c:	0005883a 	mov	r2,zero
    8b80:	003f7506 	br	8958 <__alt_data_end+0xf0008958>
    8b84:	0005883a 	mov	r2,zero
    8b88:	0009883a 	mov	r4,zero
    8b8c:	003e7806 	br	8570 <__alt_data_end+0xf0008570>
    8b90:	123ff804 	addi	r8,r2,-32
    8b94:	01000804 	movi	r4,32
    8b98:	1a10d83a 	srl	r8,r3,r8
    8b9c:	11002526 	beq	r2,r4,8c34 <__subdf3+0x8ec>
    8ba0:	01001004 	movi	r4,64
    8ba4:	2085c83a 	sub	r2,r4,r2
    8ba8:	1884983a 	sll	r2,r3,r2
    8bac:	1444b03a 	or	r2,r2,r17
    8bb0:	1004c03a 	cmpne	r2,r2,zero
    8bb4:	40a2b03a 	or	r17,r8,r2
    8bb8:	0005883a 	mov	r2,zero
    8bbc:	003f1606 	br	8818 <__alt_data_end+0xf0008818>
    8bc0:	02000434 	movhi	r8,16
    8bc4:	0009883a 	mov	r4,zero
    8bc8:	423fffc4 	addi	r8,r8,-1
    8bcc:	00bfffc4 	movi	r2,-1
    8bd0:	0401ffc4 	movi	r16,2047
    8bd4:	003e6606 	br	8570 <__alt_data_end+0xf0008570>
    8bd8:	1c62b03a 	or	r17,r3,r17
    8bdc:	8822c03a 	cmpne	r17,r17,zero
    8be0:	0005883a 	mov	r2,zero
    8be4:	003f9906 	br	8a4c <__alt_data_end+0xf0008a4c>
    8be8:	2807883a 	mov	r3,r5
    8bec:	3023883a 	mov	r17,r6
    8bf0:	0401ffc4 	movi	r16,2047
    8bf4:	003df506 	br	83cc <__alt_data_end+0xf00083cc>
    8bf8:	2807883a 	mov	r3,r5
    8bfc:	3023883a 	mov	r17,r6
    8c00:	003df206 	br	83cc <__alt_data_end+0xf00083cc>
    8c04:	123ff804 	addi	r8,r2,-32
    8c08:	01000804 	movi	r4,32
    8c0c:	1a10d83a 	srl	r8,r3,r8
    8c10:	11000a26 	beq	r2,r4,8c3c <__subdf3+0x8f4>
    8c14:	01001004 	movi	r4,64
    8c18:	2085c83a 	sub	r2,r4,r2
    8c1c:	1884983a 	sll	r2,r3,r2
    8c20:	1444b03a 	or	r2,r2,r17
    8c24:	1004c03a 	cmpne	r2,r2,zero
    8c28:	40a2b03a 	or	r17,r8,r2
    8c2c:	0005883a 	mov	r2,zero
    8c30:	003f8606 	br	8a4c <__alt_data_end+0xf0008a4c>
    8c34:	0005883a 	mov	r2,zero
    8c38:	003fdc06 	br	8bac <__alt_data_end+0xf0008bac>
    8c3c:	0005883a 	mov	r2,zero
    8c40:	003ff706 	br	8c20 <__alt_data_end+0xf0008c20>

00008c44 <__fixdfsi>:
    8c44:	280cd53a 	srli	r6,r5,20
    8c48:	00c00434 	movhi	r3,16
    8c4c:	18ffffc4 	addi	r3,r3,-1
    8c50:	3181ffcc 	andi	r6,r6,2047
    8c54:	01c0ff84 	movi	r7,1022
    8c58:	28c6703a 	and	r3,r5,r3
    8c5c:	280ad7fa 	srli	r5,r5,31
    8c60:	3980120e 	bge	r7,r6,8cac <__fixdfsi+0x68>
    8c64:	00810744 	movi	r2,1053
    8c68:	11800c16 	blt	r2,r6,8c9c <__fixdfsi+0x58>
    8c6c:	00810cc4 	movi	r2,1075
    8c70:	1185c83a 	sub	r2,r2,r6
    8c74:	01c007c4 	movi	r7,31
    8c78:	18c00434 	orhi	r3,r3,16
    8c7c:	38800d16 	blt	r7,r2,8cb4 <__fixdfsi+0x70>
    8c80:	31befb44 	addi	r6,r6,-1043
    8c84:	2084d83a 	srl	r2,r4,r2
    8c88:	1986983a 	sll	r3,r3,r6
    8c8c:	1884b03a 	or	r2,r3,r2
    8c90:	28000726 	beq	r5,zero,8cb0 <__fixdfsi+0x6c>
    8c94:	0085c83a 	sub	r2,zero,r2
    8c98:	f800283a 	ret
    8c9c:	00a00034 	movhi	r2,32768
    8ca0:	10bfffc4 	addi	r2,r2,-1
    8ca4:	2885883a 	add	r2,r5,r2
    8ca8:	f800283a 	ret
    8cac:	0005883a 	mov	r2,zero
    8cb0:	f800283a 	ret
    8cb4:	008104c4 	movi	r2,1043
    8cb8:	1185c83a 	sub	r2,r2,r6
    8cbc:	1884d83a 	srl	r2,r3,r2
    8cc0:	003ff306 	br	8c90 <__alt_data_end+0xf0008c90>

00008cc4 <__floatsidf>:
    8cc4:	defffd04 	addi	sp,sp,-12
    8cc8:	dfc00215 	stw	ra,8(sp)
    8ccc:	dc400115 	stw	r17,4(sp)
    8cd0:	dc000015 	stw	r16,0(sp)
    8cd4:	20002b26 	beq	r4,zero,8d84 <__floatsidf+0xc0>
    8cd8:	2023883a 	mov	r17,r4
    8cdc:	2020d7fa 	srli	r16,r4,31
    8ce0:	20002d16 	blt	r4,zero,8d98 <__floatsidf+0xd4>
    8ce4:	8809883a 	mov	r4,r17
    8ce8:	0008da00 	call	8da0 <__clzsi2>
    8cec:	01410784 	movi	r5,1054
    8cf0:	288bc83a 	sub	r5,r5,r2
    8cf4:	01010cc4 	movi	r4,1075
    8cf8:	2149c83a 	sub	r4,r4,r5
    8cfc:	00c007c4 	movi	r3,31
    8d00:	1900160e 	bge	r3,r4,8d5c <__floatsidf+0x98>
    8d04:	00c104c4 	movi	r3,1043
    8d08:	1947c83a 	sub	r3,r3,r5
    8d0c:	88c6983a 	sll	r3,r17,r3
    8d10:	00800434 	movhi	r2,16
    8d14:	10bfffc4 	addi	r2,r2,-1
    8d18:	1886703a 	and	r3,r3,r2
    8d1c:	2941ffcc 	andi	r5,r5,2047
    8d20:	800d883a 	mov	r6,r16
    8d24:	0005883a 	mov	r2,zero
    8d28:	280a953a 	slli	r5,r5,20
    8d2c:	31803fcc 	andi	r6,r6,255
    8d30:	01000434 	movhi	r4,16
    8d34:	300c97fa 	slli	r6,r6,31
    8d38:	213fffc4 	addi	r4,r4,-1
    8d3c:	1906703a 	and	r3,r3,r4
    8d40:	1946b03a 	or	r3,r3,r5
    8d44:	1986b03a 	or	r3,r3,r6
    8d48:	dfc00217 	ldw	ra,8(sp)
    8d4c:	dc400117 	ldw	r17,4(sp)
    8d50:	dc000017 	ldw	r16,0(sp)
    8d54:	dec00304 	addi	sp,sp,12
    8d58:	f800283a 	ret
    8d5c:	00c002c4 	movi	r3,11
    8d60:	1887c83a 	sub	r3,r3,r2
    8d64:	88c6d83a 	srl	r3,r17,r3
    8d68:	8904983a 	sll	r2,r17,r4
    8d6c:	01000434 	movhi	r4,16
    8d70:	213fffc4 	addi	r4,r4,-1
    8d74:	2941ffcc 	andi	r5,r5,2047
    8d78:	1906703a 	and	r3,r3,r4
    8d7c:	800d883a 	mov	r6,r16
    8d80:	003fe906 	br	8d28 <__alt_data_end+0xf0008d28>
    8d84:	000d883a 	mov	r6,zero
    8d88:	000b883a 	mov	r5,zero
    8d8c:	0007883a 	mov	r3,zero
    8d90:	0005883a 	mov	r2,zero
    8d94:	003fe406 	br	8d28 <__alt_data_end+0xf0008d28>
    8d98:	0123c83a 	sub	r17,zero,r4
    8d9c:	003fd106 	br	8ce4 <__alt_data_end+0xf0008ce4>

00008da0 <__clzsi2>:
    8da0:	00bfffd4 	movui	r2,65535
    8da4:	11000536 	bltu	r2,r4,8dbc <__clzsi2+0x1c>
    8da8:	00803fc4 	movi	r2,255
    8dac:	11000f36 	bltu	r2,r4,8dec <__clzsi2+0x4c>
    8db0:	00800804 	movi	r2,32
    8db4:	0007883a 	mov	r3,zero
    8db8:	00000506 	br	8dd0 <__clzsi2+0x30>
    8dbc:	00804034 	movhi	r2,256
    8dc0:	10bfffc4 	addi	r2,r2,-1
    8dc4:	11000c2e 	bgeu	r2,r4,8df8 <__clzsi2+0x58>
    8dc8:	00800204 	movi	r2,8
    8dcc:	00c00604 	movi	r3,24
    8dd0:	20c8d83a 	srl	r4,r4,r3
    8dd4:	00c20034 	movhi	r3,2048
    8dd8:	18c0a144 	addi	r3,r3,645
    8ddc:	1909883a 	add	r4,r3,r4
    8de0:	20c00003 	ldbu	r3,0(r4)
    8de4:	10c5c83a 	sub	r2,r2,r3
    8de8:	f800283a 	ret
    8dec:	00800604 	movi	r2,24
    8df0:	00c00204 	movi	r3,8
    8df4:	003ff606 	br	8dd0 <__alt_data_end+0xf0008dd0>
    8df8:	00800404 	movi	r2,16
    8dfc:	1007883a 	mov	r3,r2
    8e00:	003ff306 	br	8dd0 <__alt_data_end+0xf0008dd0>

00008e04 <__divsi3>:
    8e04:	20001b16 	blt	r4,zero,8e74 <__divsi3+0x70>
    8e08:	000f883a 	mov	r7,zero
    8e0c:	28001616 	blt	r5,zero,8e68 <__divsi3+0x64>
    8e10:	200d883a 	mov	r6,r4
    8e14:	29001a2e 	bgeu	r5,r4,8e80 <__divsi3+0x7c>
    8e18:	00800804 	movi	r2,32
    8e1c:	00c00044 	movi	r3,1
    8e20:	00000106 	br	8e28 <__divsi3+0x24>
    8e24:	10000d26 	beq	r2,zero,8e5c <__divsi3+0x58>
    8e28:	294b883a 	add	r5,r5,r5
    8e2c:	10bfffc4 	addi	r2,r2,-1
    8e30:	18c7883a 	add	r3,r3,r3
    8e34:	293ffb36 	bltu	r5,r4,8e24 <__alt_data_end+0xf0008e24>
    8e38:	0005883a 	mov	r2,zero
    8e3c:	18000726 	beq	r3,zero,8e5c <__divsi3+0x58>
    8e40:	0005883a 	mov	r2,zero
    8e44:	31400236 	bltu	r6,r5,8e50 <__divsi3+0x4c>
    8e48:	314dc83a 	sub	r6,r6,r5
    8e4c:	10c4b03a 	or	r2,r2,r3
    8e50:	1806d07a 	srli	r3,r3,1
    8e54:	280ad07a 	srli	r5,r5,1
    8e58:	183ffa1e 	bne	r3,zero,8e44 <__alt_data_end+0xf0008e44>
    8e5c:	38000126 	beq	r7,zero,8e64 <__divsi3+0x60>
    8e60:	0085c83a 	sub	r2,zero,r2
    8e64:	f800283a 	ret
    8e68:	014bc83a 	sub	r5,zero,r5
    8e6c:	39c0005c 	xori	r7,r7,1
    8e70:	003fe706 	br	8e10 <__alt_data_end+0xf0008e10>
    8e74:	0109c83a 	sub	r4,zero,r4
    8e78:	01c00044 	movi	r7,1
    8e7c:	003fe306 	br	8e0c <__alt_data_end+0xf0008e0c>
    8e80:	00c00044 	movi	r3,1
    8e84:	003fee06 	br	8e40 <__alt_data_end+0xf0008e40>

00008e88 <__modsi3>:
    8e88:	20001716 	blt	r4,zero,8ee8 <__modsi3+0x60>
    8e8c:	000f883a 	mov	r7,zero
    8e90:	2005883a 	mov	r2,r4
    8e94:	28001216 	blt	r5,zero,8ee0 <__modsi3+0x58>
    8e98:	2900162e 	bgeu	r5,r4,8ef4 <__modsi3+0x6c>
    8e9c:	01800804 	movi	r6,32
    8ea0:	00c00044 	movi	r3,1
    8ea4:	00000106 	br	8eac <__modsi3+0x24>
    8ea8:	30000a26 	beq	r6,zero,8ed4 <__modsi3+0x4c>
    8eac:	294b883a 	add	r5,r5,r5
    8eb0:	31bfffc4 	addi	r6,r6,-1
    8eb4:	18c7883a 	add	r3,r3,r3
    8eb8:	293ffb36 	bltu	r5,r4,8ea8 <__alt_data_end+0xf0008ea8>
    8ebc:	18000526 	beq	r3,zero,8ed4 <__modsi3+0x4c>
    8ec0:	1806d07a 	srli	r3,r3,1
    8ec4:	11400136 	bltu	r2,r5,8ecc <__modsi3+0x44>
    8ec8:	1145c83a 	sub	r2,r2,r5
    8ecc:	280ad07a 	srli	r5,r5,1
    8ed0:	183ffb1e 	bne	r3,zero,8ec0 <__alt_data_end+0xf0008ec0>
    8ed4:	38000126 	beq	r7,zero,8edc <__modsi3+0x54>
    8ed8:	0085c83a 	sub	r2,zero,r2
    8edc:	f800283a 	ret
    8ee0:	014bc83a 	sub	r5,zero,r5
    8ee4:	003fec06 	br	8e98 <__alt_data_end+0xf0008e98>
    8ee8:	0109c83a 	sub	r4,zero,r4
    8eec:	01c00044 	movi	r7,1
    8ef0:	003fe706 	br	8e90 <__alt_data_end+0xf0008e90>
    8ef4:	00c00044 	movi	r3,1
    8ef8:	003ff106 	br	8ec0 <__alt_data_end+0xf0008ec0>

00008efc <__udivsi3>:
    8efc:	200d883a 	mov	r6,r4
    8f00:	2900152e 	bgeu	r5,r4,8f58 <__udivsi3+0x5c>
    8f04:	28001416 	blt	r5,zero,8f58 <__udivsi3+0x5c>
    8f08:	00800804 	movi	r2,32
    8f0c:	00c00044 	movi	r3,1
    8f10:	00000206 	br	8f1c <__udivsi3+0x20>
    8f14:	10000e26 	beq	r2,zero,8f50 <__udivsi3+0x54>
    8f18:	28000516 	blt	r5,zero,8f30 <__udivsi3+0x34>
    8f1c:	294b883a 	add	r5,r5,r5
    8f20:	10bfffc4 	addi	r2,r2,-1
    8f24:	18c7883a 	add	r3,r3,r3
    8f28:	293ffa36 	bltu	r5,r4,8f14 <__alt_data_end+0xf0008f14>
    8f2c:	18000826 	beq	r3,zero,8f50 <__udivsi3+0x54>
    8f30:	0005883a 	mov	r2,zero
    8f34:	31400236 	bltu	r6,r5,8f40 <__udivsi3+0x44>
    8f38:	314dc83a 	sub	r6,r6,r5
    8f3c:	10c4b03a 	or	r2,r2,r3
    8f40:	1806d07a 	srli	r3,r3,1
    8f44:	280ad07a 	srli	r5,r5,1
    8f48:	183ffa1e 	bne	r3,zero,8f34 <__alt_data_end+0xf0008f34>
    8f4c:	f800283a 	ret
    8f50:	0005883a 	mov	r2,zero
    8f54:	f800283a 	ret
    8f58:	00c00044 	movi	r3,1
    8f5c:	003ff406 	br	8f30 <__alt_data_end+0xf0008f30>

00008f60 <__umodsi3>:
    8f60:	2005883a 	mov	r2,r4
    8f64:	2900122e 	bgeu	r5,r4,8fb0 <__umodsi3+0x50>
    8f68:	28001116 	blt	r5,zero,8fb0 <__umodsi3+0x50>
    8f6c:	01800804 	movi	r6,32
    8f70:	00c00044 	movi	r3,1
    8f74:	00000206 	br	8f80 <__umodsi3+0x20>
    8f78:	30000c26 	beq	r6,zero,8fac <__umodsi3+0x4c>
    8f7c:	28000516 	blt	r5,zero,8f94 <__umodsi3+0x34>
    8f80:	294b883a 	add	r5,r5,r5
    8f84:	31bfffc4 	addi	r6,r6,-1
    8f88:	18c7883a 	add	r3,r3,r3
    8f8c:	293ffa36 	bltu	r5,r4,8f78 <__alt_data_end+0xf0008f78>
    8f90:	18000626 	beq	r3,zero,8fac <__umodsi3+0x4c>
    8f94:	1806d07a 	srli	r3,r3,1
    8f98:	11400136 	bltu	r2,r5,8fa0 <__umodsi3+0x40>
    8f9c:	1145c83a 	sub	r2,r2,r5
    8fa0:	280ad07a 	srli	r5,r5,1
    8fa4:	183ffb1e 	bne	r3,zero,8f94 <__alt_data_end+0xf0008f94>
    8fa8:	f800283a 	ret
    8fac:	f800283a 	ret
    8fb0:	00c00044 	movi	r3,1
    8fb4:	003ff706 	br	8f94 <__alt_data_end+0xf0008f94>

00008fb8 <_fclose_r>:
    8fb8:	28003926 	beq	r5,zero,90a0 <_fclose_r+0xe8>
    8fbc:	defffc04 	addi	sp,sp,-16
    8fc0:	dc400115 	stw	r17,4(sp)
    8fc4:	dc000015 	stw	r16,0(sp)
    8fc8:	dfc00315 	stw	ra,12(sp)
    8fcc:	dc800215 	stw	r18,8(sp)
    8fd0:	2023883a 	mov	r17,r4
    8fd4:	2821883a 	mov	r16,r5
    8fd8:	20000226 	beq	r4,zero,8fe4 <_fclose_r+0x2c>
    8fdc:	20800e17 	ldw	r2,56(r4)
    8fe0:	10002726 	beq	r2,zero,9080 <_fclose_r+0xc8>
    8fe4:	8080030f 	ldh	r2,12(r16)
    8fe8:	1000071e 	bne	r2,zero,9008 <_fclose_r+0x50>
    8fec:	0005883a 	mov	r2,zero
    8ff0:	dfc00317 	ldw	ra,12(sp)
    8ff4:	dc800217 	ldw	r18,8(sp)
    8ff8:	dc400117 	ldw	r17,4(sp)
    8ffc:	dc000017 	ldw	r16,0(sp)
    9000:	dec00404 	addi	sp,sp,16
    9004:	f800283a 	ret
    9008:	800b883a 	mov	r5,r16
    900c:	8809883a 	mov	r4,r17
    9010:	00090bc0 	call	90bc <__sflush_r>
    9014:	1025883a 	mov	r18,r2
    9018:	80800b17 	ldw	r2,44(r16)
    901c:	10000426 	beq	r2,zero,9030 <_fclose_r+0x78>
    9020:	81400717 	ldw	r5,28(r16)
    9024:	8809883a 	mov	r4,r17
    9028:	103ee83a 	callr	r2
    902c:	10001616 	blt	r2,zero,9088 <_fclose_r+0xd0>
    9030:	8080030b 	ldhu	r2,12(r16)
    9034:	1080200c 	andi	r2,r2,128
    9038:	1000151e 	bne	r2,zero,9090 <_fclose_r+0xd8>
    903c:	81400c17 	ldw	r5,48(r16)
    9040:	28000526 	beq	r5,zero,9058 <_fclose_r+0xa0>
    9044:	80801004 	addi	r2,r16,64
    9048:	28800226 	beq	r5,r2,9054 <_fclose_r+0x9c>
    904c:	8809883a 	mov	r4,r17
    9050:	00099800 	call	9980 <_free_r>
    9054:	80000c15 	stw	zero,48(r16)
    9058:	81401117 	ldw	r5,68(r16)
    905c:	28000326 	beq	r5,zero,906c <_fclose_r+0xb4>
    9060:	8809883a 	mov	r4,r17
    9064:	00099800 	call	9980 <_free_r>
    9068:	80001115 	stw	zero,68(r16)
    906c:	00096c40 	call	96c4 <__sfp_lock_acquire>
    9070:	8000030d 	sth	zero,12(r16)
    9074:	00096c80 	call	96c8 <__sfp_lock_release>
    9078:	9005883a 	mov	r2,r18
    907c:	003fdc06 	br	8ff0 <__alt_data_end+0xf0008ff0>
    9080:	00096b40 	call	96b4 <__sinit>
    9084:	003fd706 	br	8fe4 <__alt_data_end+0xf0008fe4>
    9088:	04bfffc4 	movi	r18,-1
    908c:	003fe806 	br	9030 <__alt_data_end+0xf0009030>
    9090:	81400417 	ldw	r5,16(r16)
    9094:	8809883a 	mov	r4,r17
    9098:	00099800 	call	9980 <_free_r>
    909c:	003fe706 	br	903c <__alt_data_end+0xf000903c>
    90a0:	0005883a 	mov	r2,zero
    90a4:	f800283a 	ret

000090a8 <fclose>:
    90a8:	00820034 	movhi	r2,2048
    90ac:	1089c804 	addi	r2,r2,10016
    90b0:	200b883a 	mov	r5,r4
    90b4:	11000017 	ldw	r4,0(r2)
    90b8:	0008fb81 	jmpi	8fb8 <_fclose_r>

000090bc <__sflush_r>:
    90bc:	2880030b 	ldhu	r2,12(r5)
    90c0:	defffb04 	addi	sp,sp,-20
    90c4:	dcc00315 	stw	r19,12(sp)
    90c8:	dc400115 	stw	r17,4(sp)
    90cc:	dfc00415 	stw	ra,16(sp)
    90d0:	dc800215 	stw	r18,8(sp)
    90d4:	dc000015 	stw	r16,0(sp)
    90d8:	10c0020c 	andi	r3,r2,8
    90dc:	2823883a 	mov	r17,r5
    90e0:	2027883a 	mov	r19,r4
    90e4:	1800311e 	bne	r3,zero,91ac <__sflush_r+0xf0>
    90e8:	28c00117 	ldw	r3,4(r5)
    90ec:	10820014 	ori	r2,r2,2048
    90f0:	2880030d 	sth	r2,12(r5)
    90f4:	00c04b0e 	bge	zero,r3,9224 <__sflush_r+0x168>
    90f8:	8a000a17 	ldw	r8,40(r17)
    90fc:	40002326 	beq	r8,zero,918c <__sflush_r+0xd0>
    9100:	9c000017 	ldw	r16,0(r19)
    9104:	10c4000c 	andi	r3,r2,4096
    9108:	98000015 	stw	zero,0(r19)
    910c:	18004826 	beq	r3,zero,9230 <__sflush_r+0x174>
    9110:	89801417 	ldw	r6,80(r17)
    9114:	10c0010c 	andi	r3,r2,4
    9118:	18000626 	beq	r3,zero,9134 <__sflush_r+0x78>
    911c:	88c00117 	ldw	r3,4(r17)
    9120:	88800c17 	ldw	r2,48(r17)
    9124:	30cdc83a 	sub	r6,r6,r3
    9128:	10000226 	beq	r2,zero,9134 <__sflush_r+0x78>
    912c:	88800f17 	ldw	r2,60(r17)
    9130:	308dc83a 	sub	r6,r6,r2
    9134:	89400717 	ldw	r5,28(r17)
    9138:	000f883a 	mov	r7,zero
    913c:	9809883a 	mov	r4,r19
    9140:	403ee83a 	callr	r8
    9144:	00ffffc4 	movi	r3,-1
    9148:	10c04426 	beq	r2,r3,925c <__sflush_r+0x1a0>
    914c:	88c0030b 	ldhu	r3,12(r17)
    9150:	89000417 	ldw	r4,16(r17)
    9154:	88000115 	stw	zero,4(r17)
    9158:	197dffcc 	andi	r5,r3,63487
    915c:	8940030d 	sth	r5,12(r17)
    9160:	89000015 	stw	r4,0(r17)
    9164:	18c4000c 	andi	r3,r3,4096
    9168:	18002c1e 	bne	r3,zero,921c <__sflush_r+0x160>
    916c:	89400c17 	ldw	r5,48(r17)
    9170:	9c000015 	stw	r16,0(r19)
    9174:	28000526 	beq	r5,zero,918c <__sflush_r+0xd0>
    9178:	88801004 	addi	r2,r17,64
    917c:	28800226 	beq	r5,r2,9188 <__sflush_r+0xcc>
    9180:	9809883a 	mov	r4,r19
    9184:	00099800 	call	9980 <_free_r>
    9188:	88000c15 	stw	zero,48(r17)
    918c:	0005883a 	mov	r2,zero
    9190:	dfc00417 	ldw	ra,16(sp)
    9194:	dcc00317 	ldw	r19,12(sp)
    9198:	dc800217 	ldw	r18,8(sp)
    919c:	dc400117 	ldw	r17,4(sp)
    91a0:	dc000017 	ldw	r16,0(sp)
    91a4:	dec00504 	addi	sp,sp,20
    91a8:	f800283a 	ret
    91ac:	2c800417 	ldw	r18,16(r5)
    91b0:	903ff626 	beq	r18,zero,918c <__alt_data_end+0xf000918c>
    91b4:	2c000017 	ldw	r16,0(r5)
    91b8:	108000cc 	andi	r2,r2,3
    91bc:	2c800015 	stw	r18,0(r5)
    91c0:	84a1c83a 	sub	r16,r16,r18
    91c4:	1000131e 	bne	r2,zero,9214 <__sflush_r+0x158>
    91c8:	28800517 	ldw	r2,20(r5)
    91cc:	88800215 	stw	r2,8(r17)
    91d0:	04000316 	blt	zero,r16,91e0 <__sflush_r+0x124>
    91d4:	003fed06 	br	918c <__alt_data_end+0xf000918c>
    91d8:	90a5883a 	add	r18,r18,r2
    91dc:	043feb0e 	bge	zero,r16,918c <__alt_data_end+0xf000918c>
    91e0:	88800917 	ldw	r2,36(r17)
    91e4:	89400717 	ldw	r5,28(r17)
    91e8:	800f883a 	mov	r7,r16
    91ec:	900d883a 	mov	r6,r18
    91f0:	9809883a 	mov	r4,r19
    91f4:	103ee83a 	callr	r2
    91f8:	80a1c83a 	sub	r16,r16,r2
    91fc:	00bff616 	blt	zero,r2,91d8 <__alt_data_end+0xf00091d8>
    9200:	88c0030b 	ldhu	r3,12(r17)
    9204:	00bfffc4 	movi	r2,-1
    9208:	18c01014 	ori	r3,r3,64
    920c:	88c0030d 	sth	r3,12(r17)
    9210:	003fdf06 	br	9190 <__alt_data_end+0xf0009190>
    9214:	0005883a 	mov	r2,zero
    9218:	003fec06 	br	91cc <__alt_data_end+0xf00091cc>
    921c:	88801415 	stw	r2,80(r17)
    9220:	003fd206 	br	916c <__alt_data_end+0xf000916c>
    9224:	28c00f17 	ldw	r3,60(r5)
    9228:	00ffb316 	blt	zero,r3,90f8 <__alt_data_end+0xf00090f8>
    922c:	003fd706 	br	918c <__alt_data_end+0xf000918c>
    9230:	89400717 	ldw	r5,28(r17)
    9234:	000d883a 	mov	r6,zero
    9238:	01c00044 	movi	r7,1
    923c:	9809883a 	mov	r4,r19
    9240:	403ee83a 	callr	r8
    9244:	100d883a 	mov	r6,r2
    9248:	00bfffc4 	movi	r2,-1
    924c:	30801426 	beq	r6,r2,92a0 <__sflush_r+0x1e4>
    9250:	8880030b 	ldhu	r2,12(r17)
    9254:	8a000a17 	ldw	r8,40(r17)
    9258:	003fae06 	br	9114 <__alt_data_end+0xf0009114>
    925c:	98c00017 	ldw	r3,0(r19)
    9260:	183fba26 	beq	r3,zero,914c <__alt_data_end+0xf000914c>
    9264:	01000744 	movi	r4,29
    9268:	19000626 	beq	r3,r4,9284 <__sflush_r+0x1c8>
    926c:	01000584 	movi	r4,22
    9270:	19000426 	beq	r3,r4,9284 <__sflush_r+0x1c8>
    9274:	88c0030b 	ldhu	r3,12(r17)
    9278:	18c01014 	ori	r3,r3,64
    927c:	88c0030d 	sth	r3,12(r17)
    9280:	003fc306 	br	9190 <__alt_data_end+0xf0009190>
    9284:	8880030b 	ldhu	r2,12(r17)
    9288:	88c00417 	ldw	r3,16(r17)
    928c:	88000115 	stw	zero,4(r17)
    9290:	10bdffcc 	andi	r2,r2,63487
    9294:	8880030d 	sth	r2,12(r17)
    9298:	88c00015 	stw	r3,0(r17)
    929c:	003fb306 	br	916c <__alt_data_end+0xf000916c>
    92a0:	98800017 	ldw	r2,0(r19)
    92a4:	103fea26 	beq	r2,zero,9250 <__alt_data_end+0xf0009250>
    92a8:	00c00744 	movi	r3,29
    92ac:	10c00226 	beq	r2,r3,92b8 <__sflush_r+0x1fc>
    92b0:	00c00584 	movi	r3,22
    92b4:	10c0031e 	bne	r2,r3,92c4 <__sflush_r+0x208>
    92b8:	9c000015 	stw	r16,0(r19)
    92bc:	0005883a 	mov	r2,zero
    92c0:	003fb306 	br	9190 <__alt_data_end+0xf0009190>
    92c4:	88c0030b 	ldhu	r3,12(r17)
    92c8:	3005883a 	mov	r2,r6
    92cc:	18c01014 	ori	r3,r3,64
    92d0:	88c0030d 	sth	r3,12(r17)
    92d4:	003fae06 	br	9190 <__alt_data_end+0xf0009190>

000092d8 <_fflush_r>:
    92d8:	defffd04 	addi	sp,sp,-12
    92dc:	dc000115 	stw	r16,4(sp)
    92e0:	dfc00215 	stw	ra,8(sp)
    92e4:	2021883a 	mov	r16,r4
    92e8:	20000226 	beq	r4,zero,92f4 <_fflush_r+0x1c>
    92ec:	20800e17 	ldw	r2,56(r4)
    92f0:	10000c26 	beq	r2,zero,9324 <_fflush_r+0x4c>
    92f4:	2880030f 	ldh	r2,12(r5)
    92f8:	1000051e 	bne	r2,zero,9310 <_fflush_r+0x38>
    92fc:	0005883a 	mov	r2,zero
    9300:	dfc00217 	ldw	ra,8(sp)
    9304:	dc000117 	ldw	r16,4(sp)
    9308:	dec00304 	addi	sp,sp,12
    930c:	f800283a 	ret
    9310:	8009883a 	mov	r4,r16
    9314:	dfc00217 	ldw	ra,8(sp)
    9318:	dc000117 	ldw	r16,4(sp)
    931c:	dec00304 	addi	sp,sp,12
    9320:	00090bc1 	jmpi	90bc <__sflush_r>
    9324:	d9400015 	stw	r5,0(sp)
    9328:	00096b40 	call	96b4 <__sinit>
    932c:	d9400017 	ldw	r5,0(sp)
    9330:	003ff006 	br	92f4 <__alt_data_end+0xf00092f4>

00009334 <fflush>:
    9334:	20000526 	beq	r4,zero,934c <fflush+0x18>
    9338:	00820034 	movhi	r2,2048
    933c:	1089c804 	addi	r2,r2,10016
    9340:	200b883a 	mov	r5,r4
    9344:	11000017 	ldw	r4,0(r2)
    9348:	00092d81 	jmpi	92d8 <_fflush_r>
    934c:	00820034 	movhi	r2,2048
    9350:	1089c704 	addi	r2,r2,10012
    9354:	11000017 	ldw	r4,0(r2)
    9358:	01400074 	movhi	r5,1
    935c:	2964b604 	addi	r5,r5,-27944
    9360:	000a2301 	jmpi	a230 <_fwalk_reent>

00009364 <__fp_unlock>:
    9364:	0005883a 	mov	r2,zero
    9368:	f800283a 	ret

0000936c <_cleanup_r>:
    936c:	01400074 	movhi	r5,1
    9370:	2963ee04 	addi	r5,r5,-28744
    9374:	000a2301 	jmpi	a230 <_fwalk_reent>

00009378 <__sinit.part.1>:
    9378:	defff704 	addi	sp,sp,-36
    937c:	00c00074 	movhi	r3,1
    9380:	dfc00815 	stw	ra,32(sp)
    9384:	ddc00715 	stw	r23,28(sp)
    9388:	dd800615 	stw	r22,24(sp)
    938c:	dd400515 	stw	r21,20(sp)
    9390:	dd000415 	stw	r20,16(sp)
    9394:	dcc00315 	stw	r19,12(sp)
    9398:	dc800215 	stw	r18,8(sp)
    939c:	dc400115 	stw	r17,4(sp)
    93a0:	dc000015 	stw	r16,0(sp)
    93a4:	18e4db04 	addi	r3,r3,-27796
    93a8:	24000117 	ldw	r16,4(r4)
    93ac:	20c00f15 	stw	r3,60(r4)
    93b0:	2080bb04 	addi	r2,r4,748
    93b4:	00c000c4 	movi	r3,3
    93b8:	20c0b915 	stw	r3,740(r4)
    93bc:	2080ba15 	stw	r2,744(r4)
    93c0:	2000b815 	stw	zero,736(r4)
    93c4:	05c00204 	movi	r23,8
    93c8:	00800104 	movi	r2,4
    93cc:	2025883a 	mov	r18,r4
    93d0:	b80d883a 	mov	r6,r23
    93d4:	81001704 	addi	r4,r16,92
    93d8:	000b883a 	mov	r5,zero
    93dc:	80000015 	stw	zero,0(r16)
    93e0:	80000115 	stw	zero,4(r16)
    93e4:	80000215 	stw	zero,8(r16)
    93e8:	8080030d 	sth	r2,12(r16)
    93ec:	80001915 	stw	zero,100(r16)
    93f0:	8000038d 	sth	zero,14(r16)
    93f4:	80000415 	stw	zero,16(r16)
    93f8:	80000515 	stw	zero,20(r16)
    93fc:	80000615 	stw	zero,24(r16)
    9400:	000af800 	call	af80 <memset>
    9404:	05800074 	movhi	r22,1
    9408:	94400217 	ldw	r17,8(r18)
    940c:	05400074 	movhi	r21,1
    9410:	05000074 	movhi	r20,1
    9414:	04c00074 	movhi	r19,1
    9418:	b5ad2304 	addi	r22,r22,-19316
    941c:	ad6d3a04 	addi	r21,r21,-19224
    9420:	a52d5904 	addi	r20,r20,-19100
    9424:	9ced7004 	addi	r19,r19,-19008
    9428:	85800815 	stw	r22,32(r16)
    942c:	85400915 	stw	r21,36(r16)
    9430:	85000a15 	stw	r20,40(r16)
    9434:	84c00b15 	stw	r19,44(r16)
    9438:	84000715 	stw	r16,28(r16)
    943c:	00800284 	movi	r2,10
    9440:	8880030d 	sth	r2,12(r17)
    9444:	00800044 	movi	r2,1
    9448:	b80d883a 	mov	r6,r23
    944c:	89001704 	addi	r4,r17,92
    9450:	000b883a 	mov	r5,zero
    9454:	88000015 	stw	zero,0(r17)
    9458:	88000115 	stw	zero,4(r17)
    945c:	88000215 	stw	zero,8(r17)
    9460:	88001915 	stw	zero,100(r17)
    9464:	8880038d 	sth	r2,14(r17)
    9468:	88000415 	stw	zero,16(r17)
    946c:	88000515 	stw	zero,20(r17)
    9470:	88000615 	stw	zero,24(r17)
    9474:	000af800 	call	af80 <memset>
    9478:	94000317 	ldw	r16,12(r18)
    947c:	00800484 	movi	r2,18
    9480:	8c400715 	stw	r17,28(r17)
    9484:	8d800815 	stw	r22,32(r17)
    9488:	8d400915 	stw	r21,36(r17)
    948c:	8d000a15 	stw	r20,40(r17)
    9490:	8cc00b15 	stw	r19,44(r17)
    9494:	8080030d 	sth	r2,12(r16)
    9498:	00800084 	movi	r2,2
    949c:	80000015 	stw	zero,0(r16)
    94a0:	80000115 	stw	zero,4(r16)
    94a4:	80000215 	stw	zero,8(r16)
    94a8:	80001915 	stw	zero,100(r16)
    94ac:	8080038d 	sth	r2,14(r16)
    94b0:	80000415 	stw	zero,16(r16)
    94b4:	80000515 	stw	zero,20(r16)
    94b8:	80000615 	stw	zero,24(r16)
    94bc:	b80d883a 	mov	r6,r23
    94c0:	000b883a 	mov	r5,zero
    94c4:	81001704 	addi	r4,r16,92
    94c8:	000af800 	call	af80 <memset>
    94cc:	00800044 	movi	r2,1
    94d0:	84000715 	stw	r16,28(r16)
    94d4:	85800815 	stw	r22,32(r16)
    94d8:	85400915 	stw	r21,36(r16)
    94dc:	85000a15 	stw	r20,40(r16)
    94e0:	84c00b15 	stw	r19,44(r16)
    94e4:	90800e15 	stw	r2,56(r18)
    94e8:	dfc00817 	ldw	ra,32(sp)
    94ec:	ddc00717 	ldw	r23,28(sp)
    94f0:	dd800617 	ldw	r22,24(sp)
    94f4:	dd400517 	ldw	r21,20(sp)
    94f8:	dd000417 	ldw	r20,16(sp)
    94fc:	dcc00317 	ldw	r19,12(sp)
    9500:	dc800217 	ldw	r18,8(sp)
    9504:	dc400117 	ldw	r17,4(sp)
    9508:	dc000017 	ldw	r16,0(sp)
    950c:	dec00904 	addi	sp,sp,36
    9510:	f800283a 	ret

00009514 <__fp_lock>:
    9514:	0005883a 	mov	r2,zero
    9518:	f800283a 	ret

0000951c <__sfmoreglue>:
    951c:	defffc04 	addi	sp,sp,-16
    9520:	dc400115 	stw	r17,4(sp)
    9524:	2c7fffc4 	addi	r17,r5,-1
    9528:	8c401a24 	muli	r17,r17,104
    952c:	dc800215 	stw	r18,8(sp)
    9530:	2825883a 	mov	r18,r5
    9534:	89401d04 	addi	r5,r17,116
    9538:	dc000015 	stw	r16,0(sp)
    953c:	dfc00315 	stw	ra,12(sp)
    9540:	000a5b00 	call	a5b0 <_malloc_r>
    9544:	1021883a 	mov	r16,r2
    9548:	10000726 	beq	r2,zero,9568 <__sfmoreglue+0x4c>
    954c:	11000304 	addi	r4,r2,12
    9550:	10000015 	stw	zero,0(r2)
    9554:	14800115 	stw	r18,4(r2)
    9558:	11000215 	stw	r4,8(r2)
    955c:	89801a04 	addi	r6,r17,104
    9560:	000b883a 	mov	r5,zero
    9564:	000af800 	call	af80 <memset>
    9568:	8005883a 	mov	r2,r16
    956c:	dfc00317 	ldw	ra,12(sp)
    9570:	dc800217 	ldw	r18,8(sp)
    9574:	dc400117 	ldw	r17,4(sp)
    9578:	dc000017 	ldw	r16,0(sp)
    957c:	dec00404 	addi	sp,sp,16
    9580:	f800283a 	ret

00009584 <__sfp>:
    9584:	defffb04 	addi	sp,sp,-20
    9588:	dc000015 	stw	r16,0(sp)
    958c:	04020034 	movhi	r16,2048
    9590:	8409c704 	addi	r16,r16,10012
    9594:	dcc00315 	stw	r19,12(sp)
    9598:	2027883a 	mov	r19,r4
    959c:	81000017 	ldw	r4,0(r16)
    95a0:	dfc00415 	stw	ra,16(sp)
    95a4:	dc800215 	stw	r18,8(sp)
    95a8:	20800e17 	ldw	r2,56(r4)
    95ac:	dc400115 	stw	r17,4(sp)
    95b0:	1000021e 	bne	r2,zero,95bc <__sfp+0x38>
    95b4:	00093780 	call	9378 <__sinit.part.1>
    95b8:	81000017 	ldw	r4,0(r16)
    95bc:	2480b804 	addi	r18,r4,736
    95c0:	047fffc4 	movi	r17,-1
    95c4:	91000117 	ldw	r4,4(r18)
    95c8:	94000217 	ldw	r16,8(r18)
    95cc:	213fffc4 	addi	r4,r4,-1
    95d0:	20000a16 	blt	r4,zero,95fc <__sfp+0x78>
    95d4:	8080030f 	ldh	r2,12(r16)
    95d8:	10000c26 	beq	r2,zero,960c <__sfp+0x88>
    95dc:	80c01d04 	addi	r3,r16,116
    95e0:	00000206 	br	95ec <__sfp+0x68>
    95e4:	18bfe60f 	ldh	r2,-104(r3)
    95e8:	10000826 	beq	r2,zero,960c <__sfp+0x88>
    95ec:	213fffc4 	addi	r4,r4,-1
    95f0:	1c3ffd04 	addi	r16,r3,-12
    95f4:	18c01a04 	addi	r3,r3,104
    95f8:	247ffa1e 	bne	r4,r17,95e4 <__alt_data_end+0xf00095e4>
    95fc:	90800017 	ldw	r2,0(r18)
    9600:	10001d26 	beq	r2,zero,9678 <__sfp+0xf4>
    9604:	1025883a 	mov	r18,r2
    9608:	003fee06 	br	95c4 <__alt_data_end+0xf00095c4>
    960c:	00bfffc4 	movi	r2,-1
    9610:	8080038d 	sth	r2,14(r16)
    9614:	00800044 	movi	r2,1
    9618:	8080030d 	sth	r2,12(r16)
    961c:	80001915 	stw	zero,100(r16)
    9620:	80000015 	stw	zero,0(r16)
    9624:	80000215 	stw	zero,8(r16)
    9628:	80000115 	stw	zero,4(r16)
    962c:	80000415 	stw	zero,16(r16)
    9630:	80000515 	stw	zero,20(r16)
    9634:	80000615 	stw	zero,24(r16)
    9638:	01800204 	movi	r6,8
    963c:	000b883a 	mov	r5,zero
    9640:	81001704 	addi	r4,r16,92
    9644:	000af800 	call	af80 <memset>
    9648:	8005883a 	mov	r2,r16
    964c:	80000c15 	stw	zero,48(r16)
    9650:	80000d15 	stw	zero,52(r16)
    9654:	80001115 	stw	zero,68(r16)
    9658:	80001215 	stw	zero,72(r16)
    965c:	dfc00417 	ldw	ra,16(sp)
    9660:	dcc00317 	ldw	r19,12(sp)
    9664:	dc800217 	ldw	r18,8(sp)
    9668:	dc400117 	ldw	r17,4(sp)
    966c:	dc000017 	ldw	r16,0(sp)
    9670:	dec00504 	addi	sp,sp,20
    9674:	f800283a 	ret
    9678:	01400104 	movi	r5,4
    967c:	9809883a 	mov	r4,r19
    9680:	000951c0 	call	951c <__sfmoreglue>
    9684:	90800015 	stw	r2,0(r18)
    9688:	103fde1e 	bne	r2,zero,9604 <__alt_data_end+0xf0009604>
    968c:	00800304 	movi	r2,12
    9690:	98800015 	stw	r2,0(r19)
    9694:	0005883a 	mov	r2,zero
    9698:	003ff006 	br	965c <__alt_data_end+0xf000965c>

0000969c <_cleanup>:
    969c:	00820034 	movhi	r2,2048
    96a0:	1089c704 	addi	r2,r2,10012
    96a4:	11000017 	ldw	r4,0(r2)
    96a8:	01400074 	movhi	r5,1
    96ac:	2963ee04 	addi	r5,r5,-28744
    96b0:	000a2301 	jmpi	a230 <_fwalk_reent>

000096b4 <__sinit>:
    96b4:	20800e17 	ldw	r2,56(r4)
    96b8:	10000126 	beq	r2,zero,96c0 <__sinit+0xc>
    96bc:	f800283a 	ret
    96c0:	00093781 	jmpi	9378 <__sinit.part.1>

000096c4 <__sfp_lock_acquire>:
    96c4:	f800283a 	ret

000096c8 <__sfp_lock_release>:
    96c8:	f800283a 	ret

000096cc <__sinit_lock_acquire>:
    96cc:	f800283a 	ret

000096d0 <__sinit_lock_release>:
    96d0:	f800283a 	ret

000096d4 <__fp_lock_all>:
    96d4:	00820034 	movhi	r2,2048
    96d8:	1089c804 	addi	r2,r2,10016
    96dc:	11000017 	ldw	r4,0(r2)
    96e0:	01400074 	movhi	r5,1
    96e4:	29654504 	addi	r5,r5,-27372
    96e8:	000a16c1 	jmpi	a16c <_fwalk>

000096ec <__fp_unlock_all>:
    96ec:	00820034 	movhi	r2,2048
    96f0:	1089c804 	addi	r2,r2,10016
    96f4:	11000017 	ldw	r4,0(r2)
    96f8:	01400074 	movhi	r5,1
    96fc:	2964d904 	addi	r5,r5,-27804
    9700:	000a16c1 	jmpi	a16c <_fwalk>

00009704 <_fopen_r>:
    9704:	defffa04 	addi	sp,sp,-24
    9708:	3005883a 	mov	r2,r6
    970c:	dcc00415 	stw	r19,16(sp)
    9710:	d80d883a 	mov	r6,sp
    9714:	2827883a 	mov	r19,r5
    9718:	100b883a 	mov	r5,r2
    971c:	dc800315 	stw	r18,12(sp)
    9720:	dfc00515 	stw	ra,20(sp)
    9724:	dc400215 	stw	r17,8(sp)
    9728:	dc000115 	stw	r16,4(sp)
    972c:	2025883a 	mov	r18,r4
    9730:	000f3c00 	call	f3c0 <__sflags>
    9734:	10002726 	beq	r2,zero,97d4 <_fopen_r+0xd0>
    9738:	9009883a 	mov	r4,r18
    973c:	1023883a 	mov	r17,r2
    9740:	00095840 	call	9584 <__sfp>
    9744:	1021883a 	mov	r16,r2
    9748:	10002226 	beq	r2,zero,97d4 <_fopen_r+0xd0>
    974c:	d9800017 	ldw	r6,0(sp)
    9750:	01c06d84 	movi	r7,438
    9754:	980b883a 	mov	r5,r19
    9758:	9009883a 	mov	r4,r18
    975c:	000b0a80 	call	b0a8 <_open_r>
    9760:	10001916 	blt	r2,zero,97c8 <_fopen_r+0xc4>
    9764:	8080038d 	sth	r2,14(r16)
    9768:	00800074 	movhi	r2,1
    976c:	10ad2304 	addi	r2,r2,-19316
    9770:	80800815 	stw	r2,32(r16)
    9774:	00800074 	movhi	r2,1
    9778:	10ad3a04 	addi	r2,r2,-19224
    977c:	80800915 	stw	r2,36(r16)
    9780:	00800074 	movhi	r2,1
    9784:	10ad5904 	addi	r2,r2,-19100
    9788:	80800a15 	stw	r2,40(r16)
    978c:	00800074 	movhi	r2,1
    9790:	10ad7004 	addi	r2,r2,-19008
    9794:	8440030d 	sth	r17,12(r16)
    9798:	84000715 	stw	r16,28(r16)
    979c:	80800b15 	stw	r2,44(r16)
    97a0:	8c40400c 	andi	r17,r17,256
    97a4:	88000d1e 	bne	r17,zero,97dc <_fopen_r+0xd8>
    97a8:	8005883a 	mov	r2,r16
    97ac:	dfc00517 	ldw	ra,20(sp)
    97b0:	dcc00417 	ldw	r19,16(sp)
    97b4:	dc800317 	ldw	r18,12(sp)
    97b8:	dc400217 	ldw	r17,8(sp)
    97bc:	dc000117 	ldw	r16,4(sp)
    97c0:	dec00604 	addi	sp,sp,24
    97c4:	f800283a 	ret
    97c8:	00096c40 	call	96c4 <__sfp_lock_acquire>
    97cc:	8000030d 	sth	zero,12(r16)
    97d0:	00096c80 	call	96c8 <__sfp_lock_release>
    97d4:	0005883a 	mov	r2,zero
    97d8:	003ff406 	br	97ac <__alt_data_end+0xf00097ac>
    97dc:	01c00084 	movi	r7,2
    97e0:	000d883a 	mov	r6,zero
    97e4:	800b883a 	mov	r5,r16
    97e8:	9009883a 	mov	r4,r18
    97ec:	0009c900 	call	9c90 <_fseek_r>
    97f0:	8005883a 	mov	r2,r16
    97f4:	003fed06 	br	97ac <__alt_data_end+0xf00097ac>

000097f8 <fopen>:
    97f8:	00820034 	movhi	r2,2048
    97fc:	1089c804 	addi	r2,r2,10016
    9800:	280d883a 	mov	r6,r5
    9804:	200b883a 	mov	r5,r4
    9808:	11000017 	ldw	r4,0(r2)
    980c:	00097041 	jmpi	9704 <_fopen_r>

00009810 <_fprintf_r>:
    9810:	defffe04 	addi	sp,sp,-8
    9814:	2809883a 	mov	r4,r5
    9818:	300b883a 	mov	r5,r6
    981c:	dfc00015 	stw	ra,0(sp)
    9820:	d9c00115 	stw	r7,4(sp)
    9824:	d9800104 	addi	r6,sp,4
    9828:	000d8580 	call	d858 <__vfprintf_internal>
    982c:	dfc00017 	ldw	ra,0(sp)
    9830:	dec00204 	addi	sp,sp,8
    9834:	f800283a 	ret

00009838 <fprintf>:
    9838:	defffd04 	addi	sp,sp,-12
    983c:	dfc00015 	stw	ra,0(sp)
    9840:	d9800115 	stw	r6,4(sp)
    9844:	d9c00215 	stw	r7,8(sp)
    9848:	d9800104 	addi	r6,sp,4
    984c:	000d8580 	call	d858 <__vfprintf_internal>
    9850:	dfc00017 	ldw	ra,0(sp)
    9854:	dec00304 	addi	sp,sp,12
    9858:	f800283a 	ret

0000985c <_malloc_trim_r>:
    985c:	defffb04 	addi	sp,sp,-20
    9860:	dcc00315 	stw	r19,12(sp)
    9864:	04c20034 	movhi	r19,2048
    9868:	dc800215 	stw	r18,8(sp)
    986c:	dc400115 	stw	r17,4(sp)
    9870:	dc000015 	stw	r16,0(sp)
    9874:	dfc00415 	stw	ra,16(sp)
    9878:	2821883a 	mov	r16,r5
    987c:	9cc33804 	addi	r19,r19,3296
    9880:	2025883a 	mov	r18,r4
    9884:	00140cc0 	call	140cc <__malloc_lock>
    9888:	98800217 	ldw	r2,8(r19)
    988c:	14400117 	ldw	r17,4(r2)
    9890:	00bfff04 	movi	r2,-4
    9894:	88a2703a 	and	r17,r17,r2
    9898:	8c21c83a 	sub	r16,r17,r16
    989c:	8403fbc4 	addi	r16,r16,4079
    98a0:	8020d33a 	srli	r16,r16,12
    98a4:	0083ffc4 	movi	r2,4095
    98a8:	843fffc4 	addi	r16,r16,-1
    98ac:	8020933a 	slli	r16,r16,12
    98b0:	1400060e 	bge	r2,r16,98cc <_malloc_trim_r+0x70>
    98b4:	000b883a 	mov	r5,zero
    98b8:	9009883a 	mov	r4,r18
    98bc:	000b4380 	call	b438 <_sbrk_r>
    98c0:	98c00217 	ldw	r3,8(r19)
    98c4:	1c47883a 	add	r3,r3,r17
    98c8:	10c00a26 	beq	r2,r3,98f4 <_malloc_trim_r+0x98>
    98cc:	9009883a 	mov	r4,r18
    98d0:	00140f00 	call	140f0 <__malloc_unlock>
    98d4:	0005883a 	mov	r2,zero
    98d8:	dfc00417 	ldw	ra,16(sp)
    98dc:	dcc00317 	ldw	r19,12(sp)
    98e0:	dc800217 	ldw	r18,8(sp)
    98e4:	dc400117 	ldw	r17,4(sp)
    98e8:	dc000017 	ldw	r16,0(sp)
    98ec:	dec00504 	addi	sp,sp,20
    98f0:	f800283a 	ret
    98f4:	040bc83a 	sub	r5,zero,r16
    98f8:	9009883a 	mov	r4,r18
    98fc:	000b4380 	call	b438 <_sbrk_r>
    9900:	00ffffc4 	movi	r3,-1
    9904:	10c00d26 	beq	r2,r3,993c <_malloc_trim_r+0xe0>
    9908:	00c20234 	movhi	r3,2056
    990c:	18fe8d04 	addi	r3,r3,-1484
    9910:	18800017 	ldw	r2,0(r3)
    9914:	99000217 	ldw	r4,8(r19)
    9918:	8c23c83a 	sub	r17,r17,r16
    991c:	8c400054 	ori	r17,r17,1
    9920:	1421c83a 	sub	r16,r2,r16
    9924:	24400115 	stw	r17,4(r4)
    9928:	9009883a 	mov	r4,r18
    992c:	1c000015 	stw	r16,0(r3)
    9930:	00140f00 	call	140f0 <__malloc_unlock>
    9934:	00800044 	movi	r2,1
    9938:	003fe706 	br	98d8 <__alt_data_end+0xf00098d8>
    993c:	000b883a 	mov	r5,zero
    9940:	9009883a 	mov	r4,r18
    9944:	000b4380 	call	b438 <_sbrk_r>
    9948:	99000217 	ldw	r4,8(r19)
    994c:	014003c4 	movi	r5,15
    9950:	1107c83a 	sub	r3,r2,r4
    9954:	28ffdd0e 	bge	r5,r3,98cc <__alt_data_end+0xf00098cc>
    9958:	01420034 	movhi	r5,2048
    995c:	2949c904 	addi	r5,r5,10020
    9960:	29400017 	ldw	r5,0(r5)
    9964:	18c00054 	ori	r3,r3,1
    9968:	20c00115 	stw	r3,4(r4)
    996c:	00c20234 	movhi	r3,2056
    9970:	1145c83a 	sub	r2,r2,r5
    9974:	18fe8d04 	addi	r3,r3,-1484
    9978:	18800015 	stw	r2,0(r3)
    997c:	003fd306 	br	98cc <__alt_data_end+0xf00098cc>

00009980 <_free_r>:
    9980:	28004126 	beq	r5,zero,9a88 <_free_r+0x108>
    9984:	defffd04 	addi	sp,sp,-12
    9988:	dc400115 	stw	r17,4(sp)
    998c:	dc000015 	stw	r16,0(sp)
    9990:	2023883a 	mov	r17,r4
    9994:	2821883a 	mov	r16,r5
    9998:	dfc00215 	stw	ra,8(sp)
    999c:	00140cc0 	call	140cc <__malloc_lock>
    99a0:	81ffff17 	ldw	r7,-4(r16)
    99a4:	00bfff84 	movi	r2,-2
    99a8:	01020034 	movhi	r4,2048
    99ac:	81bffe04 	addi	r6,r16,-8
    99b0:	3884703a 	and	r2,r7,r2
    99b4:	21033804 	addi	r4,r4,3296
    99b8:	308b883a 	add	r5,r6,r2
    99bc:	2a400117 	ldw	r9,4(r5)
    99c0:	22000217 	ldw	r8,8(r4)
    99c4:	00ffff04 	movi	r3,-4
    99c8:	48c6703a 	and	r3,r9,r3
    99cc:	2a005726 	beq	r5,r8,9b2c <_free_r+0x1ac>
    99d0:	28c00115 	stw	r3,4(r5)
    99d4:	39c0004c 	andi	r7,r7,1
    99d8:	3800091e 	bne	r7,zero,9a00 <_free_r+0x80>
    99dc:	823ffe17 	ldw	r8,-8(r16)
    99e0:	22400204 	addi	r9,r4,8
    99e4:	320dc83a 	sub	r6,r6,r8
    99e8:	31c00217 	ldw	r7,8(r6)
    99ec:	1205883a 	add	r2,r2,r8
    99f0:	3a406526 	beq	r7,r9,9b88 <_free_r+0x208>
    99f4:	32000317 	ldw	r8,12(r6)
    99f8:	3a000315 	stw	r8,12(r7)
    99fc:	41c00215 	stw	r7,8(r8)
    9a00:	28cf883a 	add	r7,r5,r3
    9a04:	39c00117 	ldw	r7,4(r7)
    9a08:	39c0004c 	andi	r7,r7,1
    9a0c:	38003a26 	beq	r7,zero,9af8 <_free_r+0x178>
    9a10:	10c00054 	ori	r3,r2,1
    9a14:	30c00115 	stw	r3,4(r6)
    9a18:	3087883a 	add	r3,r6,r2
    9a1c:	18800015 	stw	r2,0(r3)
    9a20:	00c07fc4 	movi	r3,511
    9a24:	18801936 	bltu	r3,r2,9a8c <_free_r+0x10c>
    9a28:	1004d0fa 	srli	r2,r2,3
    9a2c:	01c00044 	movi	r7,1
    9a30:	21400117 	ldw	r5,4(r4)
    9a34:	10c00044 	addi	r3,r2,1
    9a38:	18c7883a 	add	r3,r3,r3
    9a3c:	1005d0ba 	srai	r2,r2,2
    9a40:	18c7883a 	add	r3,r3,r3
    9a44:	18c7883a 	add	r3,r3,r3
    9a48:	1907883a 	add	r3,r3,r4
    9a4c:	3884983a 	sll	r2,r7,r2
    9a50:	19c00017 	ldw	r7,0(r3)
    9a54:	1a3ffe04 	addi	r8,r3,-8
    9a58:	1144b03a 	or	r2,r2,r5
    9a5c:	32000315 	stw	r8,12(r6)
    9a60:	31c00215 	stw	r7,8(r6)
    9a64:	20800115 	stw	r2,4(r4)
    9a68:	19800015 	stw	r6,0(r3)
    9a6c:	39800315 	stw	r6,12(r7)
    9a70:	8809883a 	mov	r4,r17
    9a74:	dfc00217 	ldw	ra,8(sp)
    9a78:	dc400117 	ldw	r17,4(sp)
    9a7c:	dc000017 	ldw	r16,0(sp)
    9a80:	dec00304 	addi	sp,sp,12
    9a84:	00140f01 	jmpi	140f0 <__malloc_unlock>
    9a88:	f800283a 	ret
    9a8c:	100ad27a 	srli	r5,r2,9
    9a90:	00c00104 	movi	r3,4
    9a94:	19404a36 	bltu	r3,r5,9bc0 <_free_r+0x240>
    9a98:	100ad1ba 	srli	r5,r2,6
    9a9c:	28c00e44 	addi	r3,r5,57
    9aa0:	18c7883a 	add	r3,r3,r3
    9aa4:	29400e04 	addi	r5,r5,56
    9aa8:	18c7883a 	add	r3,r3,r3
    9aac:	18c7883a 	add	r3,r3,r3
    9ab0:	1909883a 	add	r4,r3,r4
    9ab4:	20c00017 	ldw	r3,0(r4)
    9ab8:	01c20034 	movhi	r7,2048
    9abc:	213ffe04 	addi	r4,r4,-8
    9ac0:	39c33804 	addi	r7,r7,3296
    9ac4:	20c04426 	beq	r4,r3,9bd8 <_free_r+0x258>
    9ac8:	01ffff04 	movi	r7,-4
    9acc:	19400117 	ldw	r5,4(r3)
    9ad0:	29ca703a 	and	r5,r5,r7
    9ad4:	1140022e 	bgeu	r2,r5,9ae0 <_free_r+0x160>
    9ad8:	18c00217 	ldw	r3,8(r3)
    9adc:	20fffb1e 	bne	r4,r3,9acc <__alt_data_end+0xf0009acc>
    9ae0:	19000317 	ldw	r4,12(r3)
    9ae4:	31000315 	stw	r4,12(r6)
    9ae8:	30c00215 	stw	r3,8(r6)
    9aec:	21800215 	stw	r6,8(r4)
    9af0:	19800315 	stw	r6,12(r3)
    9af4:	003fde06 	br	9a70 <__alt_data_end+0xf0009a70>
    9af8:	29c00217 	ldw	r7,8(r5)
    9afc:	10c5883a 	add	r2,r2,r3
    9b00:	00c20034 	movhi	r3,2048
    9b04:	18c33a04 	addi	r3,r3,3304
    9b08:	38c03b26 	beq	r7,r3,9bf8 <_free_r+0x278>
    9b0c:	2a000317 	ldw	r8,12(r5)
    9b10:	11400054 	ori	r5,r2,1
    9b14:	3087883a 	add	r3,r6,r2
    9b18:	3a000315 	stw	r8,12(r7)
    9b1c:	41c00215 	stw	r7,8(r8)
    9b20:	31400115 	stw	r5,4(r6)
    9b24:	18800015 	stw	r2,0(r3)
    9b28:	003fbd06 	br	9a20 <__alt_data_end+0xf0009a20>
    9b2c:	39c0004c 	andi	r7,r7,1
    9b30:	10c5883a 	add	r2,r2,r3
    9b34:	3800071e 	bne	r7,zero,9b54 <_free_r+0x1d4>
    9b38:	81fffe17 	ldw	r7,-8(r16)
    9b3c:	31cdc83a 	sub	r6,r6,r7
    9b40:	30c00317 	ldw	r3,12(r6)
    9b44:	31400217 	ldw	r5,8(r6)
    9b48:	11c5883a 	add	r2,r2,r7
    9b4c:	28c00315 	stw	r3,12(r5)
    9b50:	19400215 	stw	r5,8(r3)
    9b54:	10c00054 	ori	r3,r2,1
    9b58:	30c00115 	stw	r3,4(r6)
    9b5c:	00c20034 	movhi	r3,2048
    9b60:	18c9ca04 	addi	r3,r3,10024
    9b64:	18c00017 	ldw	r3,0(r3)
    9b68:	21800215 	stw	r6,8(r4)
    9b6c:	10ffc036 	bltu	r2,r3,9a70 <__alt_data_end+0xf0009a70>
    9b70:	00820034 	movhi	r2,2048
    9b74:	108a1004 	addi	r2,r2,10304
    9b78:	11400017 	ldw	r5,0(r2)
    9b7c:	8809883a 	mov	r4,r17
    9b80:	000985c0 	call	985c <_malloc_trim_r>
    9b84:	003fba06 	br	9a70 <__alt_data_end+0xf0009a70>
    9b88:	28c9883a 	add	r4,r5,r3
    9b8c:	21000117 	ldw	r4,4(r4)
    9b90:	2100004c 	andi	r4,r4,1
    9b94:	2000391e 	bne	r4,zero,9c7c <_free_r+0x2fc>
    9b98:	29c00217 	ldw	r7,8(r5)
    9b9c:	29000317 	ldw	r4,12(r5)
    9ba0:	1885883a 	add	r2,r3,r2
    9ba4:	10c00054 	ori	r3,r2,1
    9ba8:	39000315 	stw	r4,12(r7)
    9bac:	21c00215 	stw	r7,8(r4)
    9bb0:	30c00115 	stw	r3,4(r6)
    9bb4:	308d883a 	add	r6,r6,r2
    9bb8:	30800015 	stw	r2,0(r6)
    9bbc:	003fac06 	br	9a70 <__alt_data_end+0xf0009a70>
    9bc0:	00c00504 	movi	r3,20
    9bc4:	19401536 	bltu	r3,r5,9c1c <_free_r+0x29c>
    9bc8:	28c01704 	addi	r3,r5,92
    9bcc:	18c7883a 	add	r3,r3,r3
    9bd0:	294016c4 	addi	r5,r5,91
    9bd4:	003fb406 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9bd8:	280bd0ba 	srai	r5,r5,2
    9bdc:	00c00044 	movi	r3,1
    9be0:	38800117 	ldw	r2,4(r7)
    9be4:	194a983a 	sll	r5,r3,r5
    9be8:	2007883a 	mov	r3,r4
    9bec:	2884b03a 	or	r2,r5,r2
    9bf0:	38800115 	stw	r2,4(r7)
    9bf4:	003fbb06 	br	9ae4 <__alt_data_end+0xf0009ae4>
    9bf8:	21800515 	stw	r6,20(r4)
    9bfc:	21800415 	stw	r6,16(r4)
    9c00:	10c00054 	ori	r3,r2,1
    9c04:	31c00315 	stw	r7,12(r6)
    9c08:	31c00215 	stw	r7,8(r6)
    9c0c:	30c00115 	stw	r3,4(r6)
    9c10:	308d883a 	add	r6,r6,r2
    9c14:	30800015 	stw	r2,0(r6)
    9c18:	003f9506 	br	9a70 <__alt_data_end+0xf0009a70>
    9c1c:	00c01504 	movi	r3,84
    9c20:	19400536 	bltu	r3,r5,9c38 <_free_r+0x2b8>
    9c24:	100ad33a 	srli	r5,r2,12
    9c28:	28c01bc4 	addi	r3,r5,111
    9c2c:	18c7883a 	add	r3,r3,r3
    9c30:	29401b84 	addi	r5,r5,110
    9c34:	003f9c06 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9c38:	00c05504 	movi	r3,340
    9c3c:	19400536 	bltu	r3,r5,9c54 <_free_r+0x2d4>
    9c40:	100ad3fa 	srli	r5,r2,15
    9c44:	28c01e04 	addi	r3,r5,120
    9c48:	18c7883a 	add	r3,r3,r3
    9c4c:	29401dc4 	addi	r5,r5,119
    9c50:	003f9506 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9c54:	00c15504 	movi	r3,1364
    9c58:	19400536 	bltu	r3,r5,9c70 <_free_r+0x2f0>
    9c5c:	100ad4ba 	srli	r5,r2,18
    9c60:	28c01f44 	addi	r3,r5,125
    9c64:	18c7883a 	add	r3,r3,r3
    9c68:	29401f04 	addi	r5,r5,124
    9c6c:	003f8e06 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9c70:	00c03f84 	movi	r3,254
    9c74:	01401f84 	movi	r5,126
    9c78:	003f8b06 	br	9aa8 <__alt_data_end+0xf0009aa8>
    9c7c:	10c00054 	ori	r3,r2,1
    9c80:	30c00115 	stw	r3,4(r6)
    9c84:	308d883a 	add	r6,r6,r2
    9c88:	30800015 	stw	r2,0(r6)
    9c8c:	003f7806 	br	9a70 <__alt_data_end+0xf0009a70>

00009c90 <_fseek_r>:
    9c90:	0009cb01 	jmpi	9cb0 <_fseeko_r>

00009c94 <fseek>:
    9c94:	00820034 	movhi	r2,2048
    9c98:	1089c804 	addi	r2,r2,10016
    9c9c:	300f883a 	mov	r7,r6
    9ca0:	280d883a 	mov	r6,r5
    9ca4:	200b883a 	mov	r5,r4
    9ca8:	11000017 	ldw	r4,0(r2)
    9cac:	0009cb01 	jmpi	9cb0 <_fseeko_r>

00009cb0 <_fseeko_r>:
    9cb0:	deffe804 	addi	sp,sp,-96
    9cb4:	dd401415 	stw	r21,80(sp)
    9cb8:	dc801115 	stw	r18,68(sp)
    9cbc:	dc401015 	stw	r17,64(sp)
    9cc0:	dc000f15 	stw	r16,60(sp)
    9cc4:	dfc01715 	stw	ra,92(sp)
    9cc8:	ddc01615 	stw	r23,88(sp)
    9ccc:	dd801515 	stw	r22,84(sp)
    9cd0:	dd001315 	stw	r20,76(sp)
    9cd4:	dcc01215 	stw	r19,72(sp)
    9cd8:	2023883a 	mov	r17,r4
    9cdc:	2821883a 	mov	r16,r5
    9ce0:	302b883a 	mov	r21,r6
    9ce4:	3825883a 	mov	r18,r7
    9ce8:	20000226 	beq	r4,zero,9cf4 <_fseeko_r+0x44>
    9cec:	20800e17 	ldw	r2,56(r4)
    9cf0:	10005a26 	beq	r2,zero,9e5c <_fseeko_r+0x1ac>
    9cf4:	8080030b 	ldhu	r2,12(r16)
    9cf8:	00c04204 	movi	r3,264
    9cfc:	1080420c 	andi	r2,r2,264
    9d00:	10c05b26 	beq	r2,r3,9e70 <_fseeko_r+0x1c0>
    9d04:	85000a17 	ldw	r20,40(r16)
    9d08:	a000f626 	beq	r20,zero,a0e4 <_fseeko_r+0x434>
    9d0c:	00800044 	movi	r2,1
    9d10:	90803e26 	beq	r18,r2,9e0c <_fseeko_r+0x15c>
    9d14:	00800084 	movi	r2,2
    9d18:	90801026 	beq	r18,r2,9d5c <_fseeko_r+0xac>
    9d1c:	90000f26 	beq	r18,zero,9d5c <_fseeko_r+0xac>
    9d20:	00800584 	movi	r2,22
    9d24:	88800015 	stw	r2,0(r17)
    9d28:	04ffffc4 	movi	r19,-1
    9d2c:	9805883a 	mov	r2,r19
    9d30:	dfc01717 	ldw	ra,92(sp)
    9d34:	ddc01617 	ldw	r23,88(sp)
    9d38:	dd801517 	ldw	r22,84(sp)
    9d3c:	dd401417 	ldw	r21,80(sp)
    9d40:	dd001317 	ldw	r20,76(sp)
    9d44:	dcc01217 	ldw	r19,72(sp)
    9d48:	dc801117 	ldw	r18,68(sp)
    9d4c:	dc401017 	ldw	r17,64(sp)
    9d50:	dc000f17 	ldw	r16,60(sp)
    9d54:	dec01804 	addi	sp,sp,96
    9d58:	f800283a 	ret
    9d5c:	80800417 	ldw	r2,16(r16)
    9d60:	002f883a 	mov	r23,zero
    9d64:	0027883a 	mov	r19,zero
    9d68:	1000cb26 	beq	r2,zero,a098 <_fseeko_r+0x3e8>
    9d6c:	8080030b 	ldhu	r2,12(r16)
    9d70:	10c2068c 	andi	r3,r2,2074
    9d74:	1800071e 	bne	r3,zero,9d94 <_fseeko_r+0xe4>
    9d78:	10c1000c 	andi	r3,r2,1024
    9d7c:	1800451e 	bne	r3,zero,9e94 <_fseeko_r+0x1e4>
    9d80:	00c00074 	movhi	r3,1
    9d84:	18ed5904 	addi	r3,r3,-19100
    9d88:	a0c0b726 	beq	r20,r3,a068 <_fseeko_r+0x3b8>
    9d8c:	10820014 	ori	r2,r2,2048
    9d90:	8080030d 	sth	r2,12(r16)
    9d94:	800b883a 	mov	r5,r16
    9d98:	8809883a 	mov	r4,r17
    9d9c:	00092d80 	call	92d8 <_fflush_r>
    9da0:	1027883a 	mov	r19,r2
    9da4:	103fe01e 	bne	r2,zero,9d28 <__alt_data_end+0xf0009d28>
    9da8:	81400717 	ldw	r5,28(r16)
    9dac:	900f883a 	mov	r7,r18
    9db0:	a80d883a 	mov	r6,r21
    9db4:	8809883a 	mov	r4,r17
    9db8:	a03ee83a 	callr	r20
    9dbc:	00ffffc4 	movi	r3,-1
    9dc0:	10ffd926 	beq	r2,r3,9d28 <__alt_data_end+0xf0009d28>
    9dc4:	81400c17 	ldw	r5,48(r16)
    9dc8:	28000526 	beq	r5,zero,9de0 <_fseeko_r+0x130>
    9dcc:	80801004 	addi	r2,r16,64
    9dd0:	28800226 	beq	r5,r2,9ddc <_fseeko_r+0x12c>
    9dd4:	8809883a 	mov	r4,r17
    9dd8:	00099800 	call	9980 <_free_r>
    9ddc:	80000c15 	stw	zero,48(r16)
    9de0:	8080030b 	ldhu	r2,12(r16)
    9de4:	80c00417 	ldw	r3,16(r16)
    9de8:	80000115 	stw	zero,4(r16)
    9dec:	10bdf7cc 	andi	r2,r2,63455
    9df0:	80c00015 	stw	r3,0(r16)
    9df4:	8080030d 	sth	r2,12(r16)
    9df8:	01800204 	movi	r6,8
    9dfc:	000b883a 	mov	r5,zero
    9e00:	81001704 	addi	r4,r16,92
    9e04:	000af800 	call	af80 <memset>
    9e08:	003fc806 	br	9d2c <__alt_data_end+0xf0009d2c>
    9e0c:	800b883a 	mov	r5,r16
    9e10:	8809883a 	mov	r4,r17
    9e14:	00092d80 	call	92d8 <_fflush_r>
    9e18:	8080030b 	ldhu	r2,12(r16)
    9e1c:	10c4000c 	andi	r3,r2,4096
    9e20:	18008726 	beq	r3,zero,a040 <_fseeko_r+0x390>
    9e24:	84c01417 	ldw	r19,80(r16)
    9e28:	10c0010c 	andi	r3,r2,4
    9e2c:	1800431e 	bne	r3,zero,9f3c <_fseeko_r+0x28c>
    9e30:	1080020c 	andi	r2,r2,8
    9e34:	10008026 	beq	r2,zero,a038 <_fseeko_r+0x388>
    9e38:	80c00017 	ldw	r3,0(r16)
    9e3c:	80800417 	ldw	r2,16(r16)
    9e40:	18000226 	beq	r3,zero,9e4c <_fseeko_r+0x19c>
    9e44:	1887c83a 	sub	r3,r3,r2
    9e48:	98e7883a 	add	r19,r19,r3
    9e4c:	aceb883a 	add	r21,r21,r19
    9e50:	05c00044 	movi	r23,1
    9e54:	0025883a 	mov	r18,zero
    9e58:	003fc306 	br	9d68 <__alt_data_end+0xf0009d68>
    9e5c:	00096b40 	call	96b4 <__sinit>
    9e60:	8080030b 	ldhu	r2,12(r16)
    9e64:	00c04204 	movi	r3,264
    9e68:	1080420c 	andi	r2,r2,264
    9e6c:	10ffa51e 	bne	r2,r3,9d04 <__alt_data_end+0xf0009d04>
    9e70:	800b883a 	mov	r5,r16
    9e74:	8809883a 	mov	r4,r17
    9e78:	00092d80 	call	92d8 <_fflush_r>
    9e7c:	003fa106 	br	9d04 <__alt_data_end+0xf0009d04>
    9e80:	8080030b 	ldhu	r2,12(r16)
    9e84:	00c10004 	movi	r3,1024
    9e88:	80c01315 	stw	r3,76(r16)
    9e8c:	10c4b03a 	or	r2,r2,r3
    9e90:	8080030d 	sth	r2,12(r16)
    9e94:	9000311e 	bne	r18,zero,9f5c <_fseeko_r+0x2ac>
    9e98:	a82d883a 	mov	r22,r21
    9e9c:	b800371e 	bne	r23,zero,9f7c <_fseeko_r+0x2cc>
    9ea0:	8080030b 	ldhu	r2,12(r16)
    9ea4:	1084000c 	andi	r2,r2,4096
    9ea8:	10007f26 	beq	r2,zero,a0a8 <_fseeko_r+0x3f8>
    9eac:	80801417 	ldw	r2,80(r16)
    9eb0:	81800117 	ldw	r6,4(r16)
    9eb4:	81400c17 	ldw	r5,48(r16)
    9eb8:	11a7c83a 	sub	r19,r2,r6
    9ebc:	28008226 	beq	r5,zero,a0c8 <_fseeko_r+0x418>
    9ec0:	81c00f17 	ldw	r7,60(r16)
    9ec4:	99e7c83a 	sub	r19,r19,r7
    9ec8:	81000e17 	ldw	r4,56(r16)
    9ecc:	80800417 	ldw	r2,16(r16)
    9ed0:	99a7883a 	add	r19,r19,r6
    9ed4:	2087c83a 	sub	r3,r4,r2
    9ed8:	98e7c83a 	sub	r19,r19,r3
    9edc:	38c7883a 	add	r3,r7,r3
    9ee0:	b4c02b16 	blt	r22,r19,9f90 <_fseeko_r+0x2e0>
    9ee4:	98c9883a 	add	r4,r19,r3
    9ee8:	b100292e 	bgeu	r22,r4,9f90 <_fseeko_r+0x2e0>
    9eec:	b4e7c83a 	sub	r19,r22,r19
    9ef0:	14c5883a 	add	r2,r2,r19
    9ef4:	1ce7c83a 	sub	r19,r3,r19
    9ef8:	80800015 	stw	r2,0(r16)
    9efc:	84c00115 	stw	r19,4(r16)
    9f00:	28000526 	beq	r5,zero,9f18 <_fseeko_r+0x268>
    9f04:	80801004 	addi	r2,r16,64
    9f08:	28800226 	beq	r5,r2,9f14 <_fseeko_r+0x264>
    9f0c:	8809883a 	mov	r4,r17
    9f10:	00099800 	call	9980 <_free_r>
    9f14:	80000c15 	stw	zero,48(r16)
    9f18:	8080030b 	ldhu	r2,12(r16)
    9f1c:	01800204 	movi	r6,8
    9f20:	000b883a 	mov	r5,zero
    9f24:	10bff7cc 	andi	r2,r2,65503
    9f28:	8080030d 	sth	r2,12(r16)
    9f2c:	81001704 	addi	r4,r16,92
    9f30:	000af800 	call	af80 <memset>
    9f34:	0027883a 	mov	r19,zero
    9f38:	003f7c06 	br	9d2c <__alt_data_end+0xf0009d2c>
    9f3c:	80c00117 	ldw	r3,4(r16)
    9f40:	80800c17 	ldw	r2,48(r16)
    9f44:	98e7c83a 	sub	r19,r19,r3
    9f48:	10003b26 	beq	r2,zero,a038 <_fseeko_r+0x388>
    9f4c:	80c00f17 	ldw	r3,60(r16)
    9f50:	80800417 	ldw	r2,16(r16)
    9f54:	98e7c83a 	sub	r19,r19,r3
    9f58:	003fbc06 	br	9e4c <__alt_data_end+0xf0009e4c>
    9f5c:	8140038f 	ldh	r5,14(r16)
    9f60:	d80d883a 	mov	r6,sp
    9f64:	8809883a 	mov	r4,r17
    9f68:	000a1100 	call	a110 <_fstat_r>
    9f6c:	103f891e 	bne	r2,zero,9d94 <__alt_data_end+0xf0009d94>
    9f70:	dd800417 	ldw	r22,16(sp)
    9f74:	adad883a 	add	r22,r21,r22
    9f78:	b83fc926 	beq	r23,zero,9ea0 <__alt_data_end+0xf0009ea0>
    9f7c:	81400c17 	ldw	r5,48(r16)
    9f80:	81800117 	ldw	r6,4(r16)
    9f84:	28005026 	beq	r5,zero,a0c8 <_fseeko_r+0x418>
    9f88:	81c00f17 	ldw	r7,60(r16)
    9f8c:	003fce06 	br	9ec8 <__alt_data_end+0xf0009ec8>
    9f90:	84c01317 	ldw	r19,76(r16)
    9f94:	81400717 	ldw	r5,28(r16)
    9f98:	000f883a 	mov	r7,zero
    9f9c:	04e7c83a 	sub	r19,zero,r19
    9fa0:	9da6703a 	and	r19,r19,r22
    9fa4:	980d883a 	mov	r6,r19
    9fa8:	8809883a 	mov	r4,r17
    9fac:	a03ee83a 	callr	r20
    9fb0:	00ffffc4 	movi	r3,-1
    9fb4:	10ff7726 	beq	r2,r3,9d94 <__alt_data_end+0xf0009d94>
    9fb8:	80800417 	ldw	r2,16(r16)
    9fbc:	81400c17 	ldw	r5,48(r16)
    9fc0:	80000115 	stw	zero,4(r16)
    9fc4:	80800015 	stw	r2,0(r16)
    9fc8:	28000526 	beq	r5,zero,9fe0 <_fseeko_r+0x330>
    9fcc:	80801004 	addi	r2,r16,64
    9fd0:	28800226 	beq	r5,r2,9fdc <_fseeko_r+0x32c>
    9fd4:	8809883a 	mov	r4,r17
    9fd8:	00099800 	call	9980 <_free_r>
    9fdc:	80000c15 	stw	zero,48(r16)
    9fe0:	8080030b 	ldhu	r2,12(r16)
    9fe4:	b4e7c83a 	sub	r19,r22,r19
    9fe8:	10bff7cc 	andi	r2,r2,65503
    9fec:	8080030d 	sth	r2,12(r16)
    9ff0:	98000b26 	beq	r19,zero,a020 <_fseeko_r+0x370>
    9ff4:	800b883a 	mov	r5,r16
    9ff8:	8809883a 	mov	r4,r17
    9ffc:	000b2640 	call	b264 <__srefill_r>
    a000:	103f641e 	bne	r2,zero,9d94 <__alt_data_end+0xf0009d94>
    a004:	80800117 	ldw	r2,4(r16)
    a008:	14ff6236 	bltu	r2,r19,9d94 <__alt_data_end+0xf0009d94>
    a00c:	80c00017 	ldw	r3,0(r16)
    a010:	14c5c83a 	sub	r2,r2,r19
    a014:	80800115 	stw	r2,4(r16)
    a018:	1ce7883a 	add	r19,r3,r19
    a01c:	84c00015 	stw	r19,0(r16)
    a020:	01800204 	movi	r6,8
    a024:	000b883a 	mov	r5,zero
    a028:	81001704 	addi	r4,r16,92
    a02c:	000af800 	call	af80 <memset>
    a030:	0027883a 	mov	r19,zero
    a034:	003f3d06 	br	9d2c <__alt_data_end+0xf0009d2c>
    a038:	80800417 	ldw	r2,16(r16)
    a03c:	003f8306 	br	9e4c <__alt_data_end+0xf0009e4c>
    a040:	81400717 	ldw	r5,28(r16)
    a044:	900f883a 	mov	r7,r18
    a048:	000d883a 	mov	r6,zero
    a04c:	8809883a 	mov	r4,r17
    a050:	a03ee83a 	callr	r20
    a054:	1027883a 	mov	r19,r2
    a058:	00bfffc4 	movi	r2,-1
    a05c:	98bf3226 	beq	r19,r2,9d28 <__alt_data_end+0xf0009d28>
    a060:	8080030b 	ldhu	r2,12(r16)
    a064:	003f7006 	br	9e28 <__alt_data_end+0xf0009e28>
    a068:	8140038f 	ldh	r5,14(r16)
    a06c:	283f4716 	blt	r5,zero,9d8c <__alt_data_end+0xf0009d8c>
    a070:	d80d883a 	mov	r6,sp
    a074:	8809883a 	mov	r4,r17
    a078:	000a1100 	call	a110 <_fstat_r>
    a07c:	1000041e 	bne	r2,zero,a090 <_fseeko_r+0x3e0>
    a080:	d8800117 	ldw	r2,4(sp)
    a084:	00e00014 	movui	r3,32768
    a088:	10bc000c 	andi	r2,r2,61440
    a08c:	10ff7c26 	beq	r2,r3,9e80 <__alt_data_end+0xf0009e80>
    a090:	8080030b 	ldhu	r2,12(r16)
    a094:	003f3d06 	br	9d8c <__alt_data_end+0xf0009d8c>
    a098:	800b883a 	mov	r5,r16
    a09c:	8809883a 	mov	r4,r17
    a0a0:	000a3f40 	call	a3f4 <__smakebuf_r>
    a0a4:	003f3106 	br	9d6c <__alt_data_end+0xf0009d6c>
    a0a8:	81400717 	ldw	r5,28(r16)
    a0ac:	01c00044 	movi	r7,1
    a0b0:	000d883a 	mov	r6,zero
    a0b4:	8809883a 	mov	r4,r17
    a0b8:	a03ee83a 	callr	r20
    a0bc:	00ffffc4 	movi	r3,-1
    a0c0:	10ff7b1e 	bne	r2,r3,9eb0 <__alt_data_end+0xf0009eb0>
    a0c4:	003f3306 	br	9d94 <__alt_data_end+0xf0009d94>
    a0c8:	80c00017 	ldw	r3,0(r16)
    a0cc:	80800417 	ldw	r2,16(r16)
    a0d0:	000b883a 	mov	r5,zero
    a0d4:	1887c83a 	sub	r3,r3,r2
    a0d8:	98e7c83a 	sub	r19,r19,r3
    a0dc:	30c7883a 	add	r3,r6,r3
    a0e0:	003f7f06 	br	9ee0 <__alt_data_end+0xf0009ee0>
    a0e4:	00800744 	movi	r2,29
    a0e8:	88800015 	stw	r2,0(r17)
    a0ec:	04ffffc4 	movi	r19,-1
    a0f0:	003f0e06 	br	9d2c <__alt_data_end+0xf0009d2c>

0000a0f4 <fseeko>:
    a0f4:	00820034 	movhi	r2,2048
    a0f8:	1089c804 	addi	r2,r2,10016
    a0fc:	300f883a 	mov	r7,r6
    a100:	280d883a 	mov	r6,r5
    a104:	200b883a 	mov	r5,r4
    a108:	11000017 	ldw	r4,0(r2)
    a10c:	0009cb01 	jmpi	9cb0 <_fseeko_r>

0000a110 <_fstat_r>:
    a110:	defffd04 	addi	sp,sp,-12
    a114:	2805883a 	mov	r2,r5
    a118:	dc000015 	stw	r16,0(sp)
    a11c:	04020034 	movhi	r16,2048
    a120:	dc400115 	stw	r17,4(sp)
    a124:	840a0d04 	addi	r16,r16,10292
    a128:	2023883a 	mov	r17,r4
    a12c:	300b883a 	mov	r5,r6
    a130:	1009883a 	mov	r4,r2
    a134:	dfc00215 	stw	ra,8(sp)
    a138:	80000015 	stw	zero,0(r16)
    a13c:	0013db00 	call	13db0 <fstat>
    a140:	00ffffc4 	movi	r3,-1
    a144:	10c00526 	beq	r2,r3,a15c <_fstat_r+0x4c>
    a148:	dfc00217 	ldw	ra,8(sp)
    a14c:	dc400117 	ldw	r17,4(sp)
    a150:	dc000017 	ldw	r16,0(sp)
    a154:	dec00304 	addi	sp,sp,12
    a158:	f800283a 	ret
    a15c:	80c00017 	ldw	r3,0(r16)
    a160:	183ff926 	beq	r3,zero,a148 <__alt_data_end+0xf000a148>
    a164:	88c00015 	stw	r3,0(r17)
    a168:	003ff706 	br	a148 <__alt_data_end+0xf000a148>

0000a16c <_fwalk>:
    a16c:	defff704 	addi	sp,sp,-36
    a170:	dd000415 	stw	r20,16(sp)
    a174:	dfc00815 	stw	ra,32(sp)
    a178:	ddc00715 	stw	r23,28(sp)
    a17c:	dd800615 	stw	r22,24(sp)
    a180:	dd400515 	stw	r21,20(sp)
    a184:	dcc00315 	stw	r19,12(sp)
    a188:	dc800215 	stw	r18,8(sp)
    a18c:	dc400115 	stw	r17,4(sp)
    a190:	dc000015 	stw	r16,0(sp)
    a194:	2500b804 	addi	r20,r4,736
    a198:	a0002326 	beq	r20,zero,a228 <_fwalk+0xbc>
    a19c:	282b883a 	mov	r21,r5
    a1a0:	002f883a 	mov	r23,zero
    a1a4:	05800044 	movi	r22,1
    a1a8:	04ffffc4 	movi	r19,-1
    a1ac:	a4400117 	ldw	r17,4(r20)
    a1b0:	a4800217 	ldw	r18,8(r20)
    a1b4:	8c7fffc4 	addi	r17,r17,-1
    a1b8:	88000d16 	blt	r17,zero,a1f0 <_fwalk+0x84>
    a1bc:	94000304 	addi	r16,r18,12
    a1c0:	94800384 	addi	r18,r18,14
    a1c4:	8080000b 	ldhu	r2,0(r16)
    a1c8:	8c7fffc4 	addi	r17,r17,-1
    a1cc:	813ffd04 	addi	r4,r16,-12
    a1d0:	b080042e 	bgeu	r22,r2,a1e4 <_fwalk+0x78>
    a1d4:	9080000f 	ldh	r2,0(r18)
    a1d8:	14c00226 	beq	r2,r19,a1e4 <_fwalk+0x78>
    a1dc:	a83ee83a 	callr	r21
    a1e0:	b8aeb03a 	or	r23,r23,r2
    a1e4:	84001a04 	addi	r16,r16,104
    a1e8:	94801a04 	addi	r18,r18,104
    a1ec:	8cfff51e 	bne	r17,r19,a1c4 <__alt_data_end+0xf000a1c4>
    a1f0:	a5000017 	ldw	r20,0(r20)
    a1f4:	a03fed1e 	bne	r20,zero,a1ac <__alt_data_end+0xf000a1ac>
    a1f8:	b805883a 	mov	r2,r23
    a1fc:	dfc00817 	ldw	ra,32(sp)
    a200:	ddc00717 	ldw	r23,28(sp)
    a204:	dd800617 	ldw	r22,24(sp)
    a208:	dd400517 	ldw	r21,20(sp)
    a20c:	dd000417 	ldw	r20,16(sp)
    a210:	dcc00317 	ldw	r19,12(sp)
    a214:	dc800217 	ldw	r18,8(sp)
    a218:	dc400117 	ldw	r17,4(sp)
    a21c:	dc000017 	ldw	r16,0(sp)
    a220:	dec00904 	addi	sp,sp,36
    a224:	f800283a 	ret
    a228:	002f883a 	mov	r23,zero
    a22c:	003ff206 	br	a1f8 <__alt_data_end+0xf000a1f8>

0000a230 <_fwalk_reent>:
    a230:	defff704 	addi	sp,sp,-36
    a234:	dd000415 	stw	r20,16(sp)
    a238:	dfc00815 	stw	ra,32(sp)
    a23c:	ddc00715 	stw	r23,28(sp)
    a240:	dd800615 	stw	r22,24(sp)
    a244:	dd400515 	stw	r21,20(sp)
    a248:	dcc00315 	stw	r19,12(sp)
    a24c:	dc800215 	stw	r18,8(sp)
    a250:	dc400115 	stw	r17,4(sp)
    a254:	dc000015 	stw	r16,0(sp)
    a258:	2500b804 	addi	r20,r4,736
    a25c:	a0002326 	beq	r20,zero,a2ec <_fwalk_reent+0xbc>
    a260:	282b883a 	mov	r21,r5
    a264:	2027883a 	mov	r19,r4
    a268:	002f883a 	mov	r23,zero
    a26c:	05800044 	movi	r22,1
    a270:	04bfffc4 	movi	r18,-1
    a274:	a4400117 	ldw	r17,4(r20)
    a278:	a4000217 	ldw	r16,8(r20)
    a27c:	8c7fffc4 	addi	r17,r17,-1
    a280:	88000c16 	blt	r17,zero,a2b4 <_fwalk_reent+0x84>
    a284:	84000304 	addi	r16,r16,12
    a288:	8080000b 	ldhu	r2,0(r16)
    a28c:	8c7fffc4 	addi	r17,r17,-1
    a290:	817ffd04 	addi	r5,r16,-12
    a294:	b080052e 	bgeu	r22,r2,a2ac <_fwalk_reent+0x7c>
    a298:	8080008f 	ldh	r2,2(r16)
    a29c:	9809883a 	mov	r4,r19
    a2a0:	14800226 	beq	r2,r18,a2ac <_fwalk_reent+0x7c>
    a2a4:	a83ee83a 	callr	r21
    a2a8:	b8aeb03a 	or	r23,r23,r2
    a2ac:	84001a04 	addi	r16,r16,104
    a2b0:	8cbff51e 	bne	r17,r18,a288 <__alt_data_end+0xf000a288>
    a2b4:	a5000017 	ldw	r20,0(r20)
    a2b8:	a03fee1e 	bne	r20,zero,a274 <__alt_data_end+0xf000a274>
    a2bc:	b805883a 	mov	r2,r23
    a2c0:	dfc00817 	ldw	ra,32(sp)
    a2c4:	ddc00717 	ldw	r23,28(sp)
    a2c8:	dd800617 	ldw	r22,24(sp)
    a2cc:	dd400517 	ldw	r21,20(sp)
    a2d0:	dd000417 	ldw	r20,16(sp)
    a2d4:	dcc00317 	ldw	r19,12(sp)
    a2d8:	dc800217 	ldw	r18,8(sp)
    a2dc:	dc400117 	ldw	r17,4(sp)
    a2e0:	dc000017 	ldw	r16,0(sp)
    a2e4:	dec00904 	addi	sp,sp,36
    a2e8:	f800283a 	ret
    a2ec:	002f883a 	mov	r23,zero
    a2f0:	003ff206 	br	a2bc <__alt_data_end+0xf000a2bc>

0000a2f4 <_fwrite_r>:
    a2f4:	defff504 	addi	sp,sp,-44
    a2f8:	dc800815 	stw	r18,32(sp)
    a2fc:	39a5383a 	mul	r18,r7,r6
    a300:	d8800304 	addi	r2,sp,12
    a304:	d8800015 	stw	r2,0(sp)
    a308:	00800044 	movi	r2,1
    a30c:	dcc00915 	stw	r19,36(sp)
    a310:	dc400715 	stw	r17,28(sp)
    a314:	dc000615 	stw	r16,24(sp)
    a318:	d9400315 	stw	r5,12(sp)
    a31c:	dfc00a15 	stw	ra,40(sp)
    a320:	dc800415 	stw	r18,16(sp)
    a324:	dc800215 	stw	r18,8(sp)
    a328:	d8800115 	stw	r2,4(sp)
    a32c:	3027883a 	mov	r19,r6
    a330:	3821883a 	mov	r16,r7
    a334:	2023883a 	mov	r17,r4
    a338:	d9400b17 	ldw	r5,44(sp)
    a33c:	20000226 	beq	r4,zero,a348 <_fwrite_r+0x54>
    a340:	20800e17 	ldw	r2,56(r4)
    a344:	10001a26 	beq	r2,zero,a3b0 <_fwrite_r+0xbc>
    a348:	2880030b 	ldhu	r2,12(r5)
    a34c:	10c8000c 	andi	r3,r2,8192
    a350:	1800061e 	bne	r3,zero,a36c <_fwrite_r+0x78>
    a354:	29001917 	ldw	r4,100(r5)
    a358:	00f7ffc4 	movi	r3,-8193
    a35c:	10880014 	ori	r2,r2,8192
    a360:	20c6703a 	and	r3,r4,r3
    a364:	2880030d 	sth	r2,12(r5)
    a368:	28c01915 	stw	r3,100(r5)
    a36c:	d80d883a 	mov	r6,sp
    a370:	8809883a 	mov	r4,r17
    a374:	000f46c0 	call	f46c <__sfvwrite_r>
    a378:	10000b26 	beq	r2,zero,a3a8 <_fwrite_r+0xb4>
    a37c:	d9000217 	ldw	r4,8(sp)
    a380:	980b883a 	mov	r5,r19
    a384:	9109c83a 	sub	r4,r18,r4
    a388:	0008efc0 	call	8efc <__udivsi3>
    a38c:	dfc00a17 	ldw	ra,40(sp)
    a390:	dcc00917 	ldw	r19,36(sp)
    a394:	dc800817 	ldw	r18,32(sp)
    a398:	dc400717 	ldw	r17,28(sp)
    a39c:	dc000617 	ldw	r16,24(sp)
    a3a0:	dec00b04 	addi	sp,sp,44
    a3a4:	f800283a 	ret
    a3a8:	8005883a 	mov	r2,r16
    a3ac:	003ff706 	br	a38c <__alt_data_end+0xf000a38c>
    a3b0:	d9400515 	stw	r5,20(sp)
    a3b4:	00096b40 	call	96b4 <__sinit>
    a3b8:	d9400517 	ldw	r5,20(sp)
    a3bc:	003fe206 	br	a348 <__alt_data_end+0xf000a348>

0000a3c0 <fwrite>:
    a3c0:	defffe04 	addi	sp,sp,-8
    a3c4:	00820034 	movhi	r2,2048
    a3c8:	d9c00015 	stw	r7,0(sp)
    a3cc:	1089c804 	addi	r2,r2,10016
    a3d0:	300f883a 	mov	r7,r6
    a3d4:	280d883a 	mov	r6,r5
    a3d8:	200b883a 	mov	r5,r4
    a3dc:	11000017 	ldw	r4,0(r2)
    a3e0:	dfc00115 	stw	ra,4(sp)
    a3e4:	000a2f40 	call	a2f4 <_fwrite_r>
    a3e8:	dfc00117 	ldw	ra,4(sp)
    a3ec:	dec00204 	addi	sp,sp,8
    a3f0:	f800283a 	ret

0000a3f4 <__smakebuf_r>:
    a3f4:	2880030b 	ldhu	r2,12(r5)
    a3f8:	10c0008c 	andi	r3,r2,2
    a3fc:	1800411e 	bne	r3,zero,a504 <__smakebuf_r+0x110>
    a400:	deffec04 	addi	sp,sp,-80
    a404:	dc000f15 	stw	r16,60(sp)
    a408:	2821883a 	mov	r16,r5
    a40c:	2940038f 	ldh	r5,14(r5)
    a410:	dc401015 	stw	r17,64(sp)
    a414:	dfc01315 	stw	ra,76(sp)
    a418:	dcc01215 	stw	r19,72(sp)
    a41c:	dc801115 	stw	r18,68(sp)
    a420:	2023883a 	mov	r17,r4
    a424:	28001c16 	blt	r5,zero,a498 <__smakebuf_r+0xa4>
    a428:	d80d883a 	mov	r6,sp
    a42c:	000a1100 	call	a110 <_fstat_r>
    a430:	10001816 	blt	r2,zero,a494 <__smakebuf_r+0xa0>
    a434:	d8800117 	ldw	r2,4(sp)
    a438:	00e00014 	movui	r3,32768
    a43c:	10bc000c 	andi	r2,r2,61440
    a440:	14c80020 	cmpeqi	r19,r2,8192
    a444:	10c03726 	beq	r2,r3,a524 <__smakebuf_r+0x130>
    a448:	80c0030b 	ldhu	r3,12(r16)
    a44c:	18c20014 	ori	r3,r3,2048
    a450:	80c0030d 	sth	r3,12(r16)
    a454:	00c80004 	movi	r3,8192
    a458:	10c0521e 	bne	r2,r3,a5a4 <__smakebuf_r+0x1b0>
    a45c:	8140038f 	ldh	r5,14(r16)
    a460:	8809883a 	mov	r4,r17
    a464:	000f9280 	call	f928 <_isatty_r>
    a468:	10004c26 	beq	r2,zero,a59c <__smakebuf_r+0x1a8>
    a46c:	8080030b 	ldhu	r2,12(r16)
    a470:	80c010c4 	addi	r3,r16,67
    a474:	80c00015 	stw	r3,0(r16)
    a478:	10800054 	ori	r2,r2,1
    a47c:	8080030d 	sth	r2,12(r16)
    a480:	00800044 	movi	r2,1
    a484:	80c00415 	stw	r3,16(r16)
    a488:	80800515 	stw	r2,20(r16)
    a48c:	04810004 	movi	r18,1024
    a490:	00000706 	br	a4b0 <__smakebuf_r+0xbc>
    a494:	8080030b 	ldhu	r2,12(r16)
    a498:	10c0200c 	andi	r3,r2,128
    a49c:	18001f1e 	bne	r3,zero,a51c <__smakebuf_r+0x128>
    a4a0:	04810004 	movi	r18,1024
    a4a4:	10820014 	ori	r2,r2,2048
    a4a8:	8080030d 	sth	r2,12(r16)
    a4ac:	0027883a 	mov	r19,zero
    a4b0:	900b883a 	mov	r5,r18
    a4b4:	8809883a 	mov	r4,r17
    a4b8:	000a5b00 	call	a5b0 <_malloc_r>
    a4bc:	10002c26 	beq	r2,zero,a570 <__smakebuf_r+0x17c>
    a4c0:	80c0030b 	ldhu	r3,12(r16)
    a4c4:	01000074 	movhi	r4,1
    a4c8:	2124db04 	addi	r4,r4,-27796
    a4cc:	89000f15 	stw	r4,60(r17)
    a4d0:	18c02014 	ori	r3,r3,128
    a4d4:	80c0030d 	sth	r3,12(r16)
    a4d8:	80800015 	stw	r2,0(r16)
    a4dc:	80800415 	stw	r2,16(r16)
    a4e0:	84800515 	stw	r18,20(r16)
    a4e4:	98001a1e 	bne	r19,zero,a550 <__smakebuf_r+0x15c>
    a4e8:	dfc01317 	ldw	ra,76(sp)
    a4ec:	dcc01217 	ldw	r19,72(sp)
    a4f0:	dc801117 	ldw	r18,68(sp)
    a4f4:	dc401017 	ldw	r17,64(sp)
    a4f8:	dc000f17 	ldw	r16,60(sp)
    a4fc:	dec01404 	addi	sp,sp,80
    a500:	f800283a 	ret
    a504:	288010c4 	addi	r2,r5,67
    a508:	28800015 	stw	r2,0(r5)
    a50c:	28800415 	stw	r2,16(r5)
    a510:	00800044 	movi	r2,1
    a514:	28800515 	stw	r2,20(r5)
    a518:	f800283a 	ret
    a51c:	04801004 	movi	r18,64
    a520:	003fe006 	br	a4a4 <__alt_data_end+0xf000a4a4>
    a524:	81000a17 	ldw	r4,40(r16)
    a528:	00c00074 	movhi	r3,1
    a52c:	18ed5904 	addi	r3,r3,-19100
    a530:	20ffc51e 	bne	r4,r3,a448 <__alt_data_end+0xf000a448>
    a534:	8080030b 	ldhu	r2,12(r16)
    a538:	04810004 	movi	r18,1024
    a53c:	84801315 	stw	r18,76(r16)
    a540:	1484b03a 	or	r2,r2,r18
    a544:	8080030d 	sth	r2,12(r16)
    a548:	0027883a 	mov	r19,zero
    a54c:	003fd806 	br	a4b0 <__alt_data_end+0xf000a4b0>
    a550:	8140038f 	ldh	r5,14(r16)
    a554:	8809883a 	mov	r4,r17
    a558:	000f9280 	call	f928 <_isatty_r>
    a55c:	103fe226 	beq	r2,zero,a4e8 <__alt_data_end+0xf000a4e8>
    a560:	8080030b 	ldhu	r2,12(r16)
    a564:	10800054 	ori	r2,r2,1
    a568:	8080030d 	sth	r2,12(r16)
    a56c:	003fde06 	br	a4e8 <__alt_data_end+0xf000a4e8>
    a570:	8080030b 	ldhu	r2,12(r16)
    a574:	10c0800c 	andi	r3,r2,512
    a578:	183fdb1e 	bne	r3,zero,a4e8 <__alt_data_end+0xf000a4e8>
    a57c:	10800094 	ori	r2,r2,2
    a580:	80c010c4 	addi	r3,r16,67
    a584:	8080030d 	sth	r2,12(r16)
    a588:	00800044 	movi	r2,1
    a58c:	80c00015 	stw	r3,0(r16)
    a590:	80c00415 	stw	r3,16(r16)
    a594:	80800515 	stw	r2,20(r16)
    a598:	003fd306 	br	a4e8 <__alt_data_end+0xf000a4e8>
    a59c:	04810004 	movi	r18,1024
    a5a0:	003fc306 	br	a4b0 <__alt_data_end+0xf000a4b0>
    a5a4:	0027883a 	mov	r19,zero
    a5a8:	04810004 	movi	r18,1024
    a5ac:	003fc006 	br	a4b0 <__alt_data_end+0xf000a4b0>

0000a5b0 <_malloc_r>:
    a5b0:	defff504 	addi	sp,sp,-44
    a5b4:	dc800315 	stw	r18,12(sp)
    a5b8:	dfc00a15 	stw	ra,40(sp)
    a5bc:	df000915 	stw	fp,36(sp)
    a5c0:	ddc00815 	stw	r23,32(sp)
    a5c4:	dd800715 	stw	r22,28(sp)
    a5c8:	dd400615 	stw	r21,24(sp)
    a5cc:	dd000515 	stw	r20,20(sp)
    a5d0:	dcc00415 	stw	r19,16(sp)
    a5d4:	dc400215 	stw	r17,8(sp)
    a5d8:	dc000115 	stw	r16,4(sp)
    a5dc:	288002c4 	addi	r2,r5,11
    a5e0:	00c00584 	movi	r3,22
    a5e4:	2025883a 	mov	r18,r4
    a5e8:	18807f2e 	bgeu	r3,r2,a7e8 <_malloc_r+0x238>
    a5ec:	047ffe04 	movi	r17,-8
    a5f0:	1462703a 	and	r17,r2,r17
    a5f4:	8800a316 	blt	r17,zero,a884 <_malloc_r+0x2d4>
    a5f8:	8940a236 	bltu	r17,r5,a884 <_malloc_r+0x2d4>
    a5fc:	00140cc0 	call	140cc <__malloc_lock>
    a600:	00807dc4 	movi	r2,503
    a604:	1441e92e 	bgeu	r2,r17,adac <_malloc_r+0x7fc>
    a608:	8804d27a 	srli	r2,r17,9
    a60c:	1000a126 	beq	r2,zero,a894 <_malloc_r+0x2e4>
    a610:	00c00104 	movi	r3,4
    a614:	18811e36 	bltu	r3,r2,aa90 <_malloc_r+0x4e0>
    a618:	8804d1ba 	srli	r2,r17,6
    a61c:	12000e44 	addi	r8,r2,57
    a620:	11c00e04 	addi	r7,r2,56
    a624:	4209883a 	add	r4,r8,r8
    a628:	04c20034 	movhi	r19,2048
    a62c:	2109883a 	add	r4,r4,r4
    a630:	9cc33804 	addi	r19,r19,3296
    a634:	2109883a 	add	r4,r4,r4
    a638:	9909883a 	add	r4,r19,r4
    a63c:	24000117 	ldw	r16,4(r4)
    a640:	213ffe04 	addi	r4,r4,-8
    a644:	24009726 	beq	r4,r16,a8a4 <_malloc_r+0x2f4>
    a648:	80800117 	ldw	r2,4(r16)
    a64c:	01bfff04 	movi	r6,-4
    a650:	014003c4 	movi	r5,15
    a654:	1184703a 	and	r2,r2,r6
    a658:	1447c83a 	sub	r3,r2,r17
    a65c:	28c00716 	blt	r5,r3,a67c <_malloc_r+0xcc>
    a660:	1800920e 	bge	r3,zero,a8ac <_malloc_r+0x2fc>
    a664:	84000317 	ldw	r16,12(r16)
    a668:	24008e26 	beq	r4,r16,a8a4 <_malloc_r+0x2f4>
    a66c:	80800117 	ldw	r2,4(r16)
    a670:	1184703a 	and	r2,r2,r6
    a674:	1447c83a 	sub	r3,r2,r17
    a678:	28fff90e 	bge	r5,r3,a660 <__alt_data_end+0xf000a660>
    a67c:	3809883a 	mov	r4,r7
    a680:	01820034 	movhi	r6,2048
    a684:	9c000417 	ldw	r16,16(r19)
    a688:	31833804 	addi	r6,r6,3296
    a68c:	32000204 	addi	r8,r6,8
    a690:	82013426 	beq	r16,r8,ab64 <_malloc_r+0x5b4>
    a694:	80c00117 	ldw	r3,4(r16)
    a698:	00bfff04 	movi	r2,-4
    a69c:	188e703a 	and	r7,r3,r2
    a6a0:	3c45c83a 	sub	r2,r7,r17
    a6a4:	00c003c4 	movi	r3,15
    a6a8:	18811f16 	blt	r3,r2,ab28 <_malloc_r+0x578>
    a6ac:	32000515 	stw	r8,20(r6)
    a6b0:	32000415 	stw	r8,16(r6)
    a6b4:	10007f0e 	bge	r2,zero,a8b4 <_malloc_r+0x304>
    a6b8:	00807fc4 	movi	r2,511
    a6bc:	11c0fd36 	bltu	r2,r7,aab4 <_malloc_r+0x504>
    a6c0:	3806d0fa 	srli	r3,r7,3
    a6c4:	01c00044 	movi	r7,1
    a6c8:	30800117 	ldw	r2,4(r6)
    a6cc:	19400044 	addi	r5,r3,1
    a6d0:	294b883a 	add	r5,r5,r5
    a6d4:	1807d0ba 	srai	r3,r3,2
    a6d8:	294b883a 	add	r5,r5,r5
    a6dc:	294b883a 	add	r5,r5,r5
    a6e0:	298b883a 	add	r5,r5,r6
    a6e4:	38c6983a 	sll	r3,r7,r3
    a6e8:	29c00017 	ldw	r7,0(r5)
    a6ec:	2a7ffe04 	addi	r9,r5,-8
    a6f0:	1886b03a 	or	r3,r3,r2
    a6f4:	82400315 	stw	r9,12(r16)
    a6f8:	81c00215 	stw	r7,8(r16)
    a6fc:	30c00115 	stw	r3,4(r6)
    a700:	2c000015 	stw	r16,0(r5)
    a704:	3c000315 	stw	r16,12(r7)
    a708:	2005d0ba 	srai	r2,r4,2
    a70c:	01400044 	movi	r5,1
    a710:	288a983a 	sll	r5,r5,r2
    a714:	19406f36 	bltu	r3,r5,a8d4 <_malloc_r+0x324>
    a718:	28c4703a 	and	r2,r5,r3
    a71c:	10000a1e 	bne	r2,zero,a748 <_malloc_r+0x198>
    a720:	00bfff04 	movi	r2,-4
    a724:	294b883a 	add	r5,r5,r5
    a728:	2088703a 	and	r4,r4,r2
    a72c:	28c4703a 	and	r2,r5,r3
    a730:	21000104 	addi	r4,r4,4
    a734:	1000041e 	bne	r2,zero,a748 <_malloc_r+0x198>
    a738:	294b883a 	add	r5,r5,r5
    a73c:	28c4703a 	and	r2,r5,r3
    a740:	21000104 	addi	r4,r4,4
    a744:	103ffc26 	beq	r2,zero,a738 <__alt_data_end+0xf000a738>
    a748:	02bfff04 	movi	r10,-4
    a74c:	024003c4 	movi	r9,15
    a750:	21800044 	addi	r6,r4,1
    a754:	318d883a 	add	r6,r6,r6
    a758:	318d883a 	add	r6,r6,r6
    a75c:	318d883a 	add	r6,r6,r6
    a760:	998d883a 	add	r6,r19,r6
    a764:	333ffe04 	addi	r12,r6,-8
    a768:	2017883a 	mov	r11,r4
    a76c:	31800104 	addi	r6,r6,4
    a770:	34000017 	ldw	r16,0(r6)
    a774:	31fffd04 	addi	r7,r6,-12
    a778:	81c0041e 	bne	r16,r7,a78c <_malloc_r+0x1dc>
    a77c:	0000fb06 	br	ab6c <_malloc_r+0x5bc>
    a780:	1801030e 	bge	r3,zero,ab90 <_malloc_r+0x5e0>
    a784:	84000317 	ldw	r16,12(r16)
    a788:	81c0f826 	beq	r16,r7,ab6c <_malloc_r+0x5bc>
    a78c:	80800117 	ldw	r2,4(r16)
    a790:	1284703a 	and	r2,r2,r10
    a794:	1447c83a 	sub	r3,r2,r17
    a798:	48fff90e 	bge	r9,r3,a780 <__alt_data_end+0xf000a780>
    a79c:	80800317 	ldw	r2,12(r16)
    a7a0:	81000217 	ldw	r4,8(r16)
    a7a4:	89400054 	ori	r5,r17,1
    a7a8:	81400115 	stw	r5,4(r16)
    a7ac:	20800315 	stw	r2,12(r4)
    a7b0:	11000215 	stw	r4,8(r2)
    a7b4:	8463883a 	add	r17,r16,r17
    a7b8:	9c400515 	stw	r17,20(r19)
    a7bc:	9c400415 	stw	r17,16(r19)
    a7c0:	18800054 	ori	r2,r3,1
    a7c4:	88800115 	stw	r2,4(r17)
    a7c8:	8a000315 	stw	r8,12(r17)
    a7cc:	8a000215 	stw	r8,8(r17)
    a7d0:	88e3883a 	add	r17,r17,r3
    a7d4:	88c00015 	stw	r3,0(r17)
    a7d8:	9009883a 	mov	r4,r18
    a7dc:	00140f00 	call	140f0 <__malloc_unlock>
    a7e0:	80800204 	addi	r2,r16,8
    a7e4:	00001b06 	br	a854 <_malloc_r+0x2a4>
    a7e8:	04400404 	movi	r17,16
    a7ec:	89402536 	bltu	r17,r5,a884 <_malloc_r+0x2d4>
    a7f0:	00140cc0 	call	140cc <__malloc_lock>
    a7f4:	00800184 	movi	r2,6
    a7f8:	01000084 	movi	r4,2
    a7fc:	04c20034 	movhi	r19,2048
    a800:	1085883a 	add	r2,r2,r2
    a804:	9cc33804 	addi	r19,r19,3296
    a808:	1085883a 	add	r2,r2,r2
    a80c:	9885883a 	add	r2,r19,r2
    a810:	14000117 	ldw	r16,4(r2)
    a814:	10fffe04 	addi	r3,r2,-8
    a818:	80c0d926 	beq	r16,r3,ab80 <_malloc_r+0x5d0>
    a81c:	80c00117 	ldw	r3,4(r16)
    a820:	81000317 	ldw	r4,12(r16)
    a824:	00bfff04 	movi	r2,-4
    a828:	1884703a 	and	r2,r3,r2
    a82c:	81400217 	ldw	r5,8(r16)
    a830:	8085883a 	add	r2,r16,r2
    a834:	10c00117 	ldw	r3,4(r2)
    a838:	29000315 	stw	r4,12(r5)
    a83c:	21400215 	stw	r5,8(r4)
    a840:	18c00054 	ori	r3,r3,1
    a844:	10c00115 	stw	r3,4(r2)
    a848:	9009883a 	mov	r4,r18
    a84c:	00140f00 	call	140f0 <__malloc_unlock>
    a850:	80800204 	addi	r2,r16,8
    a854:	dfc00a17 	ldw	ra,40(sp)
    a858:	df000917 	ldw	fp,36(sp)
    a85c:	ddc00817 	ldw	r23,32(sp)
    a860:	dd800717 	ldw	r22,28(sp)
    a864:	dd400617 	ldw	r21,24(sp)
    a868:	dd000517 	ldw	r20,20(sp)
    a86c:	dcc00417 	ldw	r19,16(sp)
    a870:	dc800317 	ldw	r18,12(sp)
    a874:	dc400217 	ldw	r17,8(sp)
    a878:	dc000117 	ldw	r16,4(sp)
    a87c:	dec00b04 	addi	sp,sp,44
    a880:	f800283a 	ret
    a884:	00800304 	movi	r2,12
    a888:	90800015 	stw	r2,0(r18)
    a88c:	0005883a 	mov	r2,zero
    a890:	003ff006 	br	a854 <__alt_data_end+0xf000a854>
    a894:	01002004 	movi	r4,128
    a898:	02001004 	movi	r8,64
    a89c:	01c00fc4 	movi	r7,63
    a8a0:	003f6106 	br	a628 <__alt_data_end+0xf000a628>
    a8a4:	4009883a 	mov	r4,r8
    a8a8:	003f7506 	br	a680 <__alt_data_end+0xf000a680>
    a8ac:	81000317 	ldw	r4,12(r16)
    a8b0:	003fde06 	br	a82c <__alt_data_end+0xf000a82c>
    a8b4:	81c5883a 	add	r2,r16,r7
    a8b8:	11400117 	ldw	r5,4(r2)
    a8bc:	9009883a 	mov	r4,r18
    a8c0:	29400054 	ori	r5,r5,1
    a8c4:	11400115 	stw	r5,4(r2)
    a8c8:	00140f00 	call	140f0 <__malloc_unlock>
    a8cc:	80800204 	addi	r2,r16,8
    a8d0:	003fe006 	br	a854 <__alt_data_end+0xf000a854>
    a8d4:	9c000217 	ldw	r16,8(r19)
    a8d8:	00bfff04 	movi	r2,-4
    a8dc:	85800117 	ldw	r22,4(r16)
    a8e0:	b0ac703a 	and	r22,r22,r2
    a8e4:	b4400336 	bltu	r22,r17,a8f4 <_malloc_r+0x344>
    a8e8:	b445c83a 	sub	r2,r22,r17
    a8ec:	00c003c4 	movi	r3,15
    a8f0:	18805d16 	blt	r3,r2,aa68 <_malloc_r+0x4b8>
    a8f4:	05c20034 	movhi	r23,2048
    a8f8:	00820034 	movhi	r2,2048
    a8fc:	108a1004 	addi	r2,r2,10304
    a900:	bdc9c904 	addi	r23,r23,10020
    a904:	15400017 	ldw	r21,0(r2)
    a908:	b8c00017 	ldw	r3,0(r23)
    a90c:	00bfffc4 	movi	r2,-1
    a910:	858d883a 	add	r6,r16,r22
    a914:	8d6b883a 	add	r21,r17,r21
    a918:	1880ea26 	beq	r3,r2,acc4 <_malloc_r+0x714>
    a91c:	ad4403c4 	addi	r21,r21,4111
    a920:	00bc0004 	movi	r2,-4096
    a924:	a8aa703a 	and	r21,r21,r2
    a928:	a80b883a 	mov	r5,r21
    a92c:	9009883a 	mov	r4,r18
    a930:	d9800015 	stw	r6,0(sp)
    a934:	000b4380 	call	b438 <_sbrk_r>
    a938:	1029883a 	mov	r20,r2
    a93c:	00bfffc4 	movi	r2,-1
    a940:	d9800017 	ldw	r6,0(sp)
    a944:	a080e826 	beq	r20,r2,ace8 <_malloc_r+0x738>
    a948:	a180a636 	bltu	r20,r6,abe4 <_malloc_r+0x634>
    a94c:	07020234 	movhi	fp,2056
    a950:	e73e8d04 	addi	fp,fp,-1484
    a954:	e0800017 	ldw	r2,0(fp)
    a958:	a887883a 	add	r3,r21,r2
    a95c:	e0c00015 	stw	r3,0(fp)
    a960:	3500e626 	beq	r6,r20,acfc <_malloc_r+0x74c>
    a964:	b9000017 	ldw	r4,0(r23)
    a968:	00bfffc4 	movi	r2,-1
    a96c:	2080ee26 	beq	r4,r2,ad28 <_malloc_r+0x778>
    a970:	a185c83a 	sub	r2,r20,r6
    a974:	10c5883a 	add	r2,r2,r3
    a978:	e0800015 	stw	r2,0(fp)
    a97c:	a0c001cc 	andi	r3,r20,7
    a980:	1800bc26 	beq	r3,zero,ac74 <_malloc_r+0x6c4>
    a984:	a0e9c83a 	sub	r20,r20,r3
    a988:	00840204 	movi	r2,4104
    a98c:	a5000204 	addi	r20,r20,8
    a990:	10c7c83a 	sub	r3,r2,r3
    a994:	a545883a 	add	r2,r20,r21
    a998:	1083ffcc 	andi	r2,r2,4095
    a99c:	18abc83a 	sub	r21,r3,r2
    a9a0:	a80b883a 	mov	r5,r21
    a9a4:	9009883a 	mov	r4,r18
    a9a8:	000b4380 	call	b438 <_sbrk_r>
    a9ac:	00ffffc4 	movi	r3,-1
    a9b0:	10c0e126 	beq	r2,r3,ad38 <_malloc_r+0x788>
    a9b4:	1505c83a 	sub	r2,r2,r20
    a9b8:	1545883a 	add	r2,r2,r21
    a9bc:	10800054 	ori	r2,r2,1
    a9c0:	e0c00017 	ldw	r3,0(fp)
    a9c4:	9d000215 	stw	r20,8(r19)
    a9c8:	a0800115 	stw	r2,4(r20)
    a9cc:	a8c7883a 	add	r3,r21,r3
    a9d0:	e0c00015 	stw	r3,0(fp)
    a9d4:	84c00e26 	beq	r16,r19,aa10 <_malloc_r+0x460>
    a9d8:	018003c4 	movi	r6,15
    a9dc:	3580a72e 	bgeu	r6,r22,ac7c <_malloc_r+0x6cc>
    a9e0:	81400117 	ldw	r5,4(r16)
    a9e4:	013ffe04 	movi	r4,-8
    a9e8:	b0bffd04 	addi	r2,r22,-12
    a9ec:	1104703a 	and	r2,r2,r4
    a9f0:	2900004c 	andi	r4,r5,1
    a9f4:	2088b03a 	or	r4,r4,r2
    a9f8:	81000115 	stw	r4,4(r16)
    a9fc:	01400144 	movi	r5,5
    aa00:	8089883a 	add	r4,r16,r2
    aa04:	21400115 	stw	r5,4(r4)
    aa08:	21400215 	stw	r5,8(r4)
    aa0c:	3080cd36 	bltu	r6,r2,ad44 <_malloc_r+0x794>
    aa10:	00820034 	movhi	r2,2048
    aa14:	108a0f04 	addi	r2,r2,10300
    aa18:	11000017 	ldw	r4,0(r2)
    aa1c:	20c0012e 	bgeu	r4,r3,aa24 <_malloc_r+0x474>
    aa20:	10c00015 	stw	r3,0(r2)
    aa24:	00820034 	movhi	r2,2048
    aa28:	108a0e04 	addi	r2,r2,10296
    aa2c:	11000017 	ldw	r4,0(r2)
    aa30:	9c000217 	ldw	r16,8(r19)
    aa34:	20c0012e 	bgeu	r4,r3,aa3c <_malloc_r+0x48c>
    aa38:	10c00015 	stw	r3,0(r2)
    aa3c:	80c00117 	ldw	r3,4(r16)
    aa40:	00bfff04 	movi	r2,-4
    aa44:	1886703a 	and	r3,r3,r2
    aa48:	1c45c83a 	sub	r2,r3,r17
    aa4c:	1c400236 	bltu	r3,r17,aa58 <_malloc_r+0x4a8>
    aa50:	00c003c4 	movi	r3,15
    aa54:	18800416 	blt	r3,r2,aa68 <_malloc_r+0x4b8>
    aa58:	9009883a 	mov	r4,r18
    aa5c:	00140f00 	call	140f0 <__malloc_unlock>
    aa60:	0005883a 	mov	r2,zero
    aa64:	003f7b06 	br	a854 <__alt_data_end+0xf000a854>
    aa68:	88c00054 	ori	r3,r17,1
    aa6c:	80c00115 	stw	r3,4(r16)
    aa70:	8463883a 	add	r17,r16,r17
    aa74:	10800054 	ori	r2,r2,1
    aa78:	9c400215 	stw	r17,8(r19)
    aa7c:	88800115 	stw	r2,4(r17)
    aa80:	9009883a 	mov	r4,r18
    aa84:	00140f00 	call	140f0 <__malloc_unlock>
    aa88:	80800204 	addi	r2,r16,8
    aa8c:	003f7106 	br	a854 <__alt_data_end+0xf000a854>
    aa90:	00c00504 	movi	r3,20
    aa94:	18804a2e 	bgeu	r3,r2,abc0 <_malloc_r+0x610>
    aa98:	00c01504 	movi	r3,84
    aa9c:	18806e36 	bltu	r3,r2,ac58 <_malloc_r+0x6a8>
    aaa0:	8804d33a 	srli	r2,r17,12
    aaa4:	12001bc4 	addi	r8,r2,111
    aaa8:	11c01b84 	addi	r7,r2,110
    aaac:	4209883a 	add	r4,r8,r8
    aab0:	003edd06 	br	a628 <__alt_data_end+0xf000a628>
    aab4:	3804d27a 	srli	r2,r7,9
    aab8:	00c00104 	movi	r3,4
    aabc:	1880442e 	bgeu	r3,r2,abd0 <_malloc_r+0x620>
    aac0:	00c00504 	movi	r3,20
    aac4:	18808136 	bltu	r3,r2,accc <_malloc_r+0x71c>
    aac8:	11401704 	addi	r5,r2,92
    aacc:	10c016c4 	addi	r3,r2,91
    aad0:	294b883a 	add	r5,r5,r5
    aad4:	294b883a 	add	r5,r5,r5
    aad8:	294b883a 	add	r5,r5,r5
    aadc:	994b883a 	add	r5,r19,r5
    aae0:	28800017 	ldw	r2,0(r5)
    aae4:	01820034 	movhi	r6,2048
    aae8:	297ffe04 	addi	r5,r5,-8
    aaec:	31833804 	addi	r6,r6,3296
    aaf0:	28806526 	beq	r5,r2,ac88 <_malloc_r+0x6d8>
    aaf4:	01bfff04 	movi	r6,-4
    aaf8:	10c00117 	ldw	r3,4(r2)
    aafc:	1986703a 	and	r3,r3,r6
    ab00:	38c0022e 	bgeu	r7,r3,ab0c <_malloc_r+0x55c>
    ab04:	10800217 	ldw	r2,8(r2)
    ab08:	28bffb1e 	bne	r5,r2,aaf8 <__alt_data_end+0xf000aaf8>
    ab0c:	11400317 	ldw	r5,12(r2)
    ab10:	98c00117 	ldw	r3,4(r19)
    ab14:	81400315 	stw	r5,12(r16)
    ab18:	80800215 	stw	r2,8(r16)
    ab1c:	2c000215 	stw	r16,8(r5)
    ab20:	14000315 	stw	r16,12(r2)
    ab24:	003ef806 	br	a708 <__alt_data_end+0xf000a708>
    ab28:	88c00054 	ori	r3,r17,1
    ab2c:	80c00115 	stw	r3,4(r16)
    ab30:	8463883a 	add	r17,r16,r17
    ab34:	34400515 	stw	r17,20(r6)
    ab38:	34400415 	stw	r17,16(r6)
    ab3c:	10c00054 	ori	r3,r2,1
    ab40:	8a000315 	stw	r8,12(r17)
    ab44:	8a000215 	stw	r8,8(r17)
    ab48:	88c00115 	stw	r3,4(r17)
    ab4c:	88a3883a 	add	r17,r17,r2
    ab50:	88800015 	stw	r2,0(r17)
    ab54:	9009883a 	mov	r4,r18
    ab58:	00140f00 	call	140f0 <__malloc_unlock>
    ab5c:	80800204 	addi	r2,r16,8
    ab60:	003f3c06 	br	a854 <__alt_data_end+0xf000a854>
    ab64:	30c00117 	ldw	r3,4(r6)
    ab68:	003ee706 	br	a708 <__alt_data_end+0xf000a708>
    ab6c:	5ac00044 	addi	r11,r11,1
    ab70:	588000cc 	andi	r2,r11,3
    ab74:	31800204 	addi	r6,r6,8
    ab78:	103efd1e 	bne	r2,zero,a770 <__alt_data_end+0xf000a770>
    ab7c:	00002406 	br	ac10 <_malloc_r+0x660>
    ab80:	14000317 	ldw	r16,12(r2)
    ab84:	143f251e 	bne	r2,r16,a81c <__alt_data_end+0xf000a81c>
    ab88:	21000084 	addi	r4,r4,2
    ab8c:	003ebc06 	br	a680 <__alt_data_end+0xf000a680>
    ab90:	8085883a 	add	r2,r16,r2
    ab94:	10c00117 	ldw	r3,4(r2)
    ab98:	81000317 	ldw	r4,12(r16)
    ab9c:	81400217 	ldw	r5,8(r16)
    aba0:	18c00054 	ori	r3,r3,1
    aba4:	10c00115 	stw	r3,4(r2)
    aba8:	29000315 	stw	r4,12(r5)
    abac:	21400215 	stw	r5,8(r4)
    abb0:	9009883a 	mov	r4,r18
    abb4:	00140f00 	call	140f0 <__malloc_unlock>
    abb8:	80800204 	addi	r2,r16,8
    abbc:	003f2506 	br	a854 <__alt_data_end+0xf000a854>
    abc0:	12001704 	addi	r8,r2,92
    abc4:	11c016c4 	addi	r7,r2,91
    abc8:	4209883a 	add	r4,r8,r8
    abcc:	003e9606 	br	a628 <__alt_data_end+0xf000a628>
    abd0:	3804d1ba 	srli	r2,r7,6
    abd4:	11400e44 	addi	r5,r2,57
    abd8:	10c00e04 	addi	r3,r2,56
    abdc:	294b883a 	add	r5,r5,r5
    abe0:	003fbc06 	br	aad4 <__alt_data_end+0xf000aad4>
    abe4:	84ff5926 	beq	r16,r19,a94c <__alt_data_end+0xf000a94c>
    abe8:	00820034 	movhi	r2,2048
    abec:	10833804 	addi	r2,r2,3296
    abf0:	14000217 	ldw	r16,8(r2)
    abf4:	00bfff04 	movi	r2,-4
    abf8:	80c00117 	ldw	r3,4(r16)
    abfc:	1886703a 	and	r3,r3,r2
    ac00:	003f9106 	br	aa48 <__alt_data_end+0xf000aa48>
    ac04:	60800217 	ldw	r2,8(r12)
    ac08:	213fffc4 	addi	r4,r4,-1
    ac0c:	1300651e 	bne	r2,r12,ada4 <_malloc_r+0x7f4>
    ac10:	208000cc 	andi	r2,r4,3
    ac14:	633ffe04 	addi	r12,r12,-8
    ac18:	103ffa1e 	bne	r2,zero,ac04 <__alt_data_end+0xf000ac04>
    ac1c:	98800117 	ldw	r2,4(r19)
    ac20:	0146303a 	nor	r3,zero,r5
    ac24:	1884703a 	and	r2,r3,r2
    ac28:	98800115 	stw	r2,4(r19)
    ac2c:	294b883a 	add	r5,r5,r5
    ac30:	117f2836 	bltu	r2,r5,a8d4 <__alt_data_end+0xf000a8d4>
    ac34:	283f2726 	beq	r5,zero,a8d4 <__alt_data_end+0xf000a8d4>
    ac38:	2886703a 	and	r3,r5,r2
    ac3c:	5809883a 	mov	r4,r11
    ac40:	183ec31e 	bne	r3,zero,a750 <__alt_data_end+0xf000a750>
    ac44:	294b883a 	add	r5,r5,r5
    ac48:	2886703a 	and	r3,r5,r2
    ac4c:	21000104 	addi	r4,r4,4
    ac50:	183ffc26 	beq	r3,zero,ac44 <__alt_data_end+0xf000ac44>
    ac54:	003ebe06 	br	a750 <__alt_data_end+0xf000a750>
    ac58:	00c05504 	movi	r3,340
    ac5c:	18801236 	bltu	r3,r2,aca8 <_malloc_r+0x6f8>
    ac60:	8804d3fa 	srli	r2,r17,15
    ac64:	12001e04 	addi	r8,r2,120
    ac68:	11c01dc4 	addi	r7,r2,119
    ac6c:	4209883a 	add	r4,r8,r8
    ac70:	003e6d06 	br	a628 <__alt_data_end+0xf000a628>
    ac74:	00c40004 	movi	r3,4096
    ac78:	003f4606 	br	a994 <__alt_data_end+0xf000a994>
    ac7c:	00800044 	movi	r2,1
    ac80:	a0800115 	stw	r2,4(r20)
    ac84:	003f7406 	br	aa58 <__alt_data_end+0xf000aa58>
    ac88:	1805d0ba 	srai	r2,r3,2
    ac8c:	01c00044 	movi	r7,1
    ac90:	30c00117 	ldw	r3,4(r6)
    ac94:	388e983a 	sll	r7,r7,r2
    ac98:	2805883a 	mov	r2,r5
    ac9c:	38c6b03a 	or	r3,r7,r3
    aca0:	30c00115 	stw	r3,4(r6)
    aca4:	003f9b06 	br	ab14 <__alt_data_end+0xf000ab14>
    aca8:	00c15504 	movi	r3,1364
    acac:	18801a36 	bltu	r3,r2,ad18 <_malloc_r+0x768>
    acb0:	8804d4ba 	srli	r2,r17,18
    acb4:	12001f44 	addi	r8,r2,125
    acb8:	11c01f04 	addi	r7,r2,124
    acbc:	4209883a 	add	r4,r8,r8
    acc0:	003e5906 	br	a628 <__alt_data_end+0xf000a628>
    acc4:	ad400404 	addi	r21,r21,16
    acc8:	003f1706 	br	a928 <__alt_data_end+0xf000a928>
    accc:	00c01504 	movi	r3,84
    acd0:	18802336 	bltu	r3,r2,ad60 <_malloc_r+0x7b0>
    acd4:	3804d33a 	srli	r2,r7,12
    acd8:	11401bc4 	addi	r5,r2,111
    acdc:	10c01b84 	addi	r3,r2,110
    ace0:	294b883a 	add	r5,r5,r5
    ace4:	003f7b06 	br	aad4 <__alt_data_end+0xf000aad4>
    ace8:	9c000217 	ldw	r16,8(r19)
    acec:	00bfff04 	movi	r2,-4
    acf0:	80c00117 	ldw	r3,4(r16)
    acf4:	1886703a 	and	r3,r3,r2
    acf8:	003f5306 	br	aa48 <__alt_data_end+0xf000aa48>
    acfc:	3083ffcc 	andi	r2,r6,4095
    ad00:	103f181e 	bne	r2,zero,a964 <__alt_data_end+0xf000a964>
    ad04:	99000217 	ldw	r4,8(r19)
    ad08:	b545883a 	add	r2,r22,r21
    ad0c:	10800054 	ori	r2,r2,1
    ad10:	20800115 	stw	r2,4(r4)
    ad14:	003f3e06 	br	aa10 <__alt_data_end+0xf000aa10>
    ad18:	01003f84 	movi	r4,254
    ad1c:	02001fc4 	movi	r8,127
    ad20:	01c01f84 	movi	r7,126
    ad24:	003e4006 	br	a628 <__alt_data_end+0xf000a628>
    ad28:	00820034 	movhi	r2,2048
    ad2c:	1089c904 	addi	r2,r2,10020
    ad30:	15000015 	stw	r20,0(r2)
    ad34:	003f1106 	br	a97c <__alt_data_end+0xf000a97c>
    ad38:	00800044 	movi	r2,1
    ad3c:	002b883a 	mov	r21,zero
    ad40:	003f1f06 	br	a9c0 <__alt_data_end+0xf000a9c0>
    ad44:	81400204 	addi	r5,r16,8
    ad48:	9009883a 	mov	r4,r18
    ad4c:	00099800 	call	9980 <_free_r>
    ad50:	00820234 	movhi	r2,2056
    ad54:	10be8d04 	addi	r2,r2,-1484
    ad58:	10c00017 	ldw	r3,0(r2)
    ad5c:	003f2c06 	br	aa10 <__alt_data_end+0xf000aa10>
    ad60:	00c05504 	movi	r3,340
    ad64:	18800536 	bltu	r3,r2,ad7c <_malloc_r+0x7cc>
    ad68:	3804d3fa 	srli	r2,r7,15
    ad6c:	11401e04 	addi	r5,r2,120
    ad70:	10c01dc4 	addi	r3,r2,119
    ad74:	294b883a 	add	r5,r5,r5
    ad78:	003f5606 	br	aad4 <__alt_data_end+0xf000aad4>
    ad7c:	00c15504 	movi	r3,1364
    ad80:	18800536 	bltu	r3,r2,ad98 <_malloc_r+0x7e8>
    ad84:	3804d4ba 	srli	r2,r7,18
    ad88:	11401f44 	addi	r5,r2,125
    ad8c:	10c01f04 	addi	r3,r2,124
    ad90:	294b883a 	add	r5,r5,r5
    ad94:	003f4f06 	br	aad4 <__alt_data_end+0xf000aad4>
    ad98:	01403f84 	movi	r5,254
    ad9c:	00c01f84 	movi	r3,126
    ada0:	003f4c06 	br	aad4 <__alt_data_end+0xf000aad4>
    ada4:	98800117 	ldw	r2,4(r19)
    ada8:	003fa006 	br	ac2c <__alt_data_end+0xf000ac2c>
    adac:	8808d0fa 	srli	r4,r17,3
    adb0:	20800044 	addi	r2,r4,1
    adb4:	1085883a 	add	r2,r2,r2
    adb8:	003e9006 	br	a7fc <__alt_data_end+0xf000a7fc>

0000adbc <memcmp>:
    adbc:	01c000c4 	movi	r7,3
    adc0:	3980192e 	bgeu	r7,r6,ae28 <memcmp+0x6c>
    adc4:	2144b03a 	or	r2,r4,r5
    adc8:	11c4703a 	and	r2,r2,r7
    adcc:	10000f26 	beq	r2,zero,ae0c <memcmp+0x50>
    add0:	20800003 	ldbu	r2,0(r4)
    add4:	28c00003 	ldbu	r3,0(r5)
    add8:	10c0151e 	bne	r2,r3,ae30 <memcmp+0x74>
    addc:	31bfff84 	addi	r6,r6,-2
    ade0:	01ffffc4 	movi	r7,-1
    ade4:	00000406 	br	adf8 <memcmp+0x3c>
    ade8:	20800003 	ldbu	r2,0(r4)
    adec:	28c00003 	ldbu	r3,0(r5)
    adf0:	31bfffc4 	addi	r6,r6,-1
    adf4:	10c00e1e 	bne	r2,r3,ae30 <memcmp+0x74>
    adf8:	21000044 	addi	r4,r4,1
    adfc:	29400044 	addi	r5,r5,1
    ae00:	31fff91e 	bne	r6,r7,ade8 <__alt_data_end+0xf000ade8>
    ae04:	0005883a 	mov	r2,zero
    ae08:	f800283a 	ret
    ae0c:	20c00017 	ldw	r3,0(r4)
    ae10:	28800017 	ldw	r2,0(r5)
    ae14:	18bfee1e 	bne	r3,r2,add0 <__alt_data_end+0xf000add0>
    ae18:	31bfff04 	addi	r6,r6,-4
    ae1c:	21000104 	addi	r4,r4,4
    ae20:	29400104 	addi	r5,r5,4
    ae24:	39bff936 	bltu	r7,r6,ae0c <__alt_data_end+0xf000ae0c>
    ae28:	303fe91e 	bne	r6,zero,add0 <__alt_data_end+0xf000add0>
    ae2c:	003ff506 	br	ae04 <__alt_data_end+0xf000ae04>
    ae30:	10c5c83a 	sub	r2,r2,r3
    ae34:	f800283a 	ret

0000ae38 <memcpy>:
    ae38:	defffd04 	addi	sp,sp,-12
    ae3c:	dfc00215 	stw	ra,8(sp)
    ae40:	dc400115 	stw	r17,4(sp)
    ae44:	dc000015 	stw	r16,0(sp)
    ae48:	00c003c4 	movi	r3,15
    ae4c:	2005883a 	mov	r2,r4
    ae50:	1980452e 	bgeu	r3,r6,af68 <memcpy+0x130>
    ae54:	2906b03a 	or	r3,r5,r4
    ae58:	18c000cc 	andi	r3,r3,3
    ae5c:	1800441e 	bne	r3,zero,af70 <memcpy+0x138>
    ae60:	347ffc04 	addi	r17,r6,-16
    ae64:	8822d13a 	srli	r17,r17,4
    ae68:	28c00104 	addi	r3,r5,4
    ae6c:	23400104 	addi	r13,r4,4
    ae70:	8820913a 	slli	r16,r17,4
    ae74:	2b000204 	addi	r12,r5,8
    ae78:	22c00204 	addi	r11,r4,8
    ae7c:	84000504 	addi	r16,r16,20
    ae80:	2a800304 	addi	r10,r5,12
    ae84:	22400304 	addi	r9,r4,12
    ae88:	2c21883a 	add	r16,r5,r16
    ae8c:	2811883a 	mov	r8,r5
    ae90:	200f883a 	mov	r7,r4
    ae94:	41000017 	ldw	r4,0(r8)
    ae98:	1fc00017 	ldw	ra,0(r3)
    ae9c:	63c00017 	ldw	r15,0(r12)
    aea0:	39000015 	stw	r4,0(r7)
    aea4:	53800017 	ldw	r14,0(r10)
    aea8:	6fc00015 	stw	ra,0(r13)
    aeac:	5bc00015 	stw	r15,0(r11)
    aeb0:	4b800015 	stw	r14,0(r9)
    aeb4:	18c00404 	addi	r3,r3,16
    aeb8:	39c00404 	addi	r7,r7,16
    aebc:	42000404 	addi	r8,r8,16
    aec0:	6b400404 	addi	r13,r13,16
    aec4:	63000404 	addi	r12,r12,16
    aec8:	5ac00404 	addi	r11,r11,16
    aecc:	52800404 	addi	r10,r10,16
    aed0:	4a400404 	addi	r9,r9,16
    aed4:	1c3fef1e 	bne	r3,r16,ae94 <__alt_data_end+0xf000ae94>
    aed8:	89c00044 	addi	r7,r17,1
    aedc:	380e913a 	slli	r7,r7,4
    aee0:	310003cc 	andi	r4,r6,15
    aee4:	02c000c4 	movi	r11,3
    aee8:	11c7883a 	add	r3,r2,r7
    aeec:	29cb883a 	add	r5,r5,r7
    aef0:	5900212e 	bgeu	r11,r4,af78 <memcpy+0x140>
    aef4:	1813883a 	mov	r9,r3
    aef8:	2811883a 	mov	r8,r5
    aefc:	200f883a 	mov	r7,r4
    af00:	42800017 	ldw	r10,0(r8)
    af04:	4a400104 	addi	r9,r9,4
    af08:	39ffff04 	addi	r7,r7,-4
    af0c:	4abfff15 	stw	r10,-4(r9)
    af10:	42000104 	addi	r8,r8,4
    af14:	59fffa36 	bltu	r11,r7,af00 <__alt_data_end+0xf000af00>
    af18:	213fff04 	addi	r4,r4,-4
    af1c:	2008d0ba 	srli	r4,r4,2
    af20:	318000cc 	andi	r6,r6,3
    af24:	21000044 	addi	r4,r4,1
    af28:	2109883a 	add	r4,r4,r4
    af2c:	2109883a 	add	r4,r4,r4
    af30:	1907883a 	add	r3,r3,r4
    af34:	290b883a 	add	r5,r5,r4
    af38:	30000626 	beq	r6,zero,af54 <memcpy+0x11c>
    af3c:	198d883a 	add	r6,r3,r6
    af40:	29c00003 	ldbu	r7,0(r5)
    af44:	18c00044 	addi	r3,r3,1
    af48:	29400044 	addi	r5,r5,1
    af4c:	19ffffc5 	stb	r7,-1(r3)
    af50:	19bffb1e 	bne	r3,r6,af40 <__alt_data_end+0xf000af40>
    af54:	dfc00217 	ldw	ra,8(sp)
    af58:	dc400117 	ldw	r17,4(sp)
    af5c:	dc000017 	ldw	r16,0(sp)
    af60:	dec00304 	addi	sp,sp,12
    af64:	f800283a 	ret
    af68:	2007883a 	mov	r3,r4
    af6c:	003ff206 	br	af38 <__alt_data_end+0xf000af38>
    af70:	2007883a 	mov	r3,r4
    af74:	003ff106 	br	af3c <__alt_data_end+0xf000af3c>
    af78:	200d883a 	mov	r6,r4
    af7c:	003fee06 	br	af38 <__alt_data_end+0xf000af38>

0000af80 <memset>:
    af80:	20c000cc 	andi	r3,r4,3
    af84:	2005883a 	mov	r2,r4
    af88:	18004426 	beq	r3,zero,b09c <memset+0x11c>
    af8c:	31ffffc4 	addi	r7,r6,-1
    af90:	30004026 	beq	r6,zero,b094 <memset+0x114>
    af94:	2813883a 	mov	r9,r5
    af98:	200d883a 	mov	r6,r4
    af9c:	2007883a 	mov	r3,r4
    afa0:	00000406 	br	afb4 <memset+0x34>
    afa4:	3a3fffc4 	addi	r8,r7,-1
    afa8:	31800044 	addi	r6,r6,1
    afac:	38003926 	beq	r7,zero,b094 <memset+0x114>
    afb0:	400f883a 	mov	r7,r8
    afb4:	18c00044 	addi	r3,r3,1
    afb8:	32400005 	stb	r9,0(r6)
    afbc:	1a0000cc 	andi	r8,r3,3
    afc0:	403ff81e 	bne	r8,zero,afa4 <__alt_data_end+0xf000afa4>
    afc4:	010000c4 	movi	r4,3
    afc8:	21c02d2e 	bgeu	r4,r7,b080 <memset+0x100>
    afcc:	29003fcc 	andi	r4,r5,255
    afd0:	200c923a 	slli	r6,r4,8
    afd4:	3108b03a 	or	r4,r6,r4
    afd8:	200c943a 	slli	r6,r4,16
    afdc:	218cb03a 	or	r6,r4,r6
    afe0:	010003c4 	movi	r4,15
    afe4:	21c0182e 	bgeu	r4,r7,b048 <memset+0xc8>
    afe8:	3b3ffc04 	addi	r12,r7,-16
    afec:	6018d13a 	srli	r12,r12,4
    aff0:	1a000104 	addi	r8,r3,4
    aff4:	1ac00204 	addi	r11,r3,8
    aff8:	6008913a 	slli	r4,r12,4
    affc:	1a800304 	addi	r10,r3,12
    b000:	1813883a 	mov	r9,r3
    b004:	21000504 	addi	r4,r4,20
    b008:	1909883a 	add	r4,r3,r4
    b00c:	49800015 	stw	r6,0(r9)
    b010:	41800015 	stw	r6,0(r8)
    b014:	59800015 	stw	r6,0(r11)
    b018:	51800015 	stw	r6,0(r10)
    b01c:	42000404 	addi	r8,r8,16
    b020:	4a400404 	addi	r9,r9,16
    b024:	5ac00404 	addi	r11,r11,16
    b028:	52800404 	addi	r10,r10,16
    b02c:	413ff71e 	bne	r8,r4,b00c <__alt_data_end+0xf000b00c>
    b030:	63000044 	addi	r12,r12,1
    b034:	6018913a 	slli	r12,r12,4
    b038:	39c003cc 	andi	r7,r7,15
    b03c:	010000c4 	movi	r4,3
    b040:	1b07883a 	add	r3,r3,r12
    b044:	21c00e2e 	bgeu	r4,r7,b080 <memset+0x100>
    b048:	1813883a 	mov	r9,r3
    b04c:	3811883a 	mov	r8,r7
    b050:	010000c4 	movi	r4,3
    b054:	49800015 	stw	r6,0(r9)
    b058:	423fff04 	addi	r8,r8,-4
    b05c:	4a400104 	addi	r9,r9,4
    b060:	223ffc36 	bltu	r4,r8,b054 <__alt_data_end+0xf000b054>
    b064:	393fff04 	addi	r4,r7,-4
    b068:	2008d0ba 	srli	r4,r4,2
    b06c:	39c000cc 	andi	r7,r7,3
    b070:	21000044 	addi	r4,r4,1
    b074:	2109883a 	add	r4,r4,r4
    b078:	2109883a 	add	r4,r4,r4
    b07c:	1907883a 	add	r3,r3,r4
    b080:	38000526 	beq	r7,zero,b098 <memset+0x118>
    b084:	19cf883a 	add	r7,r3,r7
    b088:	19400005 	stb	r5,0(r3)
    b08c:	18c00044 	addi	r3,r3,1
    b090:	38fffd1e 	bne	r7,r3,b088 <__alt_data_end+0xf000b088>
    b094:	f800283a 	ret
    b098:	f800283a 	ret
    b09c:	2007883a 	mov	r3,r4
    b0a0:	300f883a 	mov	r7,r6
    b0a4:	003fc706 	br	afc4 <__alt_data_end+0xf000afc4>

0000b0a8 <_open_r>:
    b0a8:	defffd04 	addi	sp,sp,-12
    b0ac:	2805883a 	mov	r2,r5
    b0b0:	dc000015 	stw	r16,0(sp)
    b0b4:	04020034 	movhi	r16,2048
    b0b8:	dc400115 	stw	r17,4(sp)
    b0bc:	300b883a 	mov	r5,r6
    b0c0:	840a0d04 	addi	r16,r16,10292
    b0c4:	2023883a 	mov	r17,r4
    b0c8:	380d883a 	mov	r6,r7
    b0cc:	1009883a 	mov	r4,r2
    b0d0:	dfc00215 	stw	ra,8(sp)
    b0d4:	80000015 	stw	zero,0(r16)
    b0d8:	00142140 	call	14214 <open>
    b0dc:	00ffffc4 	movi	r3,-1
    b0e0:	10c00526 	beq	r2,r3,b0f8 <_open_r+0x50>
    b0e4:	dfc00217 	ldw	ra,8(sp)
    b0e8:	dc400117 	ldw	r17,4(sp)
    b0ec:	dc000017 	ldw	r16,0(sp)
    b0f0:	dec00304 	addi	sp,sp,12
    b0f4:	f800283a 	ret
    b0f8:	80c00017 	ldw	r3,0(r16)
    b0fc:	183ff926 	beq	r3,zero,b0e4 <__alt_data_end+0xf000b0e4>
    b100:	88c00015 	stw	r3,0(r17)
    b104:	003ff706 	br	b0e4 <__alt_data_end+0xf000b0e4>

0000b108 <_printf_r>:
    b108:	defffd04 	addi	sp,sp,-12
    b10c:	2805883a 	mov	r2,r5
    b110:	dfc00015 	stw	ra,0(sp)
    b114:	d9800115 	stw	r6,4(sp)
    b118:	d9c00215 	stw	r7,8(sp)
    b11c:	21400217 	ldw	r5,8(r4)
    b120:	d9c00104 	addi	r7,sp,4
    b124:	100d883a 	mov	r6,r2
    b128:	000b6600 	call	b660 <___vfprintf_internal_r>
    b12c:	dfc00017 	ldw	ra,0(sp)
    b130:	dec00304 	addi	sp,sp,12
    b134:	f800283a 	ret

0000b138 <printf>:
    b138:	defffc04 	addi	sp,sp,-16
    b13c:	dfc00015 	stw	ra,0(sp)
    b140:	d9400115 	stw	r5,4(sp)
    b144:	d9800215 	stw	r6,8(sp)
    b148:	d9c00315 	stw	r7,12(sp)
    b14c:	00820034 	movhi	r2,2048
    b150:	1089c804 	addi	r2,r2,10016
    b154:	10800017 	ldw	r2,0(r2)
    b158:	200b883a 	mov	r5,r4
    b15c:	d9800104 	addi	r6,sp,4
    b160:	11000217 	ldw	r4,8(r2)
    b164:	000d8580 	call	d858 <__vfprintf_internal>
    b168:	dfc00017 	ldw	ra,0(sp)
    b16c:	dec00404 	addi	sp,sp,16
    b170:	f800283a 	ret

0000b174 <_puts_r>:
    b174:	defff604 	addi	sp,sp,-40
    b178:	dc000715 	stw	r16,28(sp)
    b17c:	2021883a 	mov	r16,r4
    b180:	2809883a 	mov	r4,r5
    b184:	dc400815 	stw	r17,32(sp)
    b188:	dfc00915 	stw	ra,36(sp)
    b18c:	2823883a 	mov	r17,r5
    b190:	000b5c80 	call	b5c8 <strlen>
    b194:	10c00044 	addi	r3,r2,1
    b198:	d8800115 	stw	r2,4(sp)
    b19c:	00820034 	movhi	r2,2048
    b1a0:	1080e304 	addi	r2,r2,908
    b1a4:	d8800215 	stw	r2,8(sp)
    b1a8:	00800044 	movi	r2,1
    b1ac:	d8800315 	stw	r2,12(sp)
    b1b0:	00800084 	movi	r2,2
    b1b4:	dc400015 	stw	r17,0(sp)
    b1b8:	d8c00615 	stw	r3,24(sp)
    b1bc:	dec00415 	stw	sp,16(sp)
    b1c0:	d8800515 	stw	r2,20(sp)
    b1c4:	80000226 	beq	r16,zero,b1d0 <_puts_r+0x5c>
    b1c8:	80800e17 	ldw	r2,56(r16)
    b1cc:	10001426 	beq	r2,zero,b220 <_puts_r+0xac>
    b1d0:	81400217 	ldw	r5,8(r16)
    b1d4:	2880030b 	ldhu	r2,12(r5)
    b1d8:	10c8000c 	andi	r3,r2,8192
    b1dc:	1800061e 	bne	r3,zero,b1f8 <_puts_r+0x84>
    b1e0:	29001917 	ldw	r4,100(r5)
    b1e4:	00f7ffc4 	movi	r3,-8193
    b1e8:	10880014 	ori	r2,r2,8192
    b1ec:	20c6703a 	and	r3,r4,r3
    b1f0:	2880030d 	sth	r2,12(r5)
    b1f4:	28c01915 	stw	r3,100(r5)
    b1f8:	d9800404 	addi	r6,sp,16
    b1fc:	8009883a 	mov	r4,r16
    b200:	000f46c0 	call	f46c <__sfvwrite_r>
    b204:	1000091e 	bne	r2,zero,b22c <_puts_r+0xb8>
    b208:	00800284 	movi	r2,10
    b20c:	dfc00917 	ldw	ra,36(sp)
    b210:	dc400817 	ldw	r17,32(sp)
    b214:	dc000717 	ldw	r16,28(sp)
    b218:	dec00a04 	addi	sp,sp,40
    b21c:	f800283a 	ret
    b220:	8009883a 	mov	r4,r16
    b224:	00096b40 	call	96b4 <__sinit>
    b228:	003fe906 	br	b1d0 <__alt_data_end+0xf000b1d0>
    b22c:	00bfffc4 	movi	r2,-1
    b230:	003ff606 	br	b20c <__alt_data_end+0xf000b20c>

0000b234 <puts>:
    b234:	00820034 	movhi	r2,2048
    b238:	1089c804 	addi	r2,r2,10016
    b23c:	200b883a 	mov	r5,r4
    b240:	11000017 	ldw	r4,0(r2)
    b244:	000b1741 	jmpi	b174 <_puts_r>

0000b248 <lflush>:
    b248:	2080030b 	ldhu	r2,12(r4)
    b24c:	00c00244 	movi	r3,9
    b250:	1080024c 	andi	r2,r2,9
    b254:	10c00226 	beq	r2,r3,b260 <lflush+0x18>
    b258:	0005883a 	mov	r2,zero
    b25c:	f800283a 	ret
    b260:	00093341 	jmpi	9334 <fflush>

0000b264 <__srefill_r>:
    b264:	defffc04 	addi	sp,sp,-16
    b268:	dc400115 	stw	r17,4(sp)
    b26c:	dc000015 	stw	r16,0(sp)
    b270:	dfc00315 	stw	ra,12(sp)
    b274:	dc800215 	stw	r18,8(sp)
    b278:	2023883a 	mov	r17,r4
    b27c:	2821883a 	mov	r16,r5
    b280:	20000226 	beq	r4,zero,b28c <__srefill_r+0x28>
    b284:	20800e17 	ldw	r2,56(r4)
    b288:	10003c26 	beq	r2,zero,b37c <__srefill_r+0x118>
    b28c:	80c0030b 	ldhu	r3,12(r16)
    b290:	1908000c 	andi	r4,r3,8192
    b294:	1805883a 	mov	r2,r3
    b298:	2000071e 	bne	r4,zero,b2b8 <__srefill_r+0x54>
    b29c:	81001917 	ldw	r4,100(r16)
    b2a0:	18880014 	ori	r2,r3,8192
    b2a4:	00f7ffc4 	movi	r3,-8193
    b2a8:	20c8703a 	and	r4,r4,r3
    b2ac:	8080030d 	sth	r2,12(r16)
    b2b0:	1007883a 	mov	r3,r2
    b2b4:	81001915 	stw	r4,100(r16)
    b2b8:	80000115 	stw	zero,4(r16)
    b2bc:	1100080c 	andi	r4,r2,32
    b2c0:	2000571e 	bne	r4,zero,b420 <__srefill_r+0x1bc>
    b2c4:	1100010c 	andi	r4,r2,4
    b2c8:	20001f26 	beq	r4,zero,b348 <__srefill_r+0xe4>
    b2cc:	81400c17 	ldw	r5,48(r16)
    b2d0:	28000826 	beq	r5,zero,b2f4 <__srefill_r+0x90>
    b2d4:	80801004 	addi	r2,r16,64
    b2d8:	28800226 	beq	r5,r2,b2e4 <__srefill_r+0x80>
    b2dc:	8809883a 	mov	r4,r17
    b2e0:	00099800 	call	9980 <_free_r>
    b2e4:	80800f17 	ldw	r2,60(r16)
    b2e8:	80000c15 	stw	zero,48(r16)
    b2ec:	80800115 	stw	r2,4(r16)
    b2f0:	1000391e 	bne	r2,zero,b3d8 <__srefill_r+0x174>
    b2f4:	80800417 	ldw	r2,16(r16)
    b2f8:	10004b26 	beq	r2,zero,b428 <__srefill_r+0x1c4>
    b2fc:	8480030b 	ldhu	r18,12(r16)
    b300:	908000cc 	andi	r2,r18,3
    b304:	10001f1e 	bne	r2,zero,b384 <__srefill_r+0x120>
    b308:	81800417 	ldw	r6,16(r16)
    b30c:	80800817 	ldw	r2,32(r16)
    b310:	81c00517 	ldw	r7,20(r16)
    b314:	81400717 	ldw	r5,28(r16)
    b318:	81800015 	stw	r6,0(r16)
    b31c:	8809883a 	mov	r4,r17
    b320:	103ee83a 	callr	r2
    b324:	80800115 	stw	r2,4(r16)
    b328:	00800e0e 	bge	zero,r2,b364 <__srefill_r+0x100>
    b32c:	0005883a 	mov	r2,zero
    b330:	dfc00317 	ldw	ra,12(sp)
    b334:	dc800217 	ldw	r18,8(sp)
    b338:	dc400117 	ldw	r17,4(sp)
    b33c:	dc000017 	ldw	r16,0(sp)
    b340:	dec00404 	addi	sp,sp,16
    b344:	f800283a 	ret
    b348:	1100040c 	andi	r4,r2,16
    b34c:	20003026 	beq	r4,zero,b410 <__srefill_r+0x1ac>
    b350:	1080020c 	andi	r2,r2,8
    b354:	1000241e 	bne	r2,zero,b3e8 <__srefill_r+0x184>
    b358:	18c00114 	ori	r3,r3,4
    b35c:	80c0030d 	sth	r3,12(r16)
    b360:	003fe406 	br	b2f4 <__alt_data_end+0xf000b2f4>
    b364:	80c0030b 	ldhu	r3,12(r16)
    b368:	1000161e 	bne	r2,zero,b3c4 <__srefill_r+0x160>
    b36c:	18c00814 	ori	r3,r3,32
    b370:	00bfffc4 	movi	r2,-1
    b374:	80c0030d 	sth	r3,12(r16)
    b378:	003fed06 	br	b330 <__alt_data_end+0xf000b330>
    b37c:	00096b40 	call	96b4 <__sinit>
    b380:	003fc206 	br	b28c <__alt_data_end+0xf000b28c>
    b384:	00820034 	movhi	r2,2048
    b388:	1089c704 	addi	r2,r2,10012
    b38c:	11000017 	ldw	r4,0(r2)
    b390:	01400074 	movhi	r5,1
    b394:	00800044 	movi	r2,1
    b398:	296c9204 	addi	r5,r5,-19896
    b39c:	8080030d 	sth	r2,12(r16)
    b3a0:	000a16c0 	call	a16c <_fwalk>
    b3a4:	00800244 	movi	r2,9
    b3a8:	8480030d 	sth	r18,12(r16)
    b3ac:	9480024c 	andi	r18,r18,9
    b3b0:	90bfd51e 	bne	r18,r2,b308 <__alt_data_end+0xf000b308>
    b3b4:	800b883a 	mov	r5,r16
    b3b8:	8809883a 	mov	r4,r17
    b3bc:	00090bc0 	call	90bc <__sflush_r>
    b3c0:	003fd106 	br	b308 <__alt_data_end+0xf000b308>
    b3c4:	18c01014 	ori	r3,r3,64
    b3c8:	80000115 	stw	zero,4(r16)
    b3cc:	00bfffc4 	movi	r2,-1
    b3d0:	80c0030d 	sth	r3,12(r16)
    b3d4:	003fd606 	br	b330 <__alt_data_end+0xf000b330>
    b3d8:	80c00e17 	ldw	r3,56(r16)
    b3dc:	0005883a 	mov	r2,zero
    b3e0:	80c00015 	stw	r3,0(r16)
    b3e4:	003fd206 	br	b330 <__alt_data_end+0xf000b330>
    b3e8:	800b883a 	mov	r5,r16
    b3ec:	8809883a 	mov	r4,r17
    b3f0:	00092d80 	call	92d8 <_fflush_r>
    b3f4:	10000a1e 	bne	r2,zero,b420 <__srefill_r+0x1bc>
    b3f8:	8080030b 	ldhu	r2,12(r16)
    b3fc:	00fffdc4 	movi	r3,-9
    b400:	80000215 	stw	zero,8(r16)
    b404:	1886703a 	and	r3,r3,r2
    b408:	80000615 	stw	zero,24(r16)
    b40c:	003fd206 	br	b358 <__alt_data_end+0xf000b358>
    b410:	00800244 	movi	r2,9
    b414:	88800015 	stw	r2,0(r17)
    b418:	18c01014 	ori	r3,r3,64
    b41c:	80c0030d 	sth	r3,12(r16)
    b420:	00bfffc4 	movi	r2,-1
    b424:	003fc206 	br	b330 <__alt_data_end+0xf000b330>
    b428:	800b883a 	mov	r5,r16
    b42c:	8809883a 	mov	r4,r17
    b430:	000a3f40 	call	a3f4 <__smakebuf_r>
    b434:	003fb106 	br	b2fc <__alt_data_end+0xf000b2fc>

0000b438 <_sbrk_r>:
    b438:	defffd04 	addi	sp,sp,-12
    b43c:	dc000015 	stw	r16,0(sp)
    b440:	04020034 	movhi	r16,2048
    b444:	dc400115 	stw	r17,4(sp)
    b448:	840a0d04 	addi	r16,r16,10292
    b44c:	2023883a 	mov	r17,r4
    b450:	2809883a 	mov	r4,r5
    b454:	dfc00215 	stw	ra,8(sp)
    b458:	80000015 	stw	zero,0(r16)
    b45c:	00145040 	call	14504 <sbrk>
    b460:	00ffffc4 	movi	r3,-1
    b464:	10c00526 	beq	r2,r3,b47c <_sbrk_r+0x44>
    b468:	dfc00217 	ldw	ra,8(sp)
    b46c:	dc400117 	ldw	r17,4(sp)
    b470:	dc000017 	ldw	r16,0(sp)
    b474:	dec00304 	addi	sp,sp,12
    b478:	f800283a 	ret
    b47c:	80c00017 	ldw	r3,0(r16)
    b480:	183ff926 	beq	r3,zero,b468 <__alt_data_end+0xf000b468>
    b484:	88c00015 	stw	r3,0(r17)
    b488:	003ff706 	br	b468 <__alt_data_end+0xf000b468>

0000b48c <__sread>:
    b48c:	defffe04 	addi	sp,sp,-8
    b490:	dc000015 	stw	r16,0(sp)
    b494:	2821883a 	mov	r16,r5
    b498:	2940038f 	ldh	r5,14(r5)
    b49c:	dfc00115 	stw	ra,4(sp)
    b4a0:	0010cf40 	call	10cf4 <_read_r>
    b4a4:	10000716 	blt	r2,zero,b4c4 <__sread+0x38>
    b4a8:	80c01417 	ldw	r3,80(r16)
    b4ac:	1887883a 	add	r3,r3,r2
    b4b0:	80c01415 	stw	r3,80(r16)
    b4b4:	dfc00117 	ldw	ra,4(sp)
    b4b8:	dc000017 	ldw	r16,0(sp)
    b4bc:	dec00204 	addi	sp,sp,8
    b4c0:	f800283a 	ret
    b4c4:	80c0030b 	ldhu	r3,12(r16)
    b4c8:	18fbffcc 	andi	r3,r3,61439
    b4cc:	80c0030d 	sth	r3,12(r16)
    b4d0:	dfc00117 	ldw	ra,4(sp)
    b4d4:	dc000017 	ldw	r16,0(sp)
    b4d8:	dec00204 	addi	sp,sp,8
    b4dc:	f800283a 	ret

0000b4e0 <__seofread>:
    b4e0:	0005883a 	mov	r2,zero
    b4e4:	f800283a 	ret

0000b4e8 <__swrite>:
    b4e8:	2880030b 	ldhu	r2,12(r5)
    b4ec:	defffb04 	addi	sp,sp,-20
    b4f0:	dcc00315 	stw	r19,12(sp)
    b4f4:	dc800215 	stw	r18,8(sp)
    b4f8:	dc400115 	stw	r17,4(sp)
    b4fc:	dc000015 	stw	r16,0(sp)
    b500:	dfc00415 	stw	ra,16(sp)
    b504:	10c0400c 	andi	r3,r2,256
    b508:	2821883a 	mov	r16,r5
    b50c:	2023883a 	mov	r17,r4
    b510:	3025883a 	mov	r18,r6
    b514:	3827883a 	mov	r19,r7
    b518:	18000526 	beq	r3,zero,b530 <__swrite+0x48>
    b51c:	2940038f 	ldh	r5,14(r5)
    b520:	01c00084 	movi	r7,2
    b524:	000d883a 	mov	r6,zero
    b528:	000fa580 	call	fa58 <_lseek_r>
    b52c:	8080030b 	ldhu	r2,12(r16)
    b530:	8140038f 	ldh	r5,14(r16)
    b534:	10bbffcc 	andi	r2,r2,61439
    b538:	980f883a 	mov	r7,r19
    b53c:	900d883a 	mov	r6,r18
    b540:	8809883a 	mov	r4,r17
    b544:	8080030d 	sth	r2,12(r16)
    b548:	dfc00417 	ldw	ra,16(sp)
    b54c:	dcc00317 	ldw	r19,12(sp)
    b550:	dc800217 	ldw	r18,8(sp)
    b554:	dc400117 	ldw	r17,4(sp)
    b558:	dc000017 	ldw	r16,0(sp)
    b55c:	dec00504 	addi	sp,sp,20
    b560:	000d9301 	jmpi	d930 <_write_r>

0000b564 <__sseek>:
    b564:	defffe04 	addi	sp,sp,-8
    b568:	dc000015 	stw	r16,0(sp)
    b56c:	2821883a 	mov	r16,r5
    b570:	2940038f 	ldh	r5,14(r5)
    b574:	dfc00115 	stw	ra,4(sp)
    b578:	000fa580 	call	fa58 <_lseek_r>
    b57c:	00ffffc4 	movi	r3,-1
    b580:	10c00826 	beq	r2,r3,b5a4 <__sseek+0x40>
    b584:	80c0030b 	ldhu	r3,12(r16)
    b588:	80801415 	stw	r2,80(r16)
    b58c:	18c40014 	ori	r3,r3,4096
    b590:	80c0030d 	sth	r3,12(r16)
    b594:	dfc00117 	ldw	ra,4(sp)
    b598:	dc000017 	ldw	r16,0(sp)
    b59c:	dec00204 	addi	sp,sp,8
    b5a0:	f800283a 	ret
    b5a4:	80c0030b 	ldhu	r3,12(r16)
    b5a8:	18fbffcc 	andi	r3,r3,61439
    b5ac:	80c0030d 	sth	r3,12(r16)
    b5b0:	dfc00117 	ldw	ra,4(sp)
    b5b4:	dc000017 	ldw	r16,0(sp)
    b5b8:	dec00204 	addi	sp,sp,8
    b5bc:	f800283a 	ret

0000b5c0 <__sclose>:
    b5c0:	2940038f 	ldh	r5,14(r5)
    b5c4:	000dae41 	jmpi	dae4 <_close_r>

0000b5c8 <strlen>:
    b5c8:	208000cc 	andi	r2,r4,3
    b5cc:	10002026 	beq	r2,zero,b650 <strlen+0x88>
    b5d0:	20800007 	ldb	r2,0(r4)
    b5d4:	10002026 	beq	r2,zero,b658 <strlen+0x90>
    b5d8:	2005883a 	mov	r2,r4
    b5dc:	00000206 	br	b5e8 <strlen+0x20>
    b5e0:	10c00007 	ldb	r3,0(r2)
    b5e4:	18001826 	beq	r3,zero,b648 <strlen+0x80>
    b5e8:	10800044 	addi	r2,r2,1
    b5ec:	10c000cc 	andi	r3,r2,3
    b5f0:	183ffb1e 	bne	r3,zero,b5e0 <__alt_data_end+0xf000b5e0>
    b5f4:	10c00017 	ldw	r3,0(r2)
    b5f8:	01ffbff4 	movhi	r7,65279
    b5fc:	39ffbfc4 	addi	r7,r7,-257
    b600:	00ca303a 	nor	r5,zero,r3
    b604:	01a02074 	movhi	r6,32897
    b608:	19c7883a 	add	r3,r3,r7
    b60c:	31a02004 	addi	r6,r6,-32640
    b610:	1946703a 	and	r3,r3,r5
    b614:	1986703a 	and	r3,r3,r6
    b618:	1800091e 	bne	r3,zero,b640 <strlen+0x78>
    b61c:	10800104 	addi	r2,r2,4
    b620:	10c00017 	ldw	r3,0(r2)
    b624:	19cb883a 	add	r5,r3,r7
    b628:	00c6303a 	nor	r3,zero,r3
    b62c:	28c6703a 	and	r3,r5,r3
    b630:	1986703a 	and	r3,r3,r6
    b634:	183ff926 	beq	r3,zero,b61c <__alt_data_end+0xf000b61c>
    b638:	00000106 	br	b640 <strlen+0x78>
    b63c:	10800044 	addi	r2,r2,1
    b640:	10c00007 	ldb	r3,0(r2)
    b644:	183ffd1e 	bne	r3,zero,b63c <__alt_data_end+0xf000b63c>
    b648:	1105c83a 	sub	r2,r2,r4
    b64c:	f800283a 	ret
    b650:	2005883a 	mov	r2,r4
    b654:	003fe706 	br	b5f4 <__alt_data_end+0xf000b5f4>
    b658:	0005883a 	mov	r2,zero
    b65c:	f800283a 	ret

0000b660 <___vfprintf_internal_r>:
    b660:	deffb804 	addi	sp,sp,-288
    b664:	dfc04715 	stw	ra,284(sp)
    b668:	ddc04515 	stw	r23,276(sp)
    b66c:	dd404315 	stw	r21,268(sp)
    b670:	d9002c15 	stw	r4,176(sp)
    b674:	282f883a 	mov	r23,r5
    b678:	302b883a 	mov	r21,r6
    b67c:	d9c02d15 	stw	r7,180(sp)
    b680:	df004615 	stw	fp,280(sp)
    b684:	dd804415 	stw	r22,272(sp)
    b688:	dd004215 	stw	r20,264(sp)
    b68c:	dcc04115 	stw	r19,260(sp)
    b690:	dc804015 	stw	r18,256(sp)
    b694:	dc403f15 	stw	r17,252(sp)
    b698:	dc003e15 	stw	r16,248(sp)
    b69c:	000fa280 	call	fa28 <_localeconv_r>
    b6a0:	10800017 	ldw	r2,0(r2)
    b6a4:	1009883a 	mov	r4,r2
    b6a8:	d8803415 	stw	r2,208(sp)
    b6ac:	000b5c80 	call	b5c8 <strlen>
    b6b0:	d8803715 	stw	r2,220(sp)
    b6b4:	d8802c17 	ldw	r2,176(sp)
    b6b8:	10000226 	beq	r2,zero,b6c4 <___vfprintf_internal_r+0x64>
    b6bc:	10800e17 	ldw	r2,56(r2)
    b6c0:	1000f926 	beq	r2,zero,baa8 <___vfprintf_internal_r+0x448>
    b6c4:	b880030b 	ldhu	r2,12(r23)
    b6c8:	10c8000c 	andi	r3,r2,8192
    b6cc:	1800061e 	bne	r3,zero,b6e8 <___vfprintf_internal_r+0x88>
    b6d0:	b9001917 	ldw	r4,100(r23)
    b6d4:	00f7ffc4 	movi	r3,-8193
    b6d8:	10880014 	ori	r2,r2,8192
    b6dc:	20c6703a 	and	r3,r4,r3
    b6e0:	b880030d 	sth	r2,12(r23)
    b6e4:	b8c01915 	stw	r3,100(r23)
    b6e8:	10c0020c 	andi	r3,r2,8
    b6ec:	1800c126 	beq	r3,zero,b9f4 <___vfprintf_internal_r+0x394>
    b6f0:	b8c00417 	ldw	r3,16(r23)
    b6f4:	1800bf26 	beq	r3,zero,b9f4 <___vfprintf_internal_r+0x394>
    b6f8:	1080068c 	andi	r2,r2,26
    b6fc:	00c00284 	movi	r3,10
    b700:	10c0c426 	beq	r2,r3,ba14 <___vfprintf_internal_r+0x3b4>
    b704:	d8c00404 	addi	r3,sp,16
    b708:	05020034 	movhi	r20,2048
    b70c:	d9001e04 	addi	r4,sp,120
    b710:	a500f484 	addi	r20,r20,978
    b714:	d8c01e15 	stw	r3,120(sp)
    b718:	d8002015 	stw	zero,128(sp)
    b71c:	d8001f15 	stw	zero,124(sp)
    b720:	d8003315 	stw	zero,204(sp)
    b724:	d8003615 	stw	zero,216(sp)
    b728:	d8003815 	stw	zero,224(sp)
    b72c:	1811883a 	mov	r8,r3
    b730:	d8003915 	stw	zero,228(sp)
    b734:	d8003a15 	stw	zero,232(sp)
    b738:	d8002f15 	stw	zero,188(sp)
    b73c:	d9002815 	stw	r4,160(sp)
    b740:	a8800007 	ldb	r2,0(r21)
    b744:	10027b26 	beq	r2,zero,c134 <___vfprintf_internal_r+0xad4>
    b748:	00c00944 	movi	r3,37
    b74c:	a821883a 	mov	r16,r21
    b750:	10c0021e 	bne	r2,r3,b75c <___vfprintf_internal_r+0xfc>
    b754:	00001406 	br	b7a8 <___vfprintf_internal_r+0x148>
    b758:	10c00326 	beq	r2,r3,b768 <___vfprintf_internal_r+0x108>
    b75c:	84000044 	addi	r16,r16,1
    b760:	80800007 	ldb	r2,0(r16)
    b764:	103ffc1e 	bne	r2,zero,b758 <__alt_data_end+0xf000b758>
    b768:	8563c83a 	sub	r17,r16,r21
    b76c:	88000e26 	beq	r17,zero,b7a8 <___vfprintf_internal_r+0x148>
    b770:	d8c02017 	ldw	r3,128(sp)
    b774:	d8801f17 	ldw	r2,124(sp)
    b778:	45400015 	stw	r21,0(r8)
    b77c:	1c47883a 	add	r3,r3,r17
    b780:	10800044 	addi	r2,r2,1
    b784:	d8c02015 	stw	r3,128(sp)
    b788:	44400115 	stw	r17,4(r8)
    b78c:	d8801f15 	stw	r2,124(sp)
    b790:	00c001c4 	movi	r3,7
    b794:	1880a716 	blt	r3,r2,ba34 <___vfprintf_internal_r+0x3d4>
    b798:	42000204 	addi	r8,r8,8
    b79c:	d9402f17 	ldw	r5,188(sp)
    b7a0:	2c4b883a 	add	r5,r5,r17
    b7a4:	d9402f15 	stw	r5,188(sp)
    b7a8:	80800007 	ldb	r2,0(r16)
    b7ac:	1000a826 	beq	r2,zero,ba50 <___vfprintf_internal_r+0x3f0>
    b7b0:	84400047 	ldb	r17,1(r16)
    b7b4:	00bfffc4 	movi	r2,-1
    b7b8:	85400044 	addi	r21,r16,1
    b7bc:	d8002785 	stb	zero,158(sp)
    b7c0:	0007883a 	mov	r3,zero
    b7c4:	000f883a 	mov	r7,zero
    b7c8:	d8802915 	stw	r2,164(sp)
    b7cc:	d8003115 	stw	zero,196(sp)
    b7d0:	0025883a 	mov	r18,zero
    b7d4:	01401604 	movi	r5,88
    b7d8:	01800244 	movi	r6,9
    b7dc:	02800a84 	movi	r10,42
    b7e0:	02401b04 	movi	r9,108
    b7e4:	ad400044 	addi	r21,r21,1
    b7e8:	88bff804 	addi	r2,r17,-32
    b7ec:	28830436 	bltu	r5,r2,c400 <___vfprintf_internal_r+0xda0>
    b7f0:	100490ba 	slli	r2,r2,2
    b7f4:	01000074 	movhi	r4,1
    b7f8:	212e0204 	addi	r4,r4,-18424
    b7fc:	1105883a 	add	r2,r2,r4
    b800:	10800017 	ldw	r2,0(r2)
    b804:	1000683a 	jmp	r2
    b808:	0000c320 	cmpeqi	zero,zero,780
    b80c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b810:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b814:	0000c340 	call	c34 <xEventGroupWaitBits+0x180>
    b818:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b81c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b820:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b824:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b828:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b82c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b830:	0000bab4 	movhi	zero,746
    b834:	0000c25c 	xori	zero,zero,777
    b838:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b83c:	0000b97c 	xorhi	zero,zero,741
    b840:	0000badc 	xori	zero,zero,747
    b844:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b848:	0000bb1c 	xori	zero,zero,748
    b84c:	0000bb28 	cmpgeui	zero,zero,748
    b850:	0000bb28 	cmpgeui	zero,zero,748
    b854:	0000bb28 	cmpgeui	zero,zero,748
    b858:	0000bb28 	cmpgeui	zero,zero,748
    b85c:	0000bb28 	cmpgeui	zero,zero,748
    b860:	0000bb28 	cmpgeui	zero,zero,748
    b864:	0000bb28 	cmpgeui	zero,zero,748
    b868:	0000bb28 	cmpgeui	zero,zero,748
    b86c:	0000bb28 	cmpgeui	zero,zero,748
    b870:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b874:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b878:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b87c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b880:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b884:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b888:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b88c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b890:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b894:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b898:	0000bb5c 	xori	zero,zero,749
    b89c:	0000bc18 	cmpnei	zero,zero,752
    b8a0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8a4:	0000bc18 	cmpnei	zero,zero,752
    b8a8:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8ac:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8b0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8b4:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8b8:	0000bcb8 	rdprs	zero,zero,754
    b8bc:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8c0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8c4:	0000bcc4 	movi	zero,755
    b8c8:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8cc:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8d0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8d4:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8d8:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8dc:	0000c13c 	xorhi	zero,zero,772
    b8e0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8e4:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8e8:	0000c19c 	xori	zero,zero,774
    b8ec:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8f0:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8f4:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8f8:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b8fc:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b900:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b904:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b908:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b90c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b910:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b914:	0000c3ac 	andhi	zero,zero,782
    b918:	0000c34c 	andi	zero,zero,781
    b91c:	0000bc18 	cmpnei	zero,zero,752
    b920:	0000bc18 	cmpnei	zero,zero,752
    b924:	0000bc18 	cmpnei	zero,zero,752
    b928:	0000c35c 	xori	zero,zero,781
    b92c:	0000c34c 	andi	zero,zero,781
    b930:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b934:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b938:	0000c368 	cmpgeui	zero,zero,781
    b93c:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b940:	0000c378 	rdprs	zero,zero,781
    b944:	0000c24c 	andi	zero,zero,777
    b948:	0000b988 	cmpgei	zero,zero,742
    b94c:	0000c26c 	andhi	zero,zero,777
    b950:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b954:	0000c278 	rdprs	zero,zero,777
    b958:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b95c:	0000c2d4 	movui	zero,779
    b960:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b964:	0000c400 	call	c40 <xEventGroupWaitBits+0x18c>
    b968:	0000c2e4 	muli	zero,zero,779
    b96c:	d9003117 	ldw	r4,196(sp)
    b970:	d8802d15 	stw	r2,180(sp)
    b974:	0109c83a 	sub	r4,zero,r4
    b978:	d9003115 	stw	r4,196(sp)
    b97c:	94800114 	ori	r18,r18,4
    b980:	ac400007 	ldb	r17,0(r21)
    b984:	003f9706 	br	b7e4 <__alt_data_end+0xf000b7e4>
    b988:	00800c04 	movi	r2,48
    b98c:	d9002d17 	ldw	r4,180(sp)
    b990:	d9402917 	ldw	r5,164(sp)
    b994:	d8802705 	stb	r2,156(sp)
    b998:	00801e04 	movi	r2,120
    b99c:	d8802745 	stb	r2,157(sp)
    b9a0:	d8002785 	stb	zero,158(sp)
    b9a4:	20c00104 	addi	r3,r4,4
    b9a8:	24c00017 	ldw	r19,0(r4)
    b9ac:	002d883a 	mov	r22,zero
    b9b0:	90800094 	ori	r2,r18,2
    b9b4:	28029a16 	blt	r5,zero,c420 <___vfprintf_internal_r+0xdc0>
    b9b8:	00bfdfc4 	movi	r2,-129
    b9bc:	90a4703a 	and	r18,r18,r2
    b9c0:	d8c02d15 	stw	r3,180(sp)
    b9c4:	94800094 	ori	r18,r18,2
    b9c8:	9802871e 	bne	r19,zero,c3e8 <___vfprintf_internal_r+0xd88>
    b9cc:	00820034 	movhi	r2,2048
    b9d0:	1080ed04 	addi	r2,r2,948
    b9d4:	d8803915 	stw	r2,228(sp)
    b9d8:	04401e04 	movi	r17,120
    b9dc:	d8802917 	ldw	r2,164(sp)
    b9e0:	0039883a 	mov	fp,zero
    b9e4:	1001e926 	beq	r2,zero,c18c <___vfprintf_internal_r+0xb2c>
    b9e8:	0027883a 	mov	r19,zero
    b9ec:	002d883a 	mov	r22,zero
    b9f0:	00020506 	br	c208 <___vfprintf_internal_r+0xba8>
    b9f4:	d9002c17 	ldw	r4,176(sp)
    b9f8:	b80b883a 	mov	r5,r23
    b9fc:	000d9900 	call	d990 <__swsetup_r>
    ba00:	1005ac1e 	bne	r2,zero,d0b4 <___vfprintf_internal_r+0x1a54>
    ba04:	b880030b 	ldhu	r2,12(r23)
    ba08:	00c00284 	movi	r3,10
    ba0c:	1080068c 	andi	r2,r2,26
    ba10:	10ff3c1e 	bne	r2,r3,b704 <__alt_data_end+0xf000b704>
    ba14:	b880038f 	ldh	r2,14(r23)
    ba18:	103f3a16 	blt	r2,zero,b704 <__alt_data_end+0xf000b704>
    ba1c:	d9c02d17 	ldw	r7,180(sp)
    ba20:	d9002c17 	ldw	r4,176(sp)
    ba24:	a80d883a 	mov	r6,r21
    ba28:	b80b883a 	mov	r5,r23
    ba2c:	000d8740 	call	d874 <__sbprintf>
    ba30:	00001106 	br	ba78 <___vfprintf_internal_r+0x418>
    ba34:	d9002c17 	ldw	r4,176(sp)
    ba38:	d9801e04 	addi	r6,sp,120
    ba3c:	b80b883a 	mov	r5,r23
    ba40:	00115040 	call	11504 <__sprint_r>
    ba44:	1000081e 	bne	r2,zero,ba68 <___vfprintf_internal_r+0x408>
    ba48:	da000404 	addi	r8,sp,16
    ba4c:	003f5306 	br	b79c <__alt_data_end+0xf000b79c>
    ba50:	d8802017 	ldw	r2,128(sp)
    ba54:	10000426 	beq	r2,zero,ba68 <___vfprintf_internal_r+0x408>
    ba58:	d9002c17 	ldw	r4,176(sp)
    ba5c:	d9801e04 	addi	r6,sp,120
    ba60:	b80b883a 	mov	r5,r23
    ba64:	00115040 	call	11504 <__sprint_r>
    ba68:	b880030b 	ldhu	r2,12(r23)
    ba6c:	1080100c 	andi	r2,r2,64
    ba70:	1005901e 	bne	r2,zero,d0b4 <___vfprintf_internal_r+0x1a54>
    ba74:	d8802f17 	ldw	r2,188(sp)
    ba78:	dfc04717 	ldw	ra,284(sp)
    ba7c:	df004617 	ldw	fp,280(sp)
    ba80:	ddc04517 	ldw	r23,276(sp)
    ba84:	dd804417 	ldw	r22,272(sp)
    ba88:	dd404317 	ldw	r21,268(sp)
    ba8c:	dd004217 	ldw	r20,264(sp)
    ba90:	dcc04117 	ldw	r19,260(sp)
    ba94:	dc804017 	ldw	r18,256(sp)
    ba98:	dc403f17 	ldw	r17,252(sp)
    ba9c:	dc003e17 	ldw	r16,248(sp)
    baa0:	dec04804 	addi	sp,sp,288
    baa4:	f800283a 	ret
    baa8:	d9002c17 	ldw	r4,176(sp)
    baac:	00096b40 	call	96b4 <__sinit>
    bab0:	003f0406 	br	b6c4 <__alt_data_end+0xf000b6c4>
    bab4:	d8802d17 	ldw	r2,180(sp)
    bab8:	d9002d17 	ldw	r4,180(sp)
    babc:	10800017 	ldw	r2,0(r2)
    bac0:	d8803115 	stw	r2,196(sp)
    bac4:	20800104 	addi	r2,r4,4
    bac8:	d9003117 	ldw	r4,196(sp)
    bacc:	203fa716 	blt	r4,zero,b96c <__alt_data_end+0xf000b96c>
    bad0:	d8802d15 	stw	r2,180(sp)
    bad4:	ac400007 	ldb	r17,0(r21)
    bad8:	003f4206 	br	b7e4 <__alt_data_end+0xf000b7e4>
    badc:	ac400007 	ldb	r17,0(r21)
    bae0:	aac00044 	addi	r11,r21,1
    bae4:	8a872826 	beq	r17,r10,d788 <___vfprintf_internal_r+0x2128>
    bae8:	88bff404 	addi	r2,r17,-48
    baec:	0009883a 	mov	r4,zero
    baf0:	30867d36 	bltu	r6,r2,d4e8 <___vfprintf_internal_r+0x1e88>
    baf4:	5c400007 	ldb	r17,0(r11)
    baf8:	210002a4 	muli	r4,r4,10
    bafc:	5d400044 	addi	r21,r11,1
    bb00:	a817883a 	mov	r11,r21
    bb04:	2089883a 	add	r4,r4,r2
    bb08:	88bff404 	addi	r2,r17,-48
    bb0c:	30bff92e 	bgeu	r6,r2,baf4 <__alt_data_end+0xf000baf4>
    bb10:	2005c916 	blt	r4,zero,d238 <___vfprintf_internal_r+0x1bd8>
    bb14:	d9002915 	stw	r4,164(sp)
    bb18:	003f3306 	br	b7e8 <__alt_data_end+0xf000b7e8>
    bb1c:	94802014 	ori	r18,r18,128
    bb20:	ac400007 	ldb	r17,0(r21)
    bb24:	003f2f06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    bb28:	a809883a 	mov	r4,r21
    bb2c:	d8003115 	stw	zero,196(sp)
    bb30:	88bff404 	addi	r2,r17,-48
    bb34:	0017883a 	mov	r11,zero
    bb38:	24400007 	ldb	r17,0(r4)
    bb3c:	5ac002a4 	muli	r11,r11,10
    bb40:	ad400044 	addi	r21,r21,1
    bb44:	a809883a 	mov	r4,r21
    bb48:	12d7883a 	add	r11,r2,r11
    bb4c:	88bff404 	addi	r2,r17,-48
    bb50:	30bff92e 	bgeu	r6,r2,bb38 <__alt_data_end+0xf000bb38>
    bb54:	dac03115 	stw	r11,196(sp)
    bb58:	003f2306 	br	b7e8 <__alt_data_end+0xf000b7e8>
    bb5c:	18c03fcc 	andi	r3,r3,255
    bb60:	18072b1e 	bne	r3,zero,d810 <___vfprintf_internal_r+0x21b0>
    bb64:	94800414 	ori	r18,r18,16
    bb68:	9080080c 	andi	r2,r18,32
    bb6c:	10037b26 	beq	r2,zero,c95c <___vfprintf_internal_r+0x12fc>
    bb70:	d9402d17 	ldw	r5,180(sp)
    bb74:	28800117 	ldw	r2,4(r5)
    bb78:	2cc00017 	ldw	r19,0(r5)
    bb7c:	29400204 	addi	r5,r5,8
    bb80:	d9402d15 	stw	r5,180(sp)
    bb84:	102d883a 	mov	r22,r2
    bb88:	10044b16 	blt	r2,zero,ccb8 <___vfprintf_internal_r+0x1658>
    bb8c:	d9402917 	ldw	r5,164(sp)
    bb90:	df002783 	ldbu	fp,158(sp)
    bb94:	2803bc16 	blt	r5,zero,ca88 <___vfprintf_internal_r+0x1428>
    bb98:	00ffdfc4 	movi	r3,-129
    bb9c:	9d84b03a 	or	r2,r19,r22
    bba0:	90e4703a 	and	r18,r18,r3
    bba4:	10017726 	beq	r2,zero,c184 <___vfprintf_internal_r+0xb24>
    bba8:	b0038326 	beq	r22,zero,c9b8 <___vfprintf_internal_r+0x1358>
    bbac:	dc402a15 	stw	r17,168(sp)
    bbb0:	dc001e04 	addi	r16,sp,120
    bbb4:	b023883a 	mov	r17,r22
    bbb8:	402d883a 	mov	r22,r8
    bbbc:	9809883a 	mov	r4,r19
    bbc0:	880b883a 	mov	r5,r17
    bbc4:	01800284 	movi	r6,10
    bbc8:	000f883a 	mov	r7,zero
    bbcc:	00135d40 	call	135d4 <__umoddi3>
    bbd0:	10800c04 	addi	r2,r2,48
    bbd4:	843fffc4 	addi	r16,r16,-1
    bbd8:	9809883a 	mov	r4,r19
    bbdc:	880b883a 	mov	r5,r17
    bbe0:	80800005 	stb	r2,0(r16)
    bbe4:	01800284 	movi	r6,10
    bbe8:	000f883a 	mov	r7,zero
    bbec:	001305c0 	call	1305c <__udivdi3>
    bbf0:	1027883a 	mov	r19,r2
    bbf4:	10c4b03a 	or	r2,r2,r3
    bbf8:	1823883a 	mov	r17,r3
    bbfc:	103fef1e 	bne	r2,zero,bbbc <__alt_data_end+0xf000bbbc>
    bc00:	d8c02817 	ldw	r3,160(sp)
    bc04:	dc402a17 	ldw	r17,168(sp)
    bc08:	b011883a 	mov	r8,r22
    bc0c:	1c07c83a 	sub	r3,r3,r16
    bc10:	d8c02e15 	stw	r3,184(sp)
    bc14:	00005906 	br	bd7c <___vfprintf_internal_r+0x71c>
    bc18:	18c03fcc 	andi	r3,r3,255
    bc1c:	1806fa1e 	bne	r3,zero,d808 <___vfprintf_internal_r+0x21a8>
    bc20:	9080020c 	andi	r2,r18,8
    bc24:	10048a26 	beq	r2,zero,ce50 <___vfprintf_internal_r+0x17f0>
    bc28:	d8c02d17 	ldw	r3,180(sp)
    bc2c:	d9002d17 	ldw	r4,180(sp)
    bc30:	d9402d17 	ldw	r5,180(sp)
    bc34:	18c00017 	ldw	r3,0(r3)
    bc38:	21000117 	ldw	r4,4(r4)
    bc3c:	29400204 	addi	r5,r5,8
    bc40:	d8c03615 	stw	r3,216(sp)
    bc44:	d9003815 	stw	r4,224(sp)
    bc48:	d9402d15 	stw	r5,180(sp)
    bc4c:	d9003617 	ldw	r4,216(sp)
    bc50:	d9403817 	ldw	r5,224(sp)
    bc54:	da003d15 	stw	r8,244(sp)
    bc58:	04000044 	movi	r16,1
    bc5c:	00112b80 	call	112b8 <__fpclassifyd>
    bc60:	da003d17 	ldw	r8,244(sp)
    bc64:	14041f1e 	bne	r2,r16,cce4 <___vfprintf_internal_r+0x1684>
    bc68:	d9003617 	ldw	r4,216(sp)
    bc6c:	d9403817 	ldw	r5,224(sp)
    bc70:	000d883a 	mov	r6,zero
    bc74:	000f883a 	mov	r7,zero
    bc78:	0007b3c0 	call	7b3c <__ledf2>
    bc7c:	da003d17 	ldw	r8,244(sp)
    bc80:	1005be16 	blt	r2,zero,d37c <___vfprintf_internal_r+0x1d1c>
    bc84:	df002783 	ldbu	fp,158(sp)
    bc88:	008011c4 	movi	r2,71
    bc8c:	1445330e 	bge	r2,r17,d15c <___vfprintf_internal_r+0x1afc>
    bc90:	04020034 	movhi	r16,2048
    bc94:	8400e504 	addi	r16,r16,916
    bc98:	00c000c4 	movi	r3,3
    bc9c:	00bfdfc4 	movi	r2,-129
    bca0:	d8c02a15 	stw	r3,168(sp)
    bca4:	90a4703a 	and	r18,r18,r2
    bca8:	d8c02e15 	stw	r3,184(sp)
    bcac:	d8002915 	stw	zero,164(sp)
    bcb0:	d8003215 	stw	zero,200(sp)
    bcb4:	00003706 	br	bd94 <___vfprintf_internal_r+0x734>
    bcb8:	94800214 	ori	r18,r18,8
    bcbc:	ac400007 	ldb	r17,0(r21)
    bcc0:	003ec806 	br	b7e4 <__alt_data_end+0xf000b7e4>
    bcc4:	18c03fcc 	andi	r3,r3,255
    bcc8:	1806db1e 	bne	r3,zero,d838 <___vfprintf_internal_r+0x21d8>
    bccc:	94800414 	ori	r18,r18,16
    bcd0:	9080080c 	andi	r2,r18,32
    bcd4:	1002d826 	beq	r2,zero,c838 <___vfprintf_internal_r+0x11d8>
    bcd8:	d9402d17 	ldw	r5,180(sp)
    bcdc:	d8c02917 	ldw	r3,164(sp)
    bce0:	d8002785 	stb	zero,158(sp)
    bce4:	28800204 	addi	r2,r5,8
    bce8:	2cc00017 	ldw	r19,0(r5)
    bcec:	2d800117 	ldw	r22,4(r5)
    bcf0:	18048f16 	blt	r3,zero,cf30 <___vfprintf_internal_r+0x18d0>
    bcf4:	013fdfc4 	movi	r4,-129
    bcf8:	9d86b03a 	or	r3,r19,r22
    bcfc:	d8802d15 	stw	r2,180(sp)
    bd00:	9124703a 	and	r18,r18,r4
    bd04:	1802d91e 	bne	r3,zero,c86c <___vfprintf_internal_r+0x120c>
    bd08:	d8c02917 	ldw	r3,164(sp)
    bd0c:	0039883a 	mov	fp,zero
    bd10:	1805c326 	beq	r3,zero,d420 <___vfprintf_internal_r+0x1dc0>
    bd14:	0027883a 	mov	r19,zero
    bd18:	002d883a 	mov	r22,zero
    bd1c:	dc001e04 	addi	r16,sp,120
    bd20:	9806d0fa 	srli	r3,r19,3
    bd24:	b008977a 	slli	r4,r22,29
    bd28:	b02cd0fa 	srli	r22,r22,3
    bd2c:	9cc001cc 	andi	r19,r19,7
    bd30:	98800c04 	addi	r2,r19,48
    bd34:	843fffc4 	addi	r16,r16,-1
    bd38:	20e6b03a 	or	r19,r4,r3
    bd3c:	80800005 	stb	r2,0(r16)
    bd40:	9d86b03a 	or	r3,r19,r22
    bd44:	183ff61e 	bne	r3,zero,bd20 <__alt_data_end+0xf000bd20>
    bd48:	90c0004c 	andi	r3,r18,1
    bd4c:	18013b26 	beq	r3,zero,c23c <___vfprintf_internal_r+0xbdc>
    bd50:	10803fcc 	andi	r2,r2,255
    bd54:	1080201c 	xori	r2,r2,128
    bd58:	10bfe004 	addi	r2,r2,-128
    bd5c:	00c00c04 	movi	r3,48
    bd60:	10c13626 	beq	r2,r3,c23c <___vfprintf_internal_r+0xbdc>
    bd64:	80ffffc5 	stb	r3,-1(r16)
    bd68:	d8c02817 	ldw	r3,160(sp)
    bd6c:	80bfffc4 	addi	r2,r16,-1
    bd70:	1021883a 	mov	r16,r2
    bd74:	1887c83a 	sub	r3,r3,r2
    bd78:	d8c02e15 	stw	r3,184(sp)
    bd7c:	d8802e17 	ldw	r2,184(sp)
    bd80:	d9002917 	ldw	r4,164(sp)
    bd84:	1100010e 	bge	r2,r4,bd8c <___vfprintf_internal_r+0x72c>
    bd88:	2005883a 	mov	r2,r4
    bd8c:	d8802a15 	stw	r2,168(sp)
    bd90:	d8003215 	stw	zero,200(sp)
    bd94:	e7003fcc 	andi	fp,fp,255
    bd98:	e700201c 	xori	fp,fp,128
    bd9c:	e73fe004 	addi	fp,fp,-128
    bda0:	e0000326 	beq	fp,zero,bdb0 <___vfprintf_internal_r+0x750>
    bda4:	d8c02a17 	ldw	r3,168(sp)
    bda8:	18c00044 	addi	r3,r3,1
    bdac:	d8c02a15 	stw	r3,168(sp)
    bdb0:	90c0008c 	andi	r3,r18,2
    bdb4:	d8c02b15 	stw	r3,172(sp)
    bdb8:	18000326 	beq	r3,zero,bdc8 <___vfprintf_internal_r+0x768>
    bdbc:	d8c02a17 	ldw	r3,168(sp)
    bdc0:	18c00084 	addi	r3,r3,2
    bdc4:	d8c02a15 	stw	r3,168(sp)
    bdc8:	90c0210c 	andi	r3,r18,132
    bdcc:	d8c03015 	stw	r3,192(sp)
    bdd0:	1801a31e 	bne	r3,zero,c460 <___vfprintf_internal_r+0xe00>
    bdd4:	d9003117 	ldw	r4,196(sp)
    bdd8:	d8c02a17 	ldw	r3,168(sp)
    bddc:	20e7c83a 	sub	r19,r4,r3
    bde0:	04c19f0e 	bge	zero,r19,c460 <___vfprintf_internal_r+0xe00>
    bde4:	02400404 	movi	r9,16
    bde8:	d8c02017 	ldw	r3,128(sp)
    bdec:	d8801f17 	ldw	r2,124(sp)
    bdf0:	4cc50d0e 	bge	r9,r19,d228 <___vfprintf_internal_r+0x1bc8>
    bdf4:	01420034 	movhi	r5,2048
    bdf8:	2940f884 	addi	r5,r5,994
    bdfc:	dc403b15 	stw	r17,236(sp)
    be00:	d9403515 	stw	r5,212(sp)
    be04:	9823883a 	mov	r17,r19
    be08:	482d883a 	mov	r22,r9
    be0c:	9027883a 	mov	r19,r18
    be10:	070001c4 	movi	fp,7
    be14:	8025883a 	mov	r18,r16
    be18:	dc002c17 	ldw	r16,176(sp)
    be1c:	00000306 	br	be2c <___vfprintf_internal_r+0x7cc>
    be20:	8c7ffc04 	addi	r17,r17,-16
    be24:	42000204 	addi	r8,r8,8
    be28:	b440130e 	bge	r22,r17,be78 <___vfprintf_internal_r+0x818>
    be2c:	01020034 	movhi	r4,2048
    be30:	18c00404 	addi	r3,r3,16
    be34:	10800044 	addi	r2,r2,1
    be38:	2100f884 	addi	r4,r4,994
    be3c:	41000015 	stw	r4,0(r8)
    be40:	45800115 	stw	r22,4(r8)
    be44:	d8c02015 	stw	r3,128(sp)
    be48:	d8801f15 	stw	r2,124(sp)
    be4c:	e0bff40e 	bge	fp,r2,be20 <__alt_data_end+0xf000be20>
    be50:	d9801e04 	addi	r6,sp,120
    be54:	b80b883a 	mov	r5,r23
    be58:	8009883a 	mov	r4,r16
    be5c:	00115040 	call	11504 <__sprint_r>
    be60:	103f011e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    be64:	8c7ffc04 	addi	r17,r17,-16
    be68:	d8c02017 	ldw	r3,128(sp)
    be6c:	d8801f17 	ldw	r2,124(sp)
    be70:	da000404 	addi	r8,sp,16
    be74:	b47fed16 	blt	r22,r17,be2c <__alt_data_end+0xf000be2c>
    be78:	9021883a 	mov	r16,r18
    be7c:	9825883a 	mov	r18,r19
    be80:	8827883a 	mov	r19,r17
    be84:	dc403b17 	ldw	r17,236(sp)
    be88:	d9403517 	ldw	r5,212(sp)
    be8c:	98c7883a 	add	r3,r19,r3
    be90:	10800044 	addi	r2,r2,1
    be94:	41400015 	stw	r5,0(r8)
    be98:	44c00115 	stw	r19,4(r8)
    be9c:	d8c02015 	stw	r3,128(sp)
    bea0:	d8801f15 	stw	r2,124(sp)
    bea4:	010001c4 	movi	r4,7
    bea8:	2082a316 	blt	r4,r2,c938 <___vfprintf_internal_r+0x12d8>
    beac:	df002787 	ldb	fp,158(sp)
    beb0:	42000204 	addi	r8,r8,8
    beb4:	e0000c26 	beq	fp,zero,bee8 <___vfprintf_internal_r+0x888>
    beb8:	d8801f17 	ldw	r2,124(sp)
    bebc:	d9002784 	addi	r4,sp,158
    bec0:	18c00044 	addi	r3,r3,1
    bec4:	10800044 	addi	r2,r2,1
    bec8:	41000015 	stw	r4,0(r8)
    becc:	01000044 	movi	r4,1
    bed0:	41000115 	stw	r4,4(r8)
    bed4:	d8c02015 	stw	r3,128(sp)
    bed8:	d8801f15 	stw	r2,124(sp)
    bedc:	010001c4 	movi	r4,7
    bee0:	20823c16 	blt	r4,r2,c7d4 <___vfprintf_internal_r+0x1174>
    bee4:	42000204 	addi	r8,r8,8
    bee8:	d8802b17 	ldw	r2,172(sp)
    beec:	10000c26 	beq	r2,zero,bf20 <___vfprintf_internal_r+0x8c0>
    bef0:	d8801f17 	ldw	r2,124(sp)
    bef4:	d9002704 	addi	r4,sp,156
    bef8:	18c00084 	addi	r3,r3,2
    befc:	10800044 	addi	r2,r2,1
    bf00:	41000015 	stw	r4,0(r8)
    bf04:	01000084 	movi	r4,2
    bf08:	41000115 	stw	r4,4(r8)
    bf0c:	d8c02015 	stw	r3,128(sp)
    bf10:	d8801f15 	stw	r2,124(sp)
    bf14:	010001c4 	movi	r4,7
    bf18:	20823616 	blt	r4,r2,c7f4 <___vfprintf_internal_r+0x1194>
    bf1c:	42000204 	addi	r8,r8,8
    bf20:	d9003017 	ldw	r4,192(sp)
    bf24:	00802004 	movi	r2,128
    bf28:	20819926 	beq	r4,r2,c590 <___vfprintf_internal_r+0xf30>
    bf2c:	d9402917 	ldw	r5,164(sp)
    bf30:	d8802e17 	ldw	r2,184(sp)
    bf34:	28adc83a 	sub	r22,r5,r2
    bf38:	0580310e 	bge	zero,r22,c000 <___vfprintf_internal_r+0x9a0>
    bf3c:	07000404 	movi	fp,16
    bf40:	d8801f17 	ldw	r2,124(sp)
    bf44:	e584140e 	bge	fp,r22,cf98 <___vfprintf_internal_r+0x1938>
    bf48:	01420034 	movhi	r5,2048
    bf4c:	2940f484 	addi	r5,r5,978
    bf50:	dc402915 	stw	r17,164(sp)
    bf54:	d9402b15 	stw	r5,172(sp)
    bf58:	b023883a 	mov	r17,r22
    bf5c:	04c001c4 	movi	r19,7
    bf60:	a82d883a 	mov	r22,r21
    bf64:	902b883a 	mov	r21,r18
    bf68:	8025883a 	mov	r18,r16
    bf6c:	dc002c17 	ldw	r16,176(sp)
    bf70:	00000306 	br	bf80 <___vfprintf_internal_r+0x920>
    bf74:	8c7ffc04 	addi	r17,r17,-16
    bf78:	42000204 	addi	r8,r8,8
    bf7c:	e440110e 	bge	fp,r17,bfc4 <___vfprintf_internal_r+0x964>
    bf80:	18c00404 	addi	r3,r3,16
    bf84:	10800044 	addi	r2,r2,1
    bf88:	45000015 	stw	r20,0(r8)
    bf8c:	47000115 	stw	fp,4(r8)
    bf90:	d8c02015 	stw	r3,128(sp)
    bf94:	d8801f15 	stw	r2,124(sp)
    bf98:	98bff60e 	bge	r19,r2,bf74 <__alt_data_end+0xf000bf74>
    bf9c:	d9801e04 	addi	r6,sp,120
    bfa0:	b80b883a 	mov	r5,r23
    bfa4:	8009883a 	mov	r4,r16
    bfa8:	00115040 	call	11504 <__sprint_r>
    bfac:	103eae1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    bfb0:	8c7ffc04 	addi	r17,r17,-16
    bfb4:	d8c02017 	ldw	r3,128(sp)
    bfb8:	d8801f17 	ldw	r2,124(sp)
    bfbc:	da000404 	addi	r8,sp,16
    bfc0:	e47fef16 	blt	fp,r17,bf80 <__alt_data_end+0xf000bf80>
    bfc4:	9021883a 	mov	r16,r18
    bfc8:	a825883a 	mov	r18,r21
    bfcc:	b02b883a 	mov	r21,r22
    bfd0:	882d883a 	mov	r22,r17
    bfd4:	dc402917 	ldw	r17,164(sp)
    bfd8:	d9002b17 	ldw	r4,172(sp)
    bfdc:	1d87883a 	add	r3,r3,r22
    bfe0:	10800044 	addi	r2,r2,1
    bfe4:	41000015 	stw	r4,0(r8)
    bfe8:	45800115 	stw	r22,4(r8)
    bfec:	d8c02015 	stw	r3,128(sp)
    bff0:	d8801f15 	stw	r2,124(sp)
    bff4:	010001c4 	movi	r4,7
    bff8:	2081ee16 	blt	r4,r2,c7b4 <___vfprintf_internal_r+0x1154>
    bffc:	42000204 	addi	r8,r8,8
    c000:	9080400c 	andi	r2,r18,256
    c004:	1001181e 	bne	r2,zero,c468 <___vfprintf_internal_r+0xe08>
    c008:	d9402e17 	ldw	r5,184(sp)
    c00c:	d8801f17 	ldw	r2,124(sp)
    c010:	44000015 	stw	r16,0(r8)
    c014:	1947883a 	add	r3,r3,r5
    c018:	10800044 	addi	r2,r2,1
    c01c:	41400115 	stw	r5,4(r8)
    c020:	d8c02015 	stw	r3,128(sp)
    c024:	d8801f15 	stw	r2,124(sp)
    c028:	010001c4 	movi	r4,7
    c02c:	2081d316 	blt	r4,r2,c77c <___vfprintf_internal_r+0x111c>
    c030:	42000204 	addi	r8,r8,8
    c034:	9480010c 	andi	r18,r18,4
    c038:	90003226 	beq	r18,zero,c104 <___vfprintf_internal_r+0xaa4>
    c03c:	d9403117 	ldw	r5,196(sp)
    c040:	d8802a17 	ldw	r2,168(sp)
    c044:	28a1c83a 	sub	r16,r5,r2
    c048:	04002e0e 	bge	zero,r16,c104 <___vfprintf_internal_r+0xaa4>
    c04c:	04400404 	movi	r17,16
    c050:	d8801f17 	ldw	r2,124(sp)
    c054:	8c04a20e 	bge	r17,r16,d2e0 <___vfprintf_internal_r+0x1c80>
    c058:	01420034 	movhi	r5,2048
    c05c:	2940f884 	addi	r5,r5,994
    c060:	d9403515 	stw	r5,212(sp)
    c064:	048001c4 	movi	r18,7
    c068:	dcc02c17 	ldw	r19,176(sp)
    c06c:	00000306 	br	c07c <___vfprintf_internal_r+0xa1c>
    c070:	843ffc04 	addi	r16,r16,-16
    c074:	42000204 	addi	r8,r8,8
    c078:	8c00130e 	bge	r17,r16,c0c8 <___vfprintf_internal_r+0xa68>
    c07c:	01020034 	movhi	r4,2048
    c080:	18c00404 	addi	r3,r3,16
    c084:	10800044 	addi	r2,r2,1
    c088:	2100f884 	addi	r4,r4,994
    c08c:	41000015 	stw	r4,0(r8)
    c090:	44400115 	stw	r17,4(r8)
    c094:	d8c02015 	stw	r3,128(sp)
    c098:	d8801f15 	stw	r2,124(sp)
    c09c:	90bff40e 	bge	r18,r2,c070 <__alt_data_end+0xf000c070>
    c0a0:	d9801e04 	addi	r6,sp,120
    c0a4:	b80b883a 	mov	r5,r23
    c0a8:	9809883a 	mov	r4,r19
    c0ac:	00115040 	call	11504 <__sprint_r>
    c0b0:	103e6d1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c0b4:	843ffc04 	addi	r16,r16,-16
    c0b8:	d8c02017 	ldw	r3,128(sp)
    c0bc:	d8801f17 	ldw	r2,124(sp)
    c0c0:	da000404 	addi	r8,sp,16
    c0c4:	8c3fed16 	blt	r17,r16,c07c <__alt_data_end+0xf000c07c>
    c0c8:	d9403517 	ldw	r5,212(sp)
    c0cc:	1c07883a 	add	r3,r3,r16
    c0d0:	10800044 	addi	r2,r2,1
    c0d4:	41400015 	stw	r5,0(r8)
    c0d8:	44000115 	stw	r16,4(r8)
    c0dc:	d8c02015 	stw	r3,128(sp)
    c0e0:	d8801f15 	stw	r2,124(sp)
    c0e4:	010001c4 	movi	r4,7
    c0e8:	2080060e 	bge	r4,r2,c104 <___vfprintf_internal_r+0xaa4>
    c0ec:	d9002c17 	ldw	r4,176(sp)
    c0f0:	d9801e04 	addi	r6,sp,120
    c0f4:	b80b883a 	mov	r5,r23
    c0f8:	00115040 	call	11504 <__sprint_r>
    c0fc:	103e5a1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c100:	d8c02017 	ldw	r3,128(sp)
    c104:	d8803117 	ldw	r2,196(sp)
    c108:	d9002a17 	ldw	r4,168(sp)
    c10c:	1100010e 	bge	r2,r4,c114 <___vfprintf_internal_r+0xab4>
    c110:	2005883a 	mov	r2,r4
    c114:	d9402f17 	ldw	r5,188(sp)
    c118:	288b883a 	add	r5,r5,r2
    c11c:	d9402f15 	stw	r5,188(sp)
    c120:	18019e1e 	bne	r3,zero,c79c <___vfprintf_internal_r+0x113c>
    c124:	a8800007 	ldb	r2,0(r21)
    c128:	d8001f15 	stw	zero,124(sp)
    c12c:	da000404 	addi	r8,sp,16
    c130:	103d851e 	bne	r2,zero,b748 <__alt_data_end+0xf000b748>
    c134:	a821883a 	mov	r16,r21
    c138:	003d9b06 	br	b7a8 <__alt_data_end+0xf000b7a8>
    c13c:	18c03fcc 	andi	r3,r3,255
    c140:	1805c11e 	bne	r3,zero,d848 <___vfprintf_internal_r+0x21e8>
    c144:	94800414 	ori	r18,r18,16
    c148:	9080080c 	andi	r2,r18,32
    c14c:	10020c26 	beq	r2,zero,c980 <___vfprintf_internal_r+0x1320>
    c150:	d8802d17 	ldw	r2,180(sp)
    c154:	d9002917 	ldw	r4,164(sp)
    c158:	d8002785 	stb	zero,158(sp)
    c15c:	10c00204 	addi	r3,r2,8
    c160:	14c00017 	ldw	r19,0(r2)
    c164:	15800117 	ldw	r22,4(r2)
    c168:	20040f16 	blt	r4,zero,d1a8 <___vfprintf_internal_r+0x1b48>
    c16c:	013fdfc4 	movi	r4,-129
    c170:	9d84b03a 	or	r2,r19,r22
    c174:	d8c02d15 	stw	r3,180(sp)
    c178:	9124703a 	and	r18,r18,r4
    c17c:	0039883a 	mov	fp,zero
    c180:	103e891e 	bne	r2,zero,bba8 <__alt_data_end+0xf000bba8>
    c184:	d9002917 	ldw	r4,164(sp)
    c188:	2002c11e 	bne	r4,zero,cc90 <___vfprintf_internal_r+0x1630>
    c18c:	d8002915 	stw	zero,164(sp)
    c190:	d8002e15 	stw	zero,184(sp)
    c194:	dc001e04 	addi	r16,sp,120
    c198:	003ef806 	br	bd7c <__alt_data_end+0xf000bd7c>
    c19c:	18c03fcc 	andi	r3,r3,255
    c1a0:	18059d1e 	bne	r3,zero,d818 <___vfprintf_internal_r+0x21b8>
    c1a4:	01420034 	movhi	r5,2048
    c1a8:	2940e804 	addi	r5,r5,928
    c1ac:	d9403915 	stw	r5,228(sp)
    c1b0:	9080080c 	andi	r2,r18,32
    c1b4:	10005226 	beq	r2,zero,c300 <___vfprintf_internal_r+0xca0>
    c1b8:	d8802d17 	ldw	r2,180(sp)
    c1bc:	14c00017 	ldw	r19,0(r2)
    c1c0:	15800117 	ldw	r22,4(r2)
    c1c4:	10800204 	addi	r2,r2,8
    c1c8:	d8802d15 	stw	r2,180(sp)
    c1cc:	9080004c 	andi	r2,r18,1
    c1d0:	10019026 	beq	r2,zero,c814 <___vfprintf_internal_r+0x11b4>
    c1d4:	9d84b03a 	or	r2,r19,r22
    c1d8:	10036926 	beq	r2,zero,cf80 <___vfprintf_internal_r+0x1920>
    c1dc:	d8c02917 	ldw	r3,164(sp)
    c1e0:	00800c04 	movi	r2,48
    c1e4:	d8802705 	stb	r2,156(sp)
    c1e8:	dc402745 	stb	r17,157(sp)
    c1ec:	d8002785 	stb	zero,158(sp)
    c1f0:	90800094 	ori	r2,r18,2
    c1f4:	18045d16 	blt	r3,zero,d36c <___vfprintf_internal_r+0x1d0c>
    c1f8:	00bfdfc4 	movi	r2,-129
    c1fc:	90a4703a 	and	r18,r18,r2
    c200:	94800094 	ori	r18,r18,2
    c204:	0039883a 	mov	fp,zero
    c208:	d9003917 	ldw	r4,228(sp)
    c20c:	dc001e04 	addi	r16,sp,120
    c210:	988003cc 	andi	r2,r19,15
    c214:	b006973a 	slli	r3,r22,28
    c218:	2085883a 	add	r2,r4,r2
    c21c:	9826d13a 	srli	r19,r19,4
    c220:	10800003 	ldbu	r2,0(r2)
    c224:	b02cd13a 	srli	r22,r22,4
    c228:	843fffc4 	addi	r16,r16,-1
    c22c:	1ce6b03a 	or	r19,r3,r19
    c230:	80800005 	stb	r2,0(r16)
    c234:	9d84b03a 	or	r2,r19,r22
    c238:	103ff51e 	bne	r2,zero,c210 <__alt_data_end+0xf000c210>
    c23c:	d8c02817 	ldw	r3,160(sp)
    c240:	1c07c83a 	sub	r3,r3,r16
    c244:	d8c02e15 	stw	r3,184(sp)
    c248:	003ecc06 	br	bd7c <__alt_data_end+0xf000bd7c>
    c24c:	18c03fcc 	andi	r3,r3,255
    c250:	183e9f26 	beq	r3,zero,bcd0 <__alt_data_end+0xf000bcd0>
    c254:	d9c02785 	stb	r7,158(sp)
    c258:	003e9d06 	br	bcd0 <__alt_data_end+0xf000bcd0>
    c25c:	00c00044 	movi	r3,1
    c260:	01c00ac4 	movi	r7,43
    c264:	ac400007 	ldb	r17,0(r21)
    c268:	003d5e06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c26c:	94800814 	ori	r18,r18,32
    c270:	ac400007 	ldb	r17,0(r21)
    c274:	003d5b06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c278:	d8c02d17 	ldw	r3,180(sp)
    c27c:	d8002785 	stb	zero,158(sp)
    c280:	1c000017 	ldw	r16,0(r3)
    c284:	1cc00104 	addi	r19,r3,4
    c288:	80041926 	beq	r16,zero,d2f0 <___vfprintf_internal_r+0x1c90>
    c28c:	d9002917 	ldw	r4,164(sp)
    c290:	2003d016 	blt	r4,zero,d1d4 <___vfprintf_internal_r+0x1b74>
    c294:	200d883a 	mov	r6,r4
    c298:	000b883a 	mov	r5,zero
    c29c:	8009883a 	mov	r4,r16
    c2a0:	da003d15 	stw	r8,244(sp)
    c2a4:	000fab80 	call	fab8 <memchr>
    c2a8:	da003d17 	ldw	r8,244(sp)
    c2ac:	10045426 	beq	r2,zero,d400 <___vfprintf_internal_r+0x1da0>
    c2b0:	1405c83a 	sub	r2,r2,r16
    c2b4:	d8802e15 	stw	r2,184(sp)
    c2b8:	1003cc16 	blt	r2,zero,d1ec <___vfprintf_internal_r+0x1b8c>
    c2bc:	df002783 	ldbu	fp,158(sp)
    c2c0:	d8802a15 	stw	r2,168(sp)
    c2c4:	dcc02d15 	stw	r19,180(sp)
    c2c8:	d8002915 	stw	zero,164(sp)
    c2cc:	d8003215 	stw	zero,200(sp)
    c2d0:	003eb006 	br	bd94 <__alt_data_end+0xf000bd94>
    c2d4:	18c03fcc 	andi	r3,r3,255
    c2d8:	183f9b26 	beq	r3,zero,c148 <__alt_data_end+0xf000c148>
    c2dc:	d9c02785 	stb	r7,158(sp)
    c2e0:	003f9906 	br	c148 <__alt_data_end+0xf000c148>
    c2e4:	18c03fcc 	andi	r3,r3,255
    c2e8:	1805551e 	bne	r3,zero,d840 <___vfprintf_internal_r+0x21e0>
    c2ec:	01420034 	movhi	r5,2048
    c2f0:	2940ed04 	addi	r5,r5,948
    c2f4:	d9403915 	stw	r5,228(sp)
    c2f8:	9080080c 	andi	r2,r18,32
    c2fc:	103fae1e 	bne	r2,zero,c1b8 <__alt_data_end+0xf000c1b8>
    c300:	9080040c 	andi	r2,r18,16
    c304:	1002de26 	beq	r2,zero,ce80 <___vfprintf_internal_r+0x1820>
    c308:	d8c02d17 	ldw	r3,180(sp)
    c30c:	002d883a 	mov	r22,zero
    c310:	1cc00017 	ldw	r19,0(r3)
    c314:	18c00104 	addi	r3,r3,4
    c318:	d8c02d15 	stw	r3,180(sp)
    c31c:	003fab06 	br	c1cc <__alt_data_end+0xf000c1cc>
    c320:	38803fcc 	andi	r2,r7,255
    c324:	1080201c 	xori	r2,r2,128
    c328:	10bfe004 	addi	r2,r2,-128
    c32c:	1002d21e 	bne	r2,zero,ce78 <___vfprintf_internal_r+0x1818>
    c330:	00c00044 	movi	r3,1
    c334:	01c00804 	movi	r7,32
    c338:	ac400007 	ldb	r17,0(r21)
    c33c:	003d2906 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c340:	94800054 	ori	r18,r18,1
    c344:	ac400007 	ldb	r17,0(r21)
    c348:	003d2606 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c34c:	18c03fcc 	andi	r3,r3,255
    c350:	183e0526 	beq	r3,zero,bb68 <__alt_data_end+0xf000bb68>
    c354:	d9c02785 	stb	r7,158(sp)
    c358:	003e0306 	br	bb68 <__alt_data_end+0xf000bb68>
    c35c:	94801014 	ori	r18,r18,64
    c360:	ac400007 	ldb	r17,0(r21)
    c364:	003d1f06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c368:	ac400007 	ldb	r17,0(r21)
    c36c:	8a438726 	beq	r17,r9,d18c <___vfprintf_internal_r+0x1b2c>
    c370:	94800414 	ori	r18,r18,16
    c374:	003d1b06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    c378:	18c03fcc 	andi	r3,r3,255
    c37c:	1805341e 	bne	r3,zero,d850 <___vfprintf_internal_r+0x21f0>
    c380:	9080080c 	andi	r2,r18,32
    c384:	1002cd26 	beq	r2,zero,cebc <___vfprintf_internal_r+0x185c>
    c388:	d9402d17 	ldw	r5,180(sp)
    c38c:	d9002f17 	ldw	r4,188(sp)
    c390:	28800017 	ldw	r2,0(r5)
    c394:	2007d7fa 	srai	r3,r4,31
    c398:	29400104 	addi	r5,r5,4
    c39c:	d9402d15 	stw	r5,180(sp)
    c3a0:	11000015 	stw	r4,0(r2)
    c3a4:	10c00115 	stw	r3,4(r2)
    c3a8:	003ce506 	br	b740 <__alt_data_end+0xf000b740>
    c3ac:	d8c02d17 	ldw	r3,180(sp)
    c3b0:	d9002d17 	ldw	r4,180(sp)
    c3b4:	d8002785 	stb	zero,158(sp)
    c3b8:	18800017 	ldw	r2,0(r3)
    c3bc:	21000104 	addi	r4,r4,4
    c3c0:	00c00044 	movi	r3,1
    c3c4:	d8c02a15 	stw	r3,168(sp)
    c3c8:	d8801405 	stb	r2,80(sp)
    c3cc:	d9002d15 	stw	r4,180(sp)
    c3d0:	d8c02e15 	stw	r3,184(sp)
    c3d4:	d8002915 	stw	zero,164(sp)
    c3d8:	d8003215 	stw	zero,200(sp)
    c3dc:	dc001404 	addi	r16,sp,80
    c3e0:	0039883a 	mov	fp,zero
    c3e4:	003e7206 	br	bdb0 <__alt_data_end+0xf000bdb0>
    c3e8:	01020034 	movhi	r4,2048
    c3ec:	2100ed04 	addi	r4,r4,948
    c3f0:	0039883a 	mov	fp,zero
    c3f4:	d9003915 	stw	r4,228(sp)
    c3f8:	04401e04 	movi	r17,120
    c3fc:	003f8206 	br	c208 <__alt_data_end+0xf000c208>
    c400:	18c03fcc 	andi	r3,r3,255
    c404:	1805061e 	bne	r3,zero,d820 <___vfprintf_internal_r+0x21c0>
    c408:	883d9126 	beq	r17,zero,ba50 <__alt_data_end+0xf000ba50>
    c40c:	00c00044 	movi	r3,1
    c410:	d8c02a15 	stw	r3,168(sp)
    c414:	dc401405 	stb	r17,80(sp)
    c418:	d8002785 	stb	zero,158(sp)
    c41c:	003fec06 	br	c3d0 <__alt_data_end+0xf000c3d0>
    c420:	01420034 	movhi	r5,2048
    c424:	2940ed04 	addi	r5,r5,948
    c428:	d9403915 	stw	r5,228(sp)
    c42c:	d8c02d15 	stw	r3,180(sp)
    c430:	1025883a 	mov	r18,r2
    c434:	04401e04 	movi	r17,120
    c438:	9d84b03a 	or	r2,r19,r22
    c43c:	1000fc1e 	bne	r2,zero,c830 <___vfprintf_internal_r+0x11d0>
    c440:	0039883a 	mov	fp,zero
    c444:	00800084 	movi	r2,2
    c448:	10803fcc 	andi	r2,r2,255
    c44c:	00c00044 	movi	r3,1
    c450:	10c20f26 	beq	r2,r3,cc90 <___vfprintf_internal_r+0x1630>
    c454:	00c00084 	movi	r3,2
    c458:	10fd6326 	beq	r2,r3,b9e8 <__alt_data_end+0xf000b9e8>
    c45c:	003e2d06 	br	bd14 <__alt_data_end+0xf000bd14>
    c460:	d8c02017 	ldw	r3,128(sp)
    c464:	003e9306 	br	beb4 <__alt_data_end+0xf000beb4>
    c468:	00801944 	movi	r2,101
    c46c:	14407e0e 	bge	r2,r17,c668 <___vfprintf_internal_r+0x1008>
    c470:	d9003617 	ldw	r4,216(sp)
    c474:	d9403817 	ldw	r5,224(sp)
    c478:	000d883a 	mov	r6,zero
    c47c:	000f883a 	mov	r7,zero
    c480:	d8c03c15 	stw	r3,240(sp)
    c484:	da003d15 	stw	r8,244(sp)
    c488:	0013b0c0 	call	13b0c <__eqdf2>
    c48c:	d8c03c17 	ldw	r3,240(sp)
    c490:	da003d17 	ldw	r8,244(sp)
    c494:	1000f71e 	bne	r2,zero,c874 <___vfprintf_internal_r+0x1214>
    c498:	d8801f17 	ldw	r2,124(sp)
    c49c:	01020034 	movhi	r4,2048
    c4a0:	2100f404 	addi	r4,r4,976
    c4a4:	18c00044 	addi	r3,r3,1
    c4a8:	10800044 	addi	r2,r2,1
    c4ac:	41000015 	stw	r4,0(r8)
    c4b0:	01000044 	movi	r4,1
    c4b4:	41000115 	stw	r4,4(r8)
    c4b8:	d8c02015 	stw	r3,128(sp)
    c4bc:	d8801f15 	stw	r2,124(sp)
    c4c0:	010001c4 	movi	r4,7
    c4c4:	2082b816 	blt	r4,r2,cfa8 <___vfprintf_internal_r+0x1948>
    c4c8:	42000204 	addi	r8,r8,8
    c4cc:	d8802617 	ldw	r2,152(sp)
    c4d0:	d9403317 	ldw	r5,204(sp)
    c4d4:	11400216 	blt	r2,r5,c4e0 <___vfprintf_internal_r+0xe80>
    c4d8:	9080004c 	andi	r2,r18,1
    c4dc:	103ed526 	beq	r2,zero,c034 <__alt_data_end+0xf000c034>
    c4e0:	d8803717 	ldw	r2,220(sp)
    c4e4:	d9003417 	ldw	r4,208(sp)
    c4e8:	d9403717 	ldw	r5,220(sp)
    c4ec:	1887883a 	add	r3,r3,r2
    c4f0:	d8801f17 	ldw	r2,124(sp)
    c4f4:	41000015 	stw	r4,0(r8)
    c4f8:	41400115 	stw	r5,4(r8)
    c4fc:	10800044 	addi	r2,r2,1
    c500:	d8c02015 	stw	r3,128(sp)
    c504:	d8801f15 	stw	r2,124(sp)
    c508:	010001c4 	movi	r4,7
    c50c:	20832916 	blt	r4,r2,d1b4 <___vfprintf_internal_r+0x1b54>
    c510:	42000204 	addi	r8,r8,8
    c514:	d8803317 	ldw	r2,204(sp)
    c518:	143fffc4 	addi	r16,r2,-1
    c51c:	043ec50e 	bge	zero,r16,c034 <__alt_data_end+0xf000c034>
    c520:	04400404 	movi	r17,16
    c524:	d8801f17 	ldw	r2,124(sp)
    c528:	8c00880e 	bge	r17,r16,c74c <___vfprintf_internal_r+0x10ec>
    c52c:	01420034 	movhi	r5,2048
    c530:	2940f484 	addi	r5,r5,978
    c534:	d9402b15 	stw	r5,172(sp)
    c538:	058001c4 	movi	r22,7
    c53c:	dcc02c17 	ldw	r19,176(sp)
    c540:	00000306 	br	c550 <___vfprintf_internal_r+0xef0>
    c544:	42000204 	addi	r8,r8,8
    c548:	843ffc04 	addi	r16,r16,-16
    c54c:	8c00820e 	bge	r17,r16,c758 <___vfprintf_internal_r+0x10f8>
    c550:	18c00404 	addi	r3,r3,16
    c554:	10800044 	addi	r2,r2,1
    c558:	45000015 	stw	r20,0(r8)
    c55c:	44400115 	stw	r17,4(r8)
    c560:	d8c02015 	stw	r3,128(sp)
    c564:	d8801f15 	stw	r2,124(sp)
    c568:	b0bff60e 	bge	r22,r2,c544 <__alt_data_end+0xf000c544>
    c56c:	d9801e04 	addi	r6,sp,120
    c570:	b80b883a 	mov	r5,r23
    c574:	9809883a 	mov	r4,r19
    c578:	00115040 	call	11504 <__sprint_r>
    c57c:	103d3a1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c580:	d8c02017 	ldw	r3,128(sp)
    c584:	d8801f17 	ldw	r2,124(sp)
    c588:	da000404 	addi	r8,sp,16
    c58c:	003fee06 	br	c548 <__alt_data_end+0xf000c548>
    c590:	d9403117 	ldw	r5,196(sp)
    c594:	d8802a17 	ldw	r2,168(sp)
    c598:	28adc83a 	sub	r22,r5,r2
    c59c:	05be630e 	bge	zero,r22,bf2c <__alt_data_end+0xf000bf2c>
    c5a0:	07000404 	movi	fp,16
    c5a4:	d8801f17 	ldw	r2,124(sp)
    c5a8:	e5838f0e 	bge	fp,r22,d3e8 <___vfprintf_internal_r+0x1d88>
    c5ac:	01420034 	movhi	r5,2048
    c5b0:	2940f484 	addi	r5,r5,978
    c5b4:	dc403015 	stw	r17,192(sp)
    c5b8:	d9402b15 	stw	r5,172(sp)
    c5bc:	b023883a 	mov	r17,r22
    c5c0:	04c001c4 	movi	r19,7
    c5c4:	a82d883a 	mov	r22,r21
    c5c8:	902b883a 	mov	r21,r18
    c5cc:	8025883a 	mov	r18,r16
    c5d0:	dc002c17 	ldw	r16,176(sp)
    c5d4:	00000306 	br	c5e4 <___vfprintf_internal_r+0xf84>
    c5d8:	8c7ffc04 	addi	r17,r17,-16
    c5dc:	42000204 	addi	r8,r8,8
    c5e0:	e440110e 	bge	fp,r17,c628 <___vfprintf_internal_r+0xfc8>
    c5e4:	18c00404 	addi	r3,r3,16
    c5e8:	10800044 	addi	r2,r2,1
    c5ec:	45000015 	stw	r20,0(r8)
    c5f0:	47000115 	stw	fp,4(r8)
    c5f4:	d8c02015 	stw	r3,128(sp)
    c5f8:	d8801f15 	stw	r2,124(sp)
    c5fc:	98bff60e 	bge	r19,r2,c5d8 <__alt_data_end+0xf000c5d8>
    c600:	d9801e04 	addi	r6,sp,120
    c604:	b80b883a 	mov	r5,r23
    c608:	8009883a 	mov	r4,r16
    c60c:	00115040 	call	11504 <__sprint_r>
    c610:	103d151e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c614:	8c7ffc04 	addi	r17,r17,-16
    c618:	d8c02017 	ldw	r3,128(sp)
    c61c:	d8801f17 	ldw	r2,124(sp)
    c620:	da000404 	addi	r8,sp,16
    c624:	e47fef16 	blt	fp,r17,c5e4 <__alt_data_end+0xf000c5e4>
    c628:	9021883a 	mov	r16,r18
    c62c:	a825883a 	mov	r18,r21
    c630:	b02b883a 	mov	r21,r22
    c634:	882d883a 	mov	r22,r17
    c638:	dc403017 	ldw	r17,192(sp)
    c63c:	d9002b17 	ldw	r4,172(sp)
    c640:	1d87883a 	add	r3,r3,r22
    c644:	10800044 	addi	r2,r2,1
    c648:	41000015 	stw	r4,0(r8)
    c64c:	45800115 	stw	r22,4(r8)
    c650:	d8c02015 	stw	r3,128(sp)
    c654:	d8801f15 	stw	r2,124(sp)
    c658:	010001c4 	movi	r4,7
    c65c:	20818e16 	blt	r4,r2,cc98 <___vfprintf_internal_r+0x1638>
    c660:	42000204 	addi	r8,r8,8
    c664:	003e3106 	br	bf2c <__alt_data_end+0xf000bf2c>
    c668:	d9403317 	ldw	r5,204(sp)
    c66c:	00800044 	movi	r2,1
    c670:	18c00044 	addi	r3,r3,1
    c674:	1141530e 	bge	r2,r5,cbc4 <___vfprintf_internal_r+0x1564>
    c678:	dc401f17 	ldw	r17,124(sp)
    c67c:	00800044 	movi	r2,1
    c680:	40800115 	stw	r2,4(r8)
    c684:	8c400044 	addi	r17,r17,1
    c688:	44000015 	stw	r16,0(r8)
    c68c:	d8c02015 	stw	r3,128(sp)
    c690:	dc401f15 	stw	r17,124(sp)
    c694:	008001c4 	movi	r2,7
    c698:	14416b16 	blt	r2,r17,cc48 <___vfprintf_internal_r+0x15e8>
    c69c:	42000204 	addi	r8,r8,8
    c6a0:	d8803717 	ldw	r2,220(sp)
    c6a4:	d9003417 	ldw	r4,208(sp)
    c6a8:	8c400044 	addi	r17,r17,1
    c6ac:	10c7883a 	add	r3,r2,r3
    c6b0:	40800115 	stw	r2,4(r8)
    c6b4:	41000015 	stw	r4,0(r8)
    c6b8:	d8c02015 	stw	r3,128(sp)
    c6bc:	dc401f15 	stw	r17,124(sp)
    c6c0:	008001c4 	movi	r2,7
    c6c4:	14416916 	blt	r2,r17,cc6c <___vfprintf_internal_r+0x160c>
    c6c8:	45800204 	addi	r22,r8,8
    c6cc:	d9003617 	ldw	r4,216(sp)
    c6d0:	d9403817 	ldw	r5,224(sp)
    c6d4:	000d883a 	mov	r6,zero
    c6d8:	000f883a 	mov	r7,zero
    c6dc:	d8c03c15 	stw	r3,240(sp)
    c6e0:	0013b0c0 	call	13b0c <__eqdf2>
    c6e4:	d8c03c17 	ldw	r3,240(sp)
    c6e8:	1000bc26 	beq	r2,zero,c9dc <___vfprintf_internal_r+0x137c>
    c6ec:	d9403317 	ldw	r5,204(sp)
    c6f0:	84000044 	addi	r16,r16,1
    c6f4:	8c400044 	addi	r17,r17,1
    c6f8:	28bfffc4 	addi	r2,r5,-1
    c6fc:	1887883a 	add	r3,r3,r2
    c700:	b0800115 	stw	r2,4(r22)
    c704:	b4000015 	stw	r16,0(r22)
    c708:	d8c02015 	stw	r3,128(sp)
    c70c:	dc401f15 	stw	r17,124(sp)
    c710:	008001c4 	movi	r2,7
    c714:	14414316 	blt	r2,r17,cc24 <___vfprintf_internal_r+0x15c4>
    c718:	b5800204 	addi	r22,r22,8
    c71c:	d9003a17 	ldw	r4,232(sp)
    c720:	df0022c4 	addi	fp,sp,139
    c724:	8c400044 	addi	r17,r17,1
    c728:	20c7883a 	add	r3,r4,r3
    c72c:	b7000015 	stw	fp,0(r22)
    c730:	b1000115 	stw	r4,4(r22)
    c734:	d8c02015 	stw	r3,128(sp)
    c738:	dc401f15 	stw	r17,124(sp)
    c73c:	008001c4 	movi	r2,7
    c740:	14400e16 	blt	r2,r17,c77c <___vfprintf_internal_r+0x111c>
    c744:	b2000204 	addi	r8,r22,8
    c748:	003e3a06 	br	c034 <__alt_data_end+0xf000c034>
    c74c:	01020034 	movhi	r4,2048
    c750:	2100f484 	addi	r4,r4,978
    c754:	d9002b15 	stw	r4,172(sp)
    c758:	d9002b17 	ldw	r4,172(sp)
    c75c:	1c07883a 	add	r3,r3,r16
    c760:	44000115 	stw	r16,4(r8)
    c764:	41000015 	stw	r4,0(r8)
    c768:	10800044 	addi	r2,r2,1
    c76c:	d8c02015 	stw	r3,128(sp)
    c770:	d8801f15 	stw	r2,124(sp)
    c774:	010001c4 	movi	r4,7
    c778:	20be2d0e 	bge	r4,r2,c030 <__alt_data_end+0xf000c030>
    c77c:	d9002c17 	ldw	r4,176(sp)
    c780:	d9801e04 	addi	r6,sp,120
    c784:	b80b883a 	mov	r5,r23
    c788:	00115040 	call	11504 <__sprint_r>
    c78c:	103cb61e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c790:	d8c02017 	ldw	r3,128(sp)
    c794:	da000404 	addi	r8,sp,16
    c798:	003e2606 	br	c034 <__alt_data_end+0xf000c034>
    c79c:	d9002c17 	ldw	r4,176(sp)
    c7a0:	d9801e04 	addi	r6,sp,120
    c7a4:	b80b883a 	mov	r5,r23
    c7a8:	00115040 	call	11504 <__sprint_r>
    c7ac:	103e5d26 	beq	r2,zero,c124 <__alt_data_end+0xf000c124>
    c7b0:	003cad06 	br	ba68 <__alt_data_end+0xf000ba68>
    c7b4:	d9002c17 	ldw	r4,176(sp)
    c7b8:	d9801e04 	addi	r6,sp,120
    c7bc:	b80b883a 	mov	r5,r23
    c7c0:	00115040 	call	11504 <__sprint_r>
    c7c4:	103ca81e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c7c8:	d8c02017 	ldw	r3,128(sp)
    c7cc:	da000404 	addi	r8,sp,16
    c7d0:	003e0b06 	br	c000 <__alt_data_end+0xf000c000>
    c7d4:	d9002c17 	ldw	r4,176(sp)
    c7d8:	d9801e04 	addi	r6,sp,120
    c7dc:	b80b883a 	mov	r5,r23
    c7e0:	00115040 	call	11504 <__sprint_r>
    c7e4:	103ca01e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c7e8:	d8c02017 	ldw	r3,128(sp)
    c7ec:	da000404 	addi	r8,sp,16
    c7f0:	003dbd06 	br	bee8 <__alt_data_end+0xf000bee8>
    c7f4:	d9002c17 	ldw	r4,176(sp)
    c7f8:	d9801e04 	addi	r6,sp,120
    c7fc:	b80b883a 	mov	r5,r23
    c800:	00115040 	call	11504 <__sprint_r>
    c804:	103c981e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c808:	d8c02017 	ldw	r3,128(sp)
    c80c:	da000404 	addi	r8,sp,16
    c810:	003dc306 	br	bf20 <__alt_data_end+0xf000bf20>
    c814:	d8802917 	ldw	r2,164(sp)
    c818:	d8002785 	stb	zero,158(sp)
    c81c:	103f0616 	blt	r2,zero,c438 <__alt_data_end+0xf000c438>
    c820:	00ffdfc4 	movi	r3,-129
    c824:	9d84b03a 	or	r2,r19,r22
    c828:	90e4703a 	and	r18,r18,r3
    c82c:	103c6b26 	beq	r2,zero,b9dc <__alt_data_end+0xf000b9dc>
    c830:	0039883a 	mov	fp,zero
    c834:	003e7406 	br	c208 <__alt_data_end+0xf000c208>
    c838:	9080040c 	andi	r2,r18,16
    c83c:	1001b326 	beq	r2,zero,cf0c <___vfprintf_internal_r+0x18ac>
    c840:	d9002d17 	ldw	r4,180(sp)
    c844:	d9402917 	ldw	r5,164(sp)
    c848:	d8002785 	stb	zero,158(sp)
    c84c:	20800104 	addi	r2,r4,4
    c850:	24c00017 	ldw	r19,0(r4)
    c854:	002d883a 	mov	r22,zero
    c858:	2801b516 	blt	r5,zero,cf30 <___vfprintf_internal_r+0x18d0>
    c85c:	00ffdfc4 	movi	r3,-129
    c860:	d8802d15 	stw	r2,180(sp)
    c864:	90e4703a 	and	r18,r18,r3
    c868:	983d2726 	beq	r19,zero,bd08 <__alt_data_end+0xf000bd08>
    c86c:	0039883a 	mov	fp,zero
    c870:	003d2a06 	br	bd1c <__alt_data_end+0xf000bd1c>
    c874:	dc402617 	ldw	r17,152(sp)
    c878:	0441d30e 	bge	zero,r17,cfc8 <___vfprintf_internal_r+0x1968>
    c87c:	dc403217 	ldw	r17,200(sp)
    c880:	d8803317 	ldw	r2,204(sp)
    c884:	1440010e 	bge	r2,r17,c88c <___vfprintf_internal_r+0x122c>
    c888:	1023883a 	mov	r17,r2
    c88c:	04400a0e 	bge	zero,r17,c8b8 <___vfprintf_internal_r+0x1258>
    c890:	d8801f17 	ldw	r2,124(sp)
    c894:	1c47883a 	add	r3,r3,r17
    c898:	44000015 	stw	r16,0(r8)
    c89c:	10800044 	addi	r2,r2,1
    c8a0:	44400115 	stw	r17,4(r8)
    c8a4:	d8c02015 	stw	r3,128(sp)
    c8a8:	d8801f15 	stw	r2,124(sp)
    c8ac:	010001c4 	movi	r4,7
    c8b0:	20826516 	blt	r4,r2,d248 <___vfprintf_internal_r+0x1be8>
    c8b4:	42000204 	addi	r8,r8,8
    c8b8:	88026116 	blt	r17,zero,d240 <___vfprintf_internal_r+0x1be0>
    c8bc:	d9003217 	ldw	r4,200(sp)
    c8c0:	2463c83a 	sub	r17,r4,r17
    c8c4:	04407b0e 	bge	zero,r17,cab4 <___vfprintf_internal_r+0x1454>
    c8c8:	05800404 	movi	r22,16
    c8cc:	d8801f17 	ldw	r2,124(sp)
    c8d0:	b4419d0e 	bge	r22,r17,cf48 <___vfprintf_internal_r+0x18e8>
    c8d4:	01020034 	movhi	r4,2048
    c8d8:	2100f484 	addi	r4,r4,978
    c8dc:	d9002b15 	stw	r4,172(sp)
    c8e0:	070001c4 	movi	fp,7
    c8e4:	dcc02c17 	ldw	r19,176(sp)
    c8e8:	00000306 	br	c8f8 <___vfprintf_internal_r+0x1298>
    c8ec:	42000204 	addi	r8,r8,8
    c8f0:	8c7ffc04 	addi	r17,r17,-16
    c8f4:	b441970e 	bge	r22,r17,cf54 <___vfprintf_internal_r+0x18f4>
    c8f8:	18c00404 	addi	r3,r3,16
    c8fc:	10800044 	addi	r2,r2,1
    c900:	45000015 	stw	r20,0(r8)
    c904:	45800115 	stw	r22,4(r8)
    c908:	d8c02015 	stw	r3,128(sp)
    c90c:	d8801f15 	stw	r2,124(sp)
    c910:	e0bff60e 	bge	fp,r2,c8ec <__alt_data_end+0xf000c8ec>
    c914:	d9801e04 	addi	r6,sp,120
    c918:	b80b883a 	mov	r5,r23
    c91c:	9809883a 	mov	r4,r19
    c920:	00115040 	call	11504 <__sprint_r>
    c924:	103c501e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c928:	d8c02017 	ldw	r3,128(sp)
    c92c:	d8801f17 	ldw	r2,124(sp)
    c930:	da000404 	addi	r8,sp,16
    c934:	003fee06 	br	c8f0 <__alt_data_end+0xf000c8f0>
    c938:	d9002c17 	ldw	r4,176(sp)
    c93c:	d9801e04 	addi	r6,sp,120
    c940:	b80b883a 	mov	r5,r23
    c944:	00115040 	call	11504 <__sprint_r>
    c948:	103c471e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    c94c:	d8c02017 	ldw	r3,128(sp)
    c950:	df002787 	ldb	fp,158(sp)
    c954:	da000404 	addi	r8,sp,16
    c958:	003d5606 	br	beb4 <__alt_data_end+0xf000beb4>
    c95c:	9080040c 	andi	r2,r18,16
    c960:	10016126 	beq	r2,zero,cee8 <___vfprintf_internal_r+0x1888>
    c964:	d8802d17 	ldw	r2,180(sp)
    c968:	14c00017 	ldw	r19,0(r2)
    c96c:	10800104 	addi	r2,r2,4
    c970:	d8802d15 	stw	r2,180(sp)
    c974:	982dd7fa 	srai	r22,r19,31
    c978:	b005883a 	mov	r2,r22
    c97c:	003c8206 	br	bb88 <__alt_data_end+0xf000bb88>
    c980:	9080040c 	andi	r2,r18,16
    c984:	10003526 	beq	r2,zero,ca5c <___vfprintf_internal_r+0x13fc>
    c988:	d9402d17 	ldw	r5,180(sp)
    c98c:	d8c02917 	ldw	r3,164(sp)
    c990:	d8002785 	stb	zero,158(sp)
    c994:	28800104 	addi	r2,r5,4
    c998:	2cc00017 	ldw	r19,0(r5)
    c99c:	002d883a 	mov	r22,zero
    c9a0:	18003716 	blt	r3,zero,ca80 <___vfprintf_internal_r+0x1420>
    c9a4:	00ffdfc4 	movi	r3,-129
    c9a8:	d8802d15 	stw	r2,180(sp)
    c9ac:	90e4703a 	and	r18,r18,r3
    c9b0:	0039883a 	mov	fp,zero
    c9b4:	983df326 	beq	r19,zero,c184 <__alt_data_end+0xf000c184>
    c9b8:	00800244 	movi	r2,9
    c9bc:	14fc7b36 	bltu	r2,r19,bbac <__alt_data_end+0xf000bbac>
    c9c0:	d8c02817 	ldw	r3,160(sp)
    c9c4:	dc001dc4 	addi	r16,sp,119
    c9c8:	9cc00c04 	addi	r19,r19,48
    c9cc:	1c07c83a 	sub	r3,r3,r16
    c9d0:	dcc01dc5 	stb	r19,119(sp)
    c9d4:	d8c02e15 	stw	r3,184(sp)
    c9d8:	003ce806 	br	bd7c <__alt_data_end+0xf000bd7c>
    c9dc:	d8803317 	ldw	r2,204(sp)
    c9e0:	143fffc4 	addi	r16,r2,-1
    c9e4:	043f4d0e 	bge	zero,r16,c71c <__alt_data_end+0xf000c71c>
    c9e8:	07000404 	movi	fp,16
    c9ec:	e400810e 	bge	fp,r16,cbf4 <___vfprintf_internal_r+0x1594>
    c9f0:	01420034 	movhi	r5,2048
    c9f4:	2940f484 	addi	r5,r5,978
    c9f8:	d9402b15 	stw	r5,172(sp)
    c9fc:	01c001c4 	movi	r7,7
    ca00:	dcc02c17 	ldw	r19,176(sp)
    ca04:	00000306 	br	ca14 <___vfprintf_internal_r+0x13b4>
    ca08:	b5800204 	addi	r22,r22,8
    ca0c:	843ffc04 	addi	r16,r16,-16
    ca10:	e4007b0e 	bge	fp,r16,cc00 <___vfprintf_internal_r+0x15a0>
    ca14:	18c00404 	addi	r3,r3,16
    ca18:	8c400044 	addi	r17,r17,1
    ca1c:	b5000015 	stw	r20,0(r22)
    ca20:	b7000115 	stw	fp,4(r22)
    ca24:	d8c02015 	stw	r3,128(sp)
    ca28:	dc401f15 	stw	r17,124(sp)
    ca2c:	3c7ff60e 	bge	r7,r17,ca08 <__alt_data_end+0xf000ca08>
    ca30:	d9801e04 	addi	r6,sp,120
    ca34:	b80b883a 	mov	r5,r23
    ca38:	9809883a 	mov	r4,r19
    ca3c:	d9c03c15 	stw	r7,240(sp)
    ca40:	00115040 	call	11504 <__sprint_r>
    ca44:	d9c03c17 	ldw	r7,240(sp)
    ca48:	103c071e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    ca4c:	d8c02017 	ldw	r3,128(sp)
    ca50:	dc401f17 	ldw	r17,124(sp)
    ca54:	dd800404 	addi	r22,sp,16
    ca58:	003fec06 	br	ca0c <__alt_data_end+0xf000ca0c>
    ca5c:	9080100c 	andi	r2,r18,64
    ca60:	d8002785 	stb	zero,158(sp)
    ca64:	10010e26 	beq	r2,zero,cea0 <___vfprintf_internal_r+0x1840>
    ca68:	d9002d17 	ldw	r4,180(sp)
    ca6c:	d9402917 	ldw	r5,164(sp)
    ca70:	002d883a 	mov	r22,zero
    ca74:	20800104 	addi	r2,r4,4
    ca78:	24c0000b 	ldhu	r19,0(r4)
    ca7c:	283fc90e 	bge	r5,zero,c9a4 <__alt_data_end+0xf000c9a4>
    ca80:	d8802d15 	stw	r2,180(sp)
    ca84:	0039883a 	mov	fp,zero
    ca88:	9d84b03a 	or	r2,r19,r22
    ca8c:	103c461e 	bne	r2,zero,bba8 <__alt_data_end+0xf000bba8>
    ca90:	00800044 	movi	r2,1
    ca94:	003e6c06 	br	c448 <__alt_data_end+0xf000c448>
    ca98:	d9002c17 	ldw	r4,176(sp)
    ca9c:	d9801e04 	addi	r6,sp,120
    caa0:	b80b883a 	mov	r5,r23
    caa4:	00115040 	call	11504 <__sprint_r>
    caa8:	103bef1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    caac:	d8c02017 	ldw	r3,128(sp)
    cab0:	da000404 	addi	r8,sp,16
    cab4:	d9003217 	ldw	r4,200(sp)
    cab8:	d8802617 	ldw	r2,152(sp)
    cabc:	d9403317 	ldw	r5,204(sp)
    cac0:	8123883a 	add	r17,r16,r4
    cac4:	11400216 	blt	r2,r5,cad0 <___vfprintf_internal_r+0x1470>
    cac8:	9100004c 	andi	r4,r18,1
    cacc:	20000d26 	beq	r4,zero,cb04 <___vfprintf_internal_r+0x14a4>
    cad0:	d9003717 	ldw	r4,220(sp)
    cad4:	d9403417 	ldw	r5,208(sp)
    cad8:	1907883a 	add	r3,r3,r4
    cadc:	d9001f17 	ldw	r4,124(sp)
    cae0:	41400015 	stw	r5,0(r8)
    cae4:	d9403717 	ldw	r5,220(sp)
    cae8:	21000044 	addi	r4,r4,1
    caec:	d8c02015 	stw	r3,128(sp)
    caf0:	41400115 	stw	r5,4(r8)
    caf4:	d9001f15 	stw	r4,124(sp)
    caf8:	014001c4 	movi	r5,7
    cafc:	2901e816 	blt	r5,r4,d2a0 <___vfprintf_internal_r+0x1c40>
    cb00:	42000204 	addi	r8,r8,8
    cb04:	d9003317 	ldw	r4,204(sp)
    cb08:	8121883a 	add	r16,r16,r4
    cb0c:	2085c83a 	sub	r2,r4,r2
    cb10:	8461c83a 	sub	r16,r16,r17
    cb14:	1400010e 	bge	r2,r16,cb1c <___vfprintf_internal_r+0x14bc>
    cb18:	1021883a 	mov	r16,r2
    cb1c:	04000a0e 	bge	zero,r16,cb48 <___vfprintf_internal_r+0x14e8>
    cb20:	d9001f17 	ldw	r4,124(sp)
    cb24:	1c07883a 	add	r3,r3,r16
    cb28:	44400015 	stw	r17,0(r8)
    cb2c:	21000044 	addi	r4,r4,1
    cb30:	44000115 	stw	r16,4(r8)
    cb34:	d8c02015 	stw	r3,128(sp)
    cb38:	d9001f15 	stw	r4,124(sp)
    cb3c:	014001c4 	movi	r5,7
    cb40:	2901fb16 	blt	r5,r4,d330 <___vfprintf_internal_r+0x1cd0>
    cb44:	42000204 	addi	r8,r8,8
    cb48:	8001f716 	blt	r16,zero,d328 <___vfprintf_internal_r+0x1cc8>
    cb4c:	1421c83a 	sub	r16,r2,r16
    cb50:	043d380e 	bge	zero,r16,c034 <__alt_data_end+0xf000c034>
    cb54:	04400404 	movi	r17,16
    cb58:	d8801f17 	ldw	r2,124(sp)
    cb5c:	8c3efb0e 	bge	r17,r16,c74c <__alt_data_end+0xf000c74c>
    cb60:	01420034 	movhi	r5,2048
    cb64:	2940f484 	addi	r5,r5,978
    cb68:	d9402b15 	stw	r5,172(sp)
    cb6c:	058001c4 	movi	r22,7
    cb70:	dcc02c17 	ldw	r19,176(sp)
    cb74:	00000306 	br	cb84 <___vfprintf_internal_r+0x1524>
    cb78:	42000204 	addi	r8,r8,8
    cb7c:	843ffc04 	addi	r16,r16,-16
    cb80:	8c3ef50e 	bge	r17,r16,c758 <__alt_data_end+0xf000c758>
    cb84:	18c00404 	addi	r3,r3,16
    cb88:	10800044 	addi	r2,r2,1
    cb8c:	45000015 	stw	r20,0(r8)
    cb90:	44400115 	stw	r17,4(r8)
    cb94:	d8c02015 	stw	r3,128(sp)
    cb98:	d8801f15 	stw	r2,124(sp)
    cb9c:	b0bff60e 	bge	r22,r2,cb78 <__alt_data_end+0xf000cb78>
    cba0:	d9801e04 	addi	r6,sp,120
    cba4:	b80b883a 	mov	r5,r23
    cba8:	9809883a 	mov	r4,r19
    cbac:	00115040 	call	11504 <__sprint_r>
    cbb0:	103bad1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    cbb4:	d8c02017 	ldw	r3,128(sp)
    cbb8:	d8801f17 	ldw	r2,124(sp)
    cbbc:	da000404 	addi	r8,sp,16
    cbc0:	003fee06 	br	cb7c <__alt_data_end+0xf000cb7c>
    cbc4:	9088703a 	and	r4,r18,r2
    cbc8:	203eab1e 	bne	r4,zero,c678 <__alt_data_end+0xf000c678>
    cbcc:	dc401f17 	ldw	r17,124(sp)
    cbd0:	40800115 	stw	r2,4(r8)
    cbd4:	44000015 	stw	r16,0(r8)
    cbd8:	8c400044 	addi	r17,r17,1
    cbdc:	d8c02015 	stw	r3,128(sp)
    cbe0:	dc401f15 	stw	r17,124(sp)
    cbe4:	008001c4 	movi	r2,7
    cbe8:	14400e16 	blt	r2,r17,cc24 <___vfprintf_internal_r+0x15c4>
    cbec:	45800204 	addi	r22,r8,8
    cbf0:	003eca06 	br	c71c <__alt_data_end+0xf000c71c>
    cbf4:	01020034 	movhi	r4,2048
    cbf8:	2100f484 	addi	r4,r4,978
    cbfc:	d9002b15 	stw	r4,172(sp)
    cc00:	d8802b17 	ldw	r2,172(sp)
    cc04:	1c07883a 	add	r3,r3,r16
    cc08:	8c400044 	addi	r17,r17,1
    cc0c:	b0800015 	stw	r2,0(r22)
    cc10:	b4000115 	stw	r16,4(r22)
    cc14:	d8c02015 	stw	r3,128(sp)
    cc18:	dc401f15 	stw	r17,124(sp)
    cc1c:	008001c4 	movi	r2,7
    cc20:	147ebd0e 	bge	r2,r17,c718 <__alt_data_end+0xf000c718>
    cc24:	d9002c17 	ldw	r4,176(sp)
    cc28:	d9801e04 	addi	r6,sp,120
    cc2c:	b80b883a 	mov	r5,r23
    cc30:	00115040 	call	11504 <__sprint_r>
    cc34:	103b8c1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    cc38:	d8c02017 	ldw	r3,128(sp)
    cc3c:	dc401f17 	ldw	r17,124(sp)
    cc40:	dd800404 	addi	r22,sp,16
    cc44:	003eb506 	br	c71c <__alt_data_end+0xf000c71c>
    cc48:	d9002c17 	ldw	r4,176(sp)
    cc4c:	d9801e04 	addi	r6,sp,120
    cc50:	b80b883a 	mov	r5,r23
    cc54:	00115040 	call	11504 <__sprint_r>
    cc58:	103b831e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    cc5c:	d8c02017 	ldw	r3,128(sp)
    cc60:	dc401f17 	ldw	r17,124(sp)
    cc64:	da000404 	addi	r8,sp,16
    cc68:	003e8d06 	br	c6a0 <__alt_data_end+0xf000c6a0>
    cc6c:	d9002c17 	ldw	r4,176(sp)
    cc70:	d9801e04 	addi	r6,sp,120
    cc74:	b80b883a 	mov	r5,r23
    cc78:	00115040 	call	11504 <__sprint_r>
    cc7c:	103b7a1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    cc80:	d8c02017 	ldw	r3,128(sp)
    cc84:	dc401f17 	ldw	r17,124(sp)
    cc88:	dd800404 	addi	r22,sp,16
    cc8c:	003e8f06 	br	c6cc <__alt_data_end+0xf000c6cc>
    cc90:	0027883a 	mov	r19,zero
    cc94:	003f4a06 	br	c9c0 <__alt_data_end+0xf000c9c0>
    cc98:	d9002c17 	ldw	r4,176(sp)
    cc9c:	d9801e04 	addi	r6,sp,120
    cca0:	b80b883a 	mov	r5,r23
    cca4:	00115040 	call	11504 <__sprint_r>
    cca8:	103b6f1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    ccac:	d8c02017 	ldw	r3,128(sp)
    ccb0:	da000404 	addi	r8,sp,16
    ccb4:	003c9d06 	br	bf2c <__alt_data_end+0xf000bf2c>
    ccb8:	04e7c83a 	sub	r19,zero,r19
    ccbc:	9804c03a 	cmpne	r2,r19,zero
    ccc0:	05adc83a 	sub	r22,zero,r22
    ccc4:	b0adc83a 	sub	r22,r22,r2
    ccc8:	d8802917 	ldw	r2,164(sp)
    cccc:	07000b44 	movi	fp,45
    ccd0:	df002785 	stb	fp,158(sp)
    ccd4:	10017b16 	blt	r2,zero,d2c4 <___vfprintf_internal_r+0x1c64>
    ccd8:	00bfdfc4 	movi	r2,-129
    ccdc:	90a4703a 	and	r18,r18,r2
    cce0:	003bb106 	br	bba8 <__alt_data_end+0xf000bba8>
    cce4:	d9003617 	ldw	r4,216(sp)
    cce8:	d9403817 	ldw	r5,224(sp)
    ccec:	da003d15 	stw	r8,244(sp)
    ccf0:	00112b80 	call	112b8 <__fpclassifyd>
    ccf4:	da003d17 	ldw	r8,244(sp)
    ccf8:	1000f026 	beq	r2,zero,d0bc <___vfprintf_internal_r+0x1a5c>
    ccfc:	d9002917 	ldw	r4,164(sp)
    cd00:	05bff7c4 	movi	r22,-33
    cd04:	00bfffc4 	movi	r2,-1
    cd08:	8dac703a 	and	r22,r17,r22
    cd0c:	20820026 	beq	r4,r2,d510 <___vfprintf_internal_r+0x1eb0>
    cd10:	008011c4 	movi	r2,71
    cd14:	b081f726 	beq	r22,r2,d4f4 <___vfprintf_internal_r+0x1e94>
    cd18:	d9003817 	ldw	r4,224(sp)
    cd1c:	90c04014 	ori	r3,r18,256
    cd20:	d8c02b15 	stw	r3,172(sp)
    cd24:	20021516 	blt	r4,zero,d57c <___vfprintf_internal_r+0x1f1c>
    cd28:	dcc03817 	ldw	r19,224(sp)
    cd2c:	d8002a05 	stb	zero,168(sp)
    cd30:	00801984 	movi	r2,102
    cd34:	8881f926 	beq	r17,r2,d51c <___vfprintf_internal_r+0x1ebc>
    cd38:	00801184 	movi	r2,70
    cd3c:	88821c26 	beq	r17,r2,d5b0 <___vfprintf_internal_r+0x1f50>
    cd40:	00801144 	movi	r2,69
    cd44:	b081ef26 	beq	r22,r2,d504 <___vfprintf_internal_r+0x1ea4>
    cd48:	d8c02917 	ldw	r3,164(sp)
    cd4c:	d8802104 	addi	r2,sp,132
    cd50:	d8800315 	stw	r2,12(sp)
    cd54:	d9403617 	ldw	r5,216(sp)
    cd58:	d8802504 	addi	r2,sp,148
    cd5c:	d9002c17 	ldw	r4,176(sp)
    cd60:	d8800215 	stw	r2,8(sp)
    cd64:	d8802604 	addi	r2,sp,152
    cd68:	d8c00015 	stw	r3,0(sp)
    cd6c:	d8800115 	stw	r2,4(sp)
    cd70:	01c00084 	movi	r7,2
    cd74:	980d883a 	mov	r6,r19
    cd78:	d8c03c15 	stw	r3,240(sp)
    cd7c:	da003d15 	stw	r8,244(sp)
    cd80:	000dd380 	call	dd38 <_dtoa_r>
    cd84:	1021883a 	mov	r16,r2
    cd88:	008019c4 	movi	r2,103
    cd8c:	d8c03c17 	ldw	r3,240(sp)
    cd90:	da003d17 	ldw	r8,244(sp)
    cd94:	88817126 	beq	r17,r2,d35c <___vfprintf_internal_r+0x1cfc>
    cd98:	008011c4 	movi	r2,71
    cd9c:	88829226 	beq	r17,r2,d7e8 <___vfprintf_internal_r+0x2188>
    cda0:	80f9883a 	add	fp,r16,r3
    cda4:	d9003617 	ldw	r4,216(sp)
    cda8:	000d883a 	mov	r6,zero
    cdac:	000f883a 	mov	r7,zero
    cdb0:	980b883a 	mov	r5,r19
    cdb4:	da003d15 	stw	r8,244(sp)
    cdb8:	0013b0c0 	call	13b0c <__eqdf2>
    cdbc:	da003d17 	ldw	r8,244(sp)
    cdc0:	10018d26 	beq	r2,zero,d3f8 <___vfprintf_internal_r+0x1d98>
    cdc4:	d8802117 	ldw	r2,132(sp)
    cdc8:	1700062e 	bgeu	r2,fp,cde4 <___vfprintf_internal_r+0x1784>
    cdcc:	01000c04 	movi	r4,48
    cdd0:	10c00044 	addi	r3,r2,1
    cdd4:	d8c02115 	stw	r3,132(sp)
    cdd8:	11000005 	stb	r4,0(r2)
    cddc:	d8802117 	ldw	r2,132(sp)
    cde0:	173ffb36 	bltu	r2,fp,cdd0 <__alt_data_end+0xf000cdd0>
    cde4:	1405c83a 	sub	r2,r2,r16
    cde8:	d8803315 	stw	r2,204(sp)
    cdec:	008011c4 	movi	r2,71
    cdf0:	b0817626 	beq	r22,r2,d3cc <___vfprintf_internal_r+0x1d6c>
    cdf4:	00801944 	movi	r2,101
    cdf8:	1442810e 	bge	r2,r17,d800 <___vfprintf_internal_r+0x21a0>
    cdfc:	d8c02617 	ldw	r3,152(sp)
    ce00:	00801984 	movi	r2,102
    ce04:	d8c03215 	stw	r3,200(sp)
    ce08:	8881fe26 	beq	r17,r2,d604 <___vfprintf_internal_r+0x1fa4>
    ce0c:	d8c03217 	ldw	r3,200(sp)
    ce10:	d9003317 	ldw	r4,204(sp)
    ce14:	1901dd16 	blt	r3,r4,d58c <___vfprintf_internal_r+0x1f2c>
    ce18:	9480004c 	andi	r18,r18,1
    ce1c:	90022b1e 	bne	r18,zero,d6cc <___vfprintf_internal_r+0x206c>
    ce20:	1805883a 	mov	r2,r3
    ce24:	18028016 	blt	r3,zero,d828 <___vfprintf_internal_r+0x21c8>
    ce28:	d8c03217 	ldw	r3,200(sp)
    ce2c:	044019c4 	movi	r17,103
    ce30:	d8c02e15 	stw	r3,184(sp)
    ce34:	df002a07 	ldb	fp,168(sp)
    ce38:	e001531e 	bne	fp,zero,d388 <___vfprintf_internal_r+0x1d28>
    ce3c:	df002783 	ldbu	fp,158(sp)
    ce40:	d8802a15 	stw	r2,168(sp)
    ce44:	dc802b17 	ldw	r18,172(sp)
    ce48:	d8002915 	stw	zero,164(sp)
    ce4c:	003bd106 	br	bd94 <__alt_data_end+0xf000bd94>
    ce50:	d8802d17 	ldw	r2,180(sp)
    ce54:	d8c02d17 	ldw	r3,180(sp)
    ce58:	d9002d17 	ldw	r4,180(sp)
    ce5c:	10800017 	ldw	r2,0(r2)
    ce60:	18c00117 	ldw	r3,4(r3)
    ce64:	21000204 	addi	r4,r4,8
    ce68:	d8803615 	stw	r2,216(sp)
    ce6c:	d8c03815 	stw	r3,224(sp)
    ce70:	d9002d15 	stw	r4,180(sp)
    ce74:	003b7506 	br	bc4c <__alt_data_end+0xf000bc4c>
    ce78:	ac400007 	ldb	r17,0(r21)
    ce7c:	003a5906 	br	b7e4 <__alt_data_end+0xf000b7e4>
    ce80:	9080100c 	andi	r2,r18,64
    ce84:	1000a826 	beq	r2,zero,d128 <___vfprintf_internal_r+0x1ac8>
    ce88:	d9002d17 	ldw	r4,180(sp)
    ce8c:	002d883a 	mov	r22,zero
    ce90:	24c0000b 	ldhu	r19,0(r4)
    ce94:	21000104 	addi	r4,r4,4
    ce98:	d9002d15 	stw	r4,180(sp)
    ce9c:	003ccb06 	br	c1cc <__alt_data_end+0xf000c1cc>
    cea0:	d8c02d17 	ldw	r3,180(sp)
    cea4:	d9002917 	ldw	r4,164(sp)
    cea8:	002d883a 	mov	r22,zero
    ceac:	18800104 	addi	r2,r3,4
    ceb0:	1cc00017 	ldw	r19,0(r3)
    ceb4:	203ebb0e 	bge	r4,zero,c9a4 <__alt_data_end+0xf000c9a4>
    ceb8:	003ef106 	br	ca80 <__alt_data_end+0xf000ca80>
    cebc:	9080040c 	andi	r2,r18,16
    cec0:	1000921e 	bne	r2,zero,d10c <___vfprintf_internal_r+0x1aac>
    cec4:	9480100c 	andi	r18,r18,64
    cec8:	90013926 	beq	r18,zero,d3b0 <___vfprintf_internal_r+0x1d50>
    cecc:	d9002d17 	ldw	r4,180(sp)
    ced0:	d9402f17 	ldw	r5,188(sp)
    ced4:	20800017 	ldw	r2,0(r4)
    ced8:	21000104 	addi	r4,r4,4
    cedc:	d9002d15 	stw	r4,180(sp)
    cee0:	1140000d 	sth	r5,0(r2)
    cee4:	003a1606 	br	b740 <__alt_data_end+0xf000b740>
    cee8:	9080100c 	andi	r2,r18,64
    ceec:	10008026 	beq	r2,zero,d0f0 <___vfprintf_internal_r+0x1a90>
    cef0:	d8c02d17 	ldw	r3,180(sp)
    cef4:	1cc0000f 	ldh	r19,0(r3)
    cef8:	18c00104 	addi	r3,r3,4
    cefc:	d8c02d15 	stw	r3,180(sp)
    cf00:	982dd7fa 	srai	r22,r19,31
    cf04:	b005883a 	mov	r2,r22
    cf08:	003b1f06 	br	bb88 <__alt_data_end+0xf000bb88>
    cf0c:	9080100c 	andi	r2,r18,64
    cf10:	d8002785 	stb	zero,158(sp)
    cf14:	10008a1e 	bne	r2,zero,d140 <___vfprintf_internal_r+0x1ae0>
    cf18:	d9402d17 	ldw	r5,180(sp)
    cf1c:	d8c02917 	ldw	r3,164(sp)
    cf20:	002d883a 	mov	r22,zero
    cf24:	28800104 	addi	r2,r5,4
    cf28:	2cc00017 	ldw	r19,0(r5)
    cf2c:	183e4b0e 	bge	r3,zero,c85c <__alt_data_end+0xf000c85c>
    cf30:	9d86b03a 	or	r3,r19,r22
    cf34:	d8802d15 	stw	r2,180(sp)
    cf38:	183e4c1e 	bne	r3,zero,c86c <__alt_data_end+0xf000c86c>
    cf3c:	0039883a 	mov	fp,zero
    cf40:	0005883a 	mov	r2,zero
    cf44:	003d4006 	br	c448 <__alt_data_end+0xf000c448>
    cf48:	01420034 	movhi	r5,2048
    cf4c:	2940f484 	addi	r5,r5,978
    cf50:	d9402b15 	stw	r5,172(sp)
    cf54:	d9402b17 	ldw	r5,172(sp)
    cf58:	1c47883a 	add	r3,r3,r17
    cf5c:	10800044 	addi	r2,r2,1
    cf60:	41400015 	stw	r5,0(r8)
    cf64:	44400115 	stw	r17,4(r8)
    cf68:	d8c02015 	stw	r3,128(sp)
    cf6c:	d8801f15 	stw	r2,124(sp)
    cf70:	010001c4 	movi	r4,7
    cf74:	20bec816 	blt	r4,r2,ca98 <__alt_data_end+0xf000ca98>
    cf78:	42000204 	addi	r8,r8,8
    cf7c:	003ecd06 	br	cab4 <__alt_data_end+0xf000cab4>
    cf80:	d9002917 	ldw	r4,164(sp)
    cf84:	d8002785 	stb	zero,158(sp)
    cf88:	203d2d16 	blt	r4,zero,c440 <__alt_data_end+0xf000c440>
    cf8c:	00bfdfc4 	movi	r2,-129
    cf90:	90a4703a 	and	r18,r18,r2
    cf94:	003a9106 	br	b9dc <__alt_data_end+0xf000b9dc>
    cf98:	01020034 	movhi	r4,2048
    cf9c:	2100f484 	addi	r4,r4,978
    cfa0:	d9002b15 	stw	r4,172(sp)
    cfa4:	003c0c06 	br	bfd8 <__alt_data_end+0xf000bfd8>
    cfa8:	d9002c17 	ldw	r4,176(sp)
    cfac:	d9801e04 	addi	r6,sp,120
    cfb0:	b80b883a 	mov	r5,r23
    cfb4:	00115040 	call	11504 <__sprint_r>
    cfb8:	103aab1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    cfbc:	d8c02017 	ldw	r3,128(sp)
    cfc0:	da000404 	addi	r8,sp,16
    cfc4:	003d4106 	br	c4cc <__alt_data_end+0xf000c4cc>
    cfc8:	d8801f17 	ldw	r2,124(sp)
    cfcc:	01420034 	movhi	r5,2048
    cfd0:	01000044 	movi	r4,1
    cfd4:	18c00044 	addi	r3,r3,1
    cfd8:	10800044 	addi	r2,r2,1
    cfdc:	2940f404 	addi	r5,r5,976
    cfe0:	41000115 	stw	r4,4(r8)
    cfe4:	41400015 	stw	r5,0(r8)
    cfe8:	d8c02015 	stw	r3,128(sp)
    cfec:	d8801f15 	stw	r2,124(sp)
    cff0:	010001c4 	movi	r4,7
    cff4:	20805c16 	blt	r4,r2,d168 <___vfprintf_internal_r+0x1b08>
    cff8:	42000204 	addi	r8,r8,8
    cffc:	8800041e 	bne	r17,zero,d010 <___vfprintf_internal_r+0x19b0>
    d000:	d8803317 	ldw	r2,204(sp)
    d004:	1000021e 	bne	r2,zero,d010 <___vfprintf_internal_r+0x19b0>
    d008:	9080004c 	andi	r2,r18,1
    d00c:	103c0926 	beq	r2,zero,c034 <__alt_data_end+0xf000c034>
    d010:	d9003717 	ldw	r4,220(sp)
    d014:	d8801f17 	ldw	r2,124(sp)
    d018:	d9403417 	ldw	r5,208(sp)
    d01c:	20c7883a 	add	r3,r4,r3
    d020:	10800044 	addi	r2,r2,1
    d024:	41000115 	stw	r4,4(r8)
    d028:	41400015 	stw	r5,0(r8)
    d02c:	d8c02015 	stw	r3,128(sp)
    d030:	d8801f15 	stw	r2,124(sp)
    d034:	010001c4 	movi	r4,7
    d038:	20812116 	blt	r4,r2,d4c0 <___vfprintf_internal_r+0x1e60>
    d03c:	42000204 	addi	r8,r8,8
    d040:	0463c83a 	sub	r17,zero,r17
    d044:	0440730e 	bge	zero,r17,d214 <___vfprintf_internal_r+0x1bb4>
    d048:	05800404 	movi	r22,16
    d04c:	b440860e 	bge	r22,r17,d268 <___vfprintf_internal_r+0x1c08>
    d050:	01420034 	movhi	r5,2048
    d054:	2940f484 	addi	r5,r5,978
    d058:	d9402b15 	stw	r5,172(sp)
    d05c:	070001c4 	movi	fp,7
    d060:	dcc02c17 	ldw	r19,176(sp)
    d064:	00000306 	br	d074 <___vfprintf_internal_r+0x1a14>
    d068:	42000204 	addi	r8,r8,8
    d06c:	8c7ffc04 	addi	r17,r17,-16
    d070:	b440800e 	bge	r22,r17,d274 <___vfprintf_internal_r+0x1c14>
    d074:	18c00404 	addi	r3,r3,16
    d078:	10800044 	addi	r2,r2,1
    d07c:	45000015 	stw	r20,0(r8)
    d080:	45800115 	stw	r22,4(r8)
    d084:	d8c02015 	stw	r3,128(sp)
    d088:	d8801f15 	stw	r2,124(sp)
    d08c:	e0bff60e 	bge	fp,r2,d068 <__alt_data_end+0xf000d068>
    d090:	d9801e04 	addi	r6,sp,120
    d094:	b80b883a 	mov	r5,r23
    d098:	9809883a 	mov	r4,r19
    d09c:	00115040 	call	11504 <__sprint_r>
    d0a0:	103a711e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d0a4:	d8c02017 	ldw	r3,128(sp)
    d0a8:	d8801f17 	ldw	r2,124(sp)
    d0ac:	da000404 	addi	r8,sp,16
    d0b0:	003fee06 	br	d06c <__alt_data_end+0xf000d06c>
    d0b4:	00bfffc4 	movi	r2,-1
    d0b8:	003a6f06 	br	ba78 <__alt_data_end+0xf000ba78>
    d0bc:	008011c4 	movi	r2,71
    d0c0:	1440b816 	blt	r2,r17,d3a4 <___vfprintf_internal_r+0x1d44>
    d0c4:	04020034 	movhi	r16,2048
    d0c8:	8400e604 	addi	r16,r16,920
    d0cc:	00c000c4 	movi	r3,3
    d0d0:	00bfdfc4 	movi	r2,-129
    d0d4:	d8c02a15 	stw	r3,168(sp)
    d0d8:	90a4703a 	and	r18,r18,r2
    d0dc:	df002783 	ldbu	fp,158(sp)
    d0e0:	d8c02e15 	stw	r3,184(sp)
    d0e4:	d8002915 	stw	zero,164(sp)
    d0e8:	d8003215 	stw	zero,200(sp)
    d0ec:	003b2906 	br	bd94 <__alt_data_end+0xf000bd94>
    d0f0:	d9002d17 	ldw	r4,180(sp)
    d0f4:	24c00017 	ldw	r19,0(r4)
    d0f8:	21000104 	addi	r4,r4,4
    d0fc:	d9002d15 	stw	r4,180(sp)
    d100:	982dd7fa 	srai	r22,r19,31
    d104:	b005883a 	mov	r2,r22
    d108:	003a9f06 	br	bb88 <__alt_data_end+0xf000bb88>
    d10c:	d9402d17 	ldw	r5,180(sp)
    d110:	d8c02f17 	ldw	r3,188(sp)
    d114:	28800017 	ldw	r2,0(r5)
    d118:	29400104 	addi	r5,r5,4
    d11c:	d9402d15 	stw	r5,180(sp)
    d120:	10c00015 	stw	r3,0(r2)
    d124:	00398606 	br	b740 <__alt_data_end+0xf000b740>
    d128:	d9402d17 	ldw	r5,180(sp)
    d12c:	002d883a 	mov	r22,zero
    d130:	2cc00017 	ldw	r19,0(r5)
    d134:	29400104 	addi	r5,r5,4
    d138:	d9402d15 	stw	r5,180(sp)
    d13c:	003c2306 	br	c1cc <__alt_data_end+0xf000c1cc>
    d140:	d8c02d17 	ldw	r3,180(sp)
    d144:	d9002917 	ldw	r4,164(sp)
    d148:	002d883a 	mov	r22,zero
    d14c:	18800104 	addi	r2,r3,4
    d150:	1cc0000b 	ldhu	r19,0(r3)
    d154:	203dc10e 	bge	r4,zero,c85c <__alt_data_end+0xf000c85c>
    d158:	003f7506 	br	cf30 <__alt_data_end+0xf000cf30>
    d15c:	04020034 	movhi	r16,2048
    d160:	8400e404 	addi	r16,r16,912
    d164:	003acc06 	br	bc98 <__alt_data_end+0xf000bc98>
    d168:	d9002c17 	ldw	r4,176(sp)
    d16c:	d9801e04 	addi	r6,sp,120
    d170:	b80b883a 	mov	r5,r23
    d174:	00115040 	call	11504 <__sprint_r>
    d178:	103a3b1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d17c:	dc402617 	ldw	r17,152(sp)
    d180:	d8c02017 	ldw	r3,128(sp)
    d184:	da000404 	addi	r8,sp,16
    d188:	003f9c06 	br	cffc <__alt_data_end+0xf000cffc>
    d18c:	ac400043 	ldbu	r17,1(r21)
    d190:	94800814 	ori	r18,r18,32
    d194:	ad400044 	addi	r21,r21,1
    d198:	8c403fcc 	andi	r17,r17,255
    d19c:	8c40201c 	xori	r17,r17,128
    d1a0:	8c7fe004 	addi	r17,r17,-128
    d1a4:	00398f06 	br	b7e4 <__alt_data_end+0xf000b7e4>
    d1a8:	d8c02d15 	stw	r3,180(sp)
    d1ac:	0039883a 	mov	fp,zero
    d1b0:	003e3506 	br	ca88 <__alt_data_end+0xf000ca88>
    d1b4:	d9002c17 	ldw	r4,176(sp)
    d1b8:	d9801e04 	addi	r6,sp,120
    d1bc:	b80b883a 	mov	r5,r23
    d1c0:	00115040 	call	11504 <__sprint_r>
    d1c4:	103a281e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d1c8:	d8c02017 	ldw	r3,128(sp)
    d1cc:	da000404 	addi	r8,sp,16
    d1d0:	003cd006 	br	c514 <__alt_data_end+0xf000c514>
    d1d4:	8009883a 	mov	r4,r16
    d1d8:	da003d15 	stw	r8,244(sp)
    d1dc:	000b5c80 	call	b5c8 <strlen>
    d1e0:	d8802e15 	stw	r2,184(sp)
    d1e4:	da003d17 	ldw	r8,244(sp)
    d1e8:	103c340e 	bge	r2,zero,c2bc <__alt_data_end+0xf000c2bc>
    d1ec:	0005883a 	mov	r2,zero
    d1f0:	003c3206 	br	c2bc <__alt_data_end+0xf000c2bc>
    d1f4:	d9002c17 	ldw	r4,176(sp)
    d1f8:	d9801e04 	addi	r6,sp,120
    d1fc:	b80b883a 	mov	r5,r23
    d200:	00115040 	call	11504 <__sprint_r>
    d204:	103a181e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d208:	d8c02017 	ldw	r3,128(sp)
    d20c:	d8801f17 	ldw	r2,124(sp)
    d210:	da000404 	addi	r8,sp,16
    d214:	d9403317 	ldw	r5,204(sp)
    d218:	10800044 	addi	r2,r2,1
    d21c:	44000015 	stw	r16,0(r8)
    d220:	28c7883a 	add	r3,r5,r3
    d224:	003b7d06 	br	c01c <__alt_data_end+0xf000c01c>
    d228:	01020034 	movhi	r4,2048
    d22c:	2100f884 	addi	r4,r4,994
    d230:	d9003515 	stw	r4,212(sp)
    d234:	003b1406 	br	be88 <__alt_data_end+0xf000be88>
    d238:	013fffc4 	movi	r4,-1
    d23c:	003a3506 	br	bb14 <__alt_data_end+0xf000bb14>
    d240:	0023883a 	mov	r17,zero
    d244:	003d9d06 	br	c8bc <__alt_data_end+0xf000c8bc>
    d248:	d9002c17 	ldw	r4,176(sp)
    d24c:	d9801e04 	addi	r6,sp,120
    d250:	b80b883a 	mov	r5,r23
    d254:	00115040 	call	11504 <__sprint_r>
    d258:	103a031e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d25c:	d8c02017 	ldw	r3,128(sp)
    d260:	da000404 	addi	r8,sp,16
    d264:	003d9406 	br	c8b8 <__alt_data_end+0xf000c8b8>
    d268:	01020034 	movhi	r4,2048
    d26c:	2100f484 	addi	r4,r4,978
    d270:	d9002b15 	stw	r4,172(sp)
    d274:	d9002b17 	ldw	r4,172(sp)
    d278:	1c47883a 	add	r3,r3,r17
    d27c:	10800044 	addi	r2,r2,1
    d280:	41000015 	stw	r4,0(r8)
    d284:	44400115 	stw	r17,4(r8)
    d288:	d8c02015 	stw	r3,128(sp)
    d28c:	d8801f15 	stw	r2,124(sp)
    d290:	010001c4 	movi	r4,7
    d294:	20bfd716 	blt	r4,r2,d1f4 <__alt_data_end+0xf000d1f4>
    d298:	42000204 	addi	r8,r8,8
    d29c:	003fdd06 	br	d214 <__alt_data_end+0xf000d214>
    d2a0:	d9002c17 	ldw	r4,176(sp)
    d2a4:	d9801e04 	addi	r6,sp,120
    d2a8:	b80b883a 	mov	r5,r23
    d2ac:	00115040 	call	11504 <__sprint_r>
    d2b0:	1039ed1e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d2b4:	d8802617 	ldw	r2,152(sp)
    d2b8:	d8c02017 	ldw	r3,128(sp)
    d2bc:	da000404 	addi	r8,sp,16
    d2c0:	003e1006 	br	cb04 <__alt_data_end+0xf000cb04>
    d2c4:	00800044 	movi	r2,1
    d2c8:	10803fcc 	andi	r2,r2,255
    d2cc:	00c00044 	movi	r3,1
    d2d0:	10fa3526 	beq	r2,r3,bba8 <__alt_data_end+0xf000bba8>
    d2d4:	00c00084 	movi	r3,2
    d2d8:	10fbcb26 	beq	r2,r3,c208 <__alt_data_end+0xf000c208>
    d2dc:	003a8f06 	br	bd1c <__alt_data_end+0xf000bd1c>
    d2e0:	01020034 	movhi	r4,2048
    d2e4:	2100f884 	addi	r4,r4,994
    d2e8:	d9003515 	stw	r4,212(sp)
    d2ec:	003b7606 	br	c0c8 <__alt_data_end+0xf000c0c8>
    d2f0:	d8802917 	ldw	r2,164(sp)
    d2f4:	00c00184 	movi	r3,6
    d2f8:	1880012e 	bgeu	r3,r2,d300 <___vfprintf_internal_r+0x1ca0>
    d2fc:	1805883a 	mov	r2,r3
    d300:	d8802e15 	stw	r2,184(sp)
    d304:	1000ef16 	blt	r2,zero,d6c4 <___vfprintf_internal_r+0x2064>
    d308:	04020034 	movhi	r16,2048
    d30c:	d8802a15 	stw	r2,168(sp)
    d310:	dcc02d15 	stw	r19,180(sp)
    d314:	d8002915 	stw	zero,164(sp)
    d318:	d8003215 	stw	zero,200(sp)
    d31c:	8400f204 	addi	r16,r16,968
    d320:	0039883a 	mov	fp,zero
    d324:	003aa206 	br	bdb0 <__alt_data_end+0xf000bdb0>
    d328:	0021883a 	mov	r16,zero
    d32c:	003e0706 	br	cb4c <__alt_data_end+0xf000cb4c>
    d330:	d9002c17 	ldw	r4,176(sp)
    d334:	d9801e04 	addi	r6,sp,120
    d338:	b80b883a 	mov	r5,r23
    d33c:	00115040 	call	11504 <__sprint_r>
    d340:	1039c91e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d344:	d8802617 	ldw	r2,152(sp)
    d348:	d9403317 	ldw	r5,204(sp)
    d34c:	d8c02017 	ldw	r3,128(sp)
    d350:	da000404 	addi	r8,sp,16
    d354:	2885c83a 	sub	r2,r5,r2
    d358:	003dfb06 	br	cb48 <__alt_data_end+0xf000cb48>
    d35c:	9080004c 	andi	r2,r18,1
    d360:	103e8f1e 	bne	r2,zero,cda0 <__alt_data_end+0xf000cda0>
    d364:	d8802117 	ldw	r2,132(sp)
    d368:	003e9e06 	br	cde4 <__alt_data_end+0xf000cde4>
    d36c:	1025883a 	mov	r18,r2
    d370:	0039883a 	mov	fp,zero
    d374:	00800084 	movi	r2,2
    d378:	003fd306 	br	d2c8 <__alt_data_end+0xf000d2c8>
    d37c:	07000b44 	movi	fp,45
    d380:	df002785 	stb	fp,158(sp)
    d384:	003a4006 	br	bc88 <__alt_data_end+0xf000bc88>
    d388:	00c00b44 	movi	r3,45
    d38c:	d8c02785 	stb	r3,158(sp)
    d390:	d8802a15 	stw	r2,168(sp)
    d394:	dc802b17 	ldw	r18,172(sp)
    d398:	d8002915 	stw	zero,164(sp)
    d39c:	07000b44 	movi	fp,45
    d3a0:	003a8006 	br	bda4 <__alt_data_end+0xf000bda4>
    d3a4:	04020034 	movhi	r16,2048
    d3a8:	8400e704 	addi	r16,r16,924
    d3ac:	003f4706 	br	d0cc <__alt_data_end+0xf000d0cc>
    d3b0:	d8c02d17 	ldw	r3,180(sp)
    d3b4:	d9002f17 	ldw	r4,188(sp)
    d3b8:	18800017 	ldw	r2,0(r3)
    d3bc:	18c00104 	addi	r3,r3,4
    d3c0:	d8c02d15 	stw	r3,180(sp)
    d3c4:	11000015 	stw	r4,0(r2)
    d3c8:	0038dd06 	br	b740 <__alt_data_end+0xf000b740>
    d3cc:	dd802617 	ldw	r22,152(sp)
    d3d0:	00bfff44 	movi	r2,-3
    d3d4:	b0801c16 	blt	r22,r2,d448 <___vfprintf_internal_r+0x1de8>
    d3d8:	d9402917 	ldw	r5,164(sp)
    d3dc:	2d801a16 	blt	r5,r22,d448 <___vfprintf_internal_r+0x1de8>
    d3e0:	dd803215 	stw	r22,200(sp)
    d3e4:	003e8906 	br	ce0c <__alt_data_end+0xf000ce0c>
    d3e8:	01020034 	movhi	r4,2048
    d3ec:	2100f484 	addi	r4,r4,978
    d3f0:	d9002b15 	stw	r4,172(sp)
    d3f4:	003c9106 	br	c63c <__alt_data_end+0xf000c63c>
    d3f8:	e005883a 	mov	r2,fp
    d3fc:	003e7906 	br	cde4 <__alt_data_end+0xf000cde4>
    d400:	d9402917 	ldw	r5,164(sp)
    d404:	df002783 	ldbu	fp,158(sp)
    d408:	dcc02d15 	stw	r19,180(sp)
    d40c:	d9402a15 	stw	r5,168(sp)
    d410:	d9402e15 	stw	r5,184(sp)
    d414:	d8002915 	stw	zero,164(sp)
    d418:	d8003215 	stw	zero,200(sp)
    d41c:	003a5d06 	br	bd94 <__alt_data_end+0xf000bd94>
    d420:	9080004c 	andi	r2,r18,1
    d424:	0039883a 	mov	fp,zero
    d428:	10000426 	beq	r2,zero,d43c <___vfprintf_internal_r+0x1ddc>
    d42c:	00800c04 	movi	r2,48
    d430:	dc001dc4 	addi	r16,sp,119
    d434:	d8801dc5 	stb	r2,119(sp)
    d438:	003b8006 	br	c23c <__alt_data_end+0xf000c23c>
    d43c:	d8002e15 	stw	zero,184(sp)
    d440:	dc001e04 	addi	r16,sp,120
    d444:	003a4d06 	br	bd7c <__alt_data_end+0xf000bd7c>
    d448:	8c7fff84 	addi	r17,r17,-2
    d44c:	b5bfffc4 	addi	r22,r22,-1
    d450:	dd802615 	stw	r22,152(sp)
    d454:	dc4022c5 	stb	r17,139(sp)
    d458:	b000bf16 	blt	r22,zero,d758 <___vfprintf_internal_r+0x20f8>
    d45c:	00800ac4 	movi	r2,43
    d460:	d8802305 	stb	r2,140(sp)
    d464:	00800244 	movi	r2,9
    d468:	15807016 	blt	r2,r22,d62c <___vfprintf_internal_r+0x1fcc>
    d46c:	00800c04 	movi	r2,48
    d470:	b5800c04 	addi	r22,r22,48
    d474:	d8802345 	stb	r2,141(sp)
    d478:	dd802385 	stb	r22,142(sp)
    d47c:	d88023c4 	addi	r2,sp,143
    d480:	df0022c4 	addi	fp,sp,139
    d484:	d8c03317 	ldw	r3,204(sp)
    d488:	1739c83a 	sub	fp,r2,fp
    d48c:	d9003317 	ldw	r4,204(sp)
    d490:	e0c7883a 	add	r3,fp,r3
    d494:	df003a15 	stw	fp,232(sp)
    d498:	d8c02e15 	stw	r3,184(sp)
    d49c:	00800044 	movi	r2,1
    d4a0:	1100b30e 	bge	r2,r4,d770 <___vfprintf_internal_r+0x2110>
    d4a4:	d8c02e17 	ldw	r3,184(sp)
    d4a8:	18c00044 	addi	r3,r3,1
    d4ac:	d8c02e15 	stw	r3,184(sp)
    d4b0:	1805883a 	mov	r2,r3
    d4b4:	1800ac16 	blt	r3,zero,d768 <___vfprintf_internal_r+0x2108>
    d4b8:	d8003215 	stw	zero,200(sp)
    d4bc:	003e5d06 	br	ce34 <__alt_data_end+0xf000ce34>
    d4c0:	d9002c17 	ldw	r4,176(sp)
    d4c4:	d9801e04 	addi	r6,sp,120
    d4c8:	b80b883a 	mov	r5,r23
    d4cc:	00115040 	call	11504 <__sprint_r>
    d4d0:	1039651e 	bne	r2,zero,ba68 <__alt_data_end+0xf000ba68>
    d4d4:	dc402617 	ldw	r17,152(sp)
    d4d8:	d8c02017 	ldw	r3,128(sp)
    d4dc:	d8801f17 	ldw	r2,124(sp)
    d4e0:	da000404 	addi	r8,sp,16
    d4e4:	003ed606 	br	d040 <__alt_data_end+0xf000d040>
    d4e8:	582b883a 	mov	r21,r11
    d4ec:	d8002915 	stw	zero,164(sp)
    d4f0:	0038bd06 	br	b7e8 <__alt_data_end+0xf000b7e8>
    d4f4:	d8802917 	ldw	r2,164(sp)
    d4f8:	103e071e 	bne	r2,zero,cd18 <__alt_data_end+0xf000cd18>
    d4fc:	dc002915 	stw	r16,164(sp)
    d500:	003e0506 	br	cd18 <__alt_data_end+0xf000cd18>
    d504:	d9002917 	ldw	r4,164(sp)
    d508:	20c00044 	addi	r3,r4,1
    d50c:	003e0f06 	br	cd4c <__alt_data_end+0xf000cd4c>
    d510:	01400184 	movi	r5,6
    d514:	d9402915 	stw	r5,164(sp)
    d518:	003dff06 	br	cd18 <__alt_data_end+0xf000cd18>
    d51c:	d8802104 	addi	r2,sp,132
    d520:	d8800315 	stw	r2,12(sp)
    d524:	d8802504 	addi	r2,sp,148
    d528:	d8800215 	stw	r2,8(sp)
    d52c:	d8802604 	addi	r2,sp,152
    d530:	d8800115 	stw	r2,4(sp)
    d534:	d8802917 	ldw	r2,164(sp)
    d538:	d9403617 	ldw	r5,216(sp)
    d53c:	d9002c17 	ldw	r4,176(sp)
    d540:	d8800015 	stw	r2,0(sp)
    d544:	01c000c4 	movi	r7,3
    d548:	980d883a 	mov	r6,r19
    d54c:	da003d15 	stw	r8,244(sp)
    d550:	000dd380 	call	dd38 <_dtoa_r>
    d554:	d8c02917 	ldw	r3,164(sp)
    d558:	da003d17 	ldw	r8,244(sp)
    d55c:	1021883a 	mov	r16,r2
    d560:	10f9883a 	add	fp,r2,r3
    d564:	81000007 	ldb	r4,0(r16)
    d568:	00800c04 	movi	r2,48
    d56c:	20805e26 	beq	r4,r2,d6e8 <___vfprintf_internal_r+0x2088>
    d570:	d8c02617 	ldw	r3,152(sp)
    d574:	e0f9883a 	add	fp,fp,r3
    d578:	003e0a06 	br	cda4 <__alt_data_end+0xf000cda4>
    d57c:	00c00b44 	movi	r3,45
    d580:	24e0003c 	xorhi	r19,r4,32768
    d584:	d8c02a05 	stb	r3,168(sp)
    d588:	003de906 	br	cd30 <__alt_data_end+0xf000cd30>
    d58c:	d8c03217 	ldw	r3,200(sp)
    d590:	00c07a0e 	bge	zero,r3,d77c <___vfprintf_internal_r+0x211c>
    d594:	00800044 	movi	r2,1
    d598:	d9003317 	ldw	r4,204(sp)
    d59c:	1105883a 	add	r2,r2,r4
    d5a0:	d8802e15 	stw	r2,184(sp)
    d5a4:	10004e16 	blt	r2,zero,d6e0 <___vfprintf_internal_r+0x2080>
    d5a8:	044019c4 	movi	r17,103
    d5ac:	003e2106 	br	ce34 <__alt_data_end+0xf000ce34>
    d5b0:	d9002917 	ldw	r4,164(sp)
    d5b4:	d8802104 	addi	r2,sp,132
    d5b8:	d8800315 	stw	r2,12(sp)
    d5bc:	d9000015 	stw	r4,0(sp)
    d5c0:	d8802504 	addi	r2,sp,148
    d5c4:	d9403617 	ldw	r5,216(sp)
    d5c8:	d9002c17 	ldw	r4,176(sp)
    d5cc:	d8800215 	stw	r2,8(sp)
    d5d0:	d8802604 	addi	r2,sp,152
    d5d4:	d8800115 	stw	r2,4(sp)
    d5d8:	01c000c4 	movi	r7,3
    d5dc:	980d883a 	mov	r6,r19
    d5e0:	da003d15 	stw	r8,244(sp)
    d5e4:	000dd380 	call	dd38 <_dtoa_r>
    d5e8:	d8c02917 	ldw	r3,164(sp)
    d5ec:	da003d17 	ldw	r8,244(sp)
    d5f0:	1021883a 	mov	r16,r2
    d5f4:	00801184 	movi	r2,70
    d5f8:	80f9883a 	add	fp,r16,r3
    d5fc:	88bfd926 	beq	r17,r2,d564 <__alt_data_end+0xf000d564>
    d600:	003de806 	br	cda4 <__alt_data_end+0xf000cda4>
    d604:	d9002917 	ldw	r4,164(sp)
    d608:	00c04d0e 	bge	zero,r3,d740 <___vfprintf_internal_r+0x20e0>
    d60c:	2000441e 	bne	r4,zero,d720 <___vfprintf_internal_r+0x20c0>
    d610:	9480004c 	andi	r18,r18,1
    d614:	9000421e 	bne	r18,zero,d720 <___vfprintf_internal_r+0x20c0>
    d618:	1805883a 	mov	r2,r3
    d61c:	18007016 	blt	r3,zero,d7e0 <___vfprintf_internal_r+0x2180>
    d620:	d8c03217 	ldw	r3,200(sp)
    d624:	d8c02e15 	stw	r3,184(sp)
    d628:	003e0206 	br	ce34 <__alt_data_end+0xf000ce34>
    d62c:	df0022c4 	addi	fp,sp,139
    d630:	dc002915 	stw	r16,164(sp)
    d634:	4027883a 	mov	r19,r8
    d638:	e021883a 	mov	r16,fp
    d63c:	b009883a 	mov	r4,r22
    d640:	01400284 	movi	r5,10
    d644:	0008e880 	call	8e88 <__modsi3>
    d648:	10800c04 	addi	r2,r2,48
    d64c:	843fffc4 	addi	r16,r16,-1
    d650:	b009883a 	mov	r4,r22
    d654:	01400284 	movi	r5,10
    d658:	80800005 	stb	r2,0(r16)
    d65c:	0008e040 	call	8e04 <__divsi3>
    d660:	102d883a 	mov	r22,r2
    d664:	00800244 	movi	r2,9
    d668:	15bff416 	blt	r2,r22,d63c <__alt_data_end+0xf000d63c>
    d66c:	9811883a 	mov	r8,r19
    d670:	b0800c04 	addi	r2,r22,48
    d674:	8027883a 	mov	r19,r16
    d678:	997fffc4 	addi	r5,r19,-1
    d67c:	98bfffc5 	stb	r2,-1(r19)
    d680:	dc002917 	ldw	r16,164(sp)
    d684:	2f006a2e 	bgeu	r5,fp,d830 <___vfprintf_internal_r+0x21d0>
    d688:	d9c02384 	addi	r7,sp,142
    d68c:	3ccfc83a 	sub	r7,r7,r19
    d690:	d9002344 	addi	r4,sp,141
    d694:	e1cf883a 	add	r7,fp,r7
    d698:	00000106 	br	d6a0 <___vfprintf_internal_r+0x2040>
    d69c:	28800003 	ldbu	r2,0(r5)
    d6a0:	20800005 	stb	r2,0(r4)
    d6a4:	21000044 	addi	r4,r4,1
    d6a8:	29400044 	addi	r5,r5,1
    d6ac:	393ffb1e 	bne	r7,r4,d69c <__alt_data_end+0xf000d69c>
    d6b0:	d8802304 	addi	r2,sp,140
    d6b4:	14c5c83a 	sub	r2,r2,r19
    d6b8:	d8c02344 	addi	r3,sp,141
    d6bc:	1885883a 	add	r2,r3,r2
    d6c0:	003f7006 	br	d484 <__alt_data_end+0xf000d484>
    d6c4:	0005883a 	mov	r2,zero
    d6c8:	003f0f06 	br	d308 <__alt_data_end+0xf000d308>
    d6cc:	d8c03217 	ldw	r3,200(sp)
    d6d0:	18c00044 	addi	r3,r3,1
    d6d4:	d8c02e15 	stw	r3,184(sp)
    d6d8:	1805883a 	mov	r2,r3
    d6dc:	183fb20e 	bge	r3,zero,d5a8 <__alt_data_end+0xf000d5a8>
    d6e0:	0005883a 	mov	r2,zero
    d6e4:	003fb006 	br	d5a8 <__alt_data_end+0xf000d5a8>
    d6e8:	d9003617 	ldw	r4,216(sp)
    d6ec:	000d883a 	mov	r6,zero
    d6f0:	000f883a 	mov	r7,zero
    d6f4:	980b883a 	mov	r5,r19
    d6f8:	d8c03c15 	stw	r3,240(sp)
    d6fc:	da003d15 	stw	r8,244(sp)
    d700:	0013b0c0 	call	13b0c <__eqdf2>
    d704:	d8c03c17 	ldw	r3,240(sp)
    d708:	da003d17 	ldw	r8,244(sp)
    d70c:	103f9826 	beq	r2,zero,d570 <__alt_data_end+0xf000d570>
    d710:	00800044 	movi	r2,1
    d714:	10c7c83a 	sub	r3,r2,r3
    d718:	d8c02615 	stw	r3,152(sp)
    d71c:	003f9506 	br	d574 <__alt_data_end+0xf000d574>
    d720:	d9002917 	ldw	r4,164(sp)
    d724:	d8c03217 	ldw	r3,200(sp)
    d728:	20800044 	addi	r2,r4,1
    d72c:	1885883a 	add	r2,r3,r2
    d730:	d8802e15 	stw	r2,184(sp)
    d734:	103dbf0e 	bge	r2,zero,ce34 <__alt_data_end+0xf000ce34>
    d738:	0005883a 	mov	r2,zero
    d73c:	003dbd06 	br	ce34 <__alt_data_end+0xf000ce34>
    d740:	2000211e 	bne	r4,zero,d7c8 <___vfprintf_internal_r+0x2168>
    d744:	9480004c 	andi	r18,r18,1
    d748:	90001f1e 	bne	r18,zero,d7c8 <___vfprintf_internal_r+0x2168>
    d74c:	00800044 	movi	r2,1
    d750:	d8802e15 	stw	r2,184(sp)
    d754:	003db706 	br	ce34 <__alt_data_end+0xf000ce34>
    d758:	00800b44 	movi	r2,45
    d75c:	05adc83a 	sub	r22,zero,r22
    d760:	d8802305 	stb	r2,140(sp)
    d764:	003f3f06 	br	d464 <__alt_data_end+0xf000d464>
    d768:	0005883a 	mov	r2,zero
    d76c:	003f5206 	br	d4b8 <__alt_data_end+0xf000d4b8>
    d770:	90a4703a 	and	r18,r18,r2
    d774:	903f4e26 	beq	r18,zero,d4b0 <__alt_data_end+0xf000d4b0>
    d778:	003f4a06 	br	d4a4 <__alt_data_end+0xf000d4a4>
    d77c:	00800084 	movi	r2,2
    d780:	10c5c83a 	sub	r2,r2,r3
    d784:	003f8406 	br	d598 <__alt_data_end+0xf000d598>
    d788:	d8802d17 	ldw	r2,180(sp)
    d78c:	d9002d17 	ldw	r4,180(sp)
    d790:	ac400043 	ldbu	r17,1(r21)
    d794:	10800017 	ldw	r2,0(r2)
    d798:	582b883a 	mov	r21,r11
    d79c:	d8802915 	stw	r2,164(sp)
    d7a0:	20800104 	addi	r2,r4,4
    d7a4:	d9002917 	ldw	r4,164(sp)
    d7a8:	d8802d15 	stw	r2,180(sp)
    d7ac:	203e7a0e 	bge	r4,zero,d198 <__alt_data_end+0xf000d198>
    d7b0:	8c403fcc 	andi	r17,r17,255
    d7b4:	00bfffc4 	movi	r2,-1
    d7b8:	8c40201c 	xori	r17,r17,128
    d7bc:	d8802915 	stw	r2,164(sp)
    d7c0:	8c7fe004 	addi	r17,r17,-128
    d7c4:	00380706 	br	b7e4 <__alt_data_end+0xf000b7e4>
    d7c8:	d8c02917 	ldw	r3,164(sp)
    d7cc:	18c00084 	addi	r3,r3,2
    d7d0:	d8c02e15 	stw	r3,184(sp)
    d7d4:	1805883a 	mov	r2,r3
    d7d8:	183d960e 	bge	r3,zero,ce34 <__alt_data_end+0xf000ce34>
    d7dc:	003fd606 	br	d738 <__alt_data_end+0xf000d738>
    d7e0:	0005883a 	mov	r2,zero
    d7e4:	003f8e06 	br	d620 <__alt_data_end+0xf000d620>
    d7e8:	9080004c 	andi	r2,r18,1
    d7ec:	103f811e 	bne	r2,zero,d5f4 <__alt_data_end+0xf000d5f4>
    d7f0:	d8802117 	ldw	r2,132(sp)
    d7f4:	1405c83a 	sub	r2,r2,r16
    d7f8:	d8803315 	stw	r2,204(sp)
    d7fc:	b47ef326 	beq	r22,r17,d3cc <__alt_data_end+0xf000d3cc>
    d800:	dd802617 	ldw	r22,152(sp)
    d804:	003f1106 	br	d44c <__alt_data_end+0xf000d44c>
    d808:	d9c02785 	stb	r7,158(sp)
    d80c:	00390406 	br	bc20 <__alt_data_end+0xf000bc20>
    d810:	d9c02785 	stb	r7,158(sp)
    d814:	0038d306 	br	bb64 <__alt_data_end+0xf000bb64>
    d818:	d9c02785 	stb	r7,158(sp)
    d81c:	003a6106 	br	c1a4 <__alt_data_end+0xf000c1a4>
    d820:	d9c02785 	stb	r7,158(sp)
    d824:	003af806 	br	c408 <__alt_data_end+0xf000c408>
    d828:	0005883a 	mov	r2,zero
    d82c:	003d7e06 	br	ce28 <__alt_data_end+0xf000ce28>
    d830:	d8802344 	addi	r2,sp,141
    d834:	003f1306 	br	d484 <__alt_data_end+0xf000d484>
    d838:	d9c02785 	stb	r7,158(sp)
    d83c:	00392306 	br	bccc <__alt_data_end+0xf000bccc>
    d840:	d9c02785 	stb	r7,158(sp)
    d844:	003aa906 	br	c2ec <__alt_data_end+0xf000c2ec>
    d848:	d9c02785 	stb	r7,158(sp)
    d84c:	003a3d06 	br	c144 <__alt_data_end+0xf000c144>
    d850:	d9c02785 	stb	r7,158(sp)
    d854:	003aca06 	br	c380 <__alt_data_end+0xf000c380>

0000d858 <__vfprintf_internal>:
    d858:	00820034 	movhi	r2,2048
    d85c:	1089c804 	addi	r2,r2,10016
    d860:	300f883a 	mov	r7,r6
    d864:	280d883a 	mov	r6,r5
    d868:	200b883a 	mov	r5,r4
    d86c:	11000017 	ldw	r4,0(r2)
    d870:	000b6601 	jmpi	b660 <___vfprintf_internal_r>

0000d874 <__sbprintf>:
    d874:	2880030b 	ldhu	r2,12(r5)
    d878:	2ac01917 	ldw	r11,100(r5)
    d87c:	2a80038b 	ldhu	r10,14(r5)
    d880:	2a400717 	ldw	r9,28(r5)
    d884:	2a000917 	ldw	r8,36(r5)
    d888:	defee204 	addi	sp,sp,-1144
    d88c:	00c10004 	movi	r3,1024
    d890:	dc011a15 	stw	r16,1128(sp)
    d894:	10bfff4c 	andi	r2,r2,65533
    d898:	2821883a 	mov	r16,r5
    d89c:	d8cb883a 	add	r5,sp,r3
    d8a0:	dc811c15 	stw	r18,1136(sp)
    d8a4:	dc411b15 	stw	r17,1132(sp)
    d8a8:	dfc11d15 	stw	ra,1140(sp)
    d8ac:	2025883a 	mov	r18,r4
    d8b0:	d881030d 	sth	r2,1036(sp)
    d8b4:	dac11915 	stw	r11,1124(sp)
    d8b8:	da81038d 	sth	r10,1038(sp)
    d8bc:	da410715 	stw	r9,1052(sp)
    d8c0:	da010915 	stw	r8,1060(sp)
    d8c4:	dec10015 	stw	sp,1024(sp)
    d8c8:	dec10415 	stw	sp,1040(sp)
    d8cc:	d8c10215 	stw	r3,1032(sp)
    d8d0:	d8c10515 	stw	r3,1044(sp)
    d8d4:	d8010615 	stw	zero,1048(sp)
    d8d8:	000b6600 	call	b660 <___vfprintf_internal_r>
    d8dc:	1023883a 	mov	r17,r2
    d8e0:	10000416 	blt	r2,zero,d8f4 <__sbprintf+0x80>
    d8e4:	d9410004 	addi	r5,sp,1024
    d8e8:	9009883a 	mov	r4,r18
    d8ec:	00092d80 	call	92d8 <_fflush_r>
    d8f0:	10000d1e 	bne	r2,zero,d928 <__sbprintf+0xb4>
    d8f4:	d881030b 	ldhu	r2,1036(sp)
    d8f8:	1080100c 	andi	r2,r2,64
    d8fc:	10000326 	beq	r2,zero,d90c <__sbprintf+0x98>
    d900:	8080030b 	ldhu	r2,12(r16)
    d904:	10801014 	ori	r2,r2,64
    d908:	8080030d 	sth	r2,12(r16)
    d90c:	8805883a 	mov	r2,r17
    d910:	dfc11d17 	ldw	ra,1140(sp)
    d914:	dc811c17 	ldw	r18,1136(sp)
    d918:	dc411b17 	ldw	r17,1132(sp)
    d91c:	dc011a17 	ldw	r16,1128(sp)
    d920:	dec11e04 	addi	sp,sp,1144
    d924:	f800283a 	ret
    d928:	047fffc4 	movi	r17,-1
    d92c:	003ff106 	br	d8f4 <__alt_data_end+0xf000d8f4>

0000d930 <_write_r>:
    d930:	defffd04 	addi	sp,sp,-12
    d934:	2805883a 	mov	r2,r5
    d938:	dc000015 	stw	r16,0(sp)
    d93c:	04020034 	movhi	r16,2048
    d940:	dc400115 	stw	r17,4(sp)
    d944:	300b883a 	mov	r5,r6
    d948:	840a0d04 	addi	r16,r16,10292
    d94c:	2023883a 	mov	r17,r4
    d950:	380d883a 	mov	r6,r7
    d954:	1009883a 	mov	r4,r2
    d958:	dfc00215 	stw	ra,8(sp)
    d95c:	80000015 	stw	zero,0(r16)
    d960:	00145f00 	call	145f0 <write>
    d964:	00ffffc4 	movi	r3,-1
    d968:	10c00526 	beq	r2,r3,d980 <_write_r+0x50>
    d96c:	dfc00217 	ldw	ra,8(sp)
    d970:	dc400117 	ldw	r17,4(sp)
    d974:	dc000017 	ldw	r16,0(sp)
    d978:	dec00304 	addi	sp,sp,12
    d97c:	f800283a 	ret
    d980:	80c00017 	ldw	r3,0(r16)
    d984:	183ff926 	beq	r3,zero,d96c <__alt_data_end+0xf000d96c>
    d988:	88c00015 	stw	r3,0(r17)
    d98c:	003ff706 	br	d96c <__alt_data_end+0xf000d96c>

0000d990 <__swsetup_r>:
    d990:	00820034 	movhi	r2,2048
    d994:	defffd04 	addi	sp,sp,-12
    d998:	1089c804 	addi	r2,r2,10016
    d99c:	dc400115 	stw	r17,4(sp)
    d9a0:	2023883a 	mov	r17,r4
    d9a4:	11000017 	ldw	r4,0(r2)
    d9a8:	dc000015 	stw	r16,0(sp)
    d9ac:	dfc00215 	stw	ra,8(sp)
    d9b0:	2821883a 	mov	r16,r5
    d9b4:	20000226 	beq	r4,zero,d9c0 <__swsetup_r+0x30>
    d9b8:	20800e17 	ldw	r2,56(r4)
    d9bc:	10003126 	beq	r2,zero,da84 <__swsetup_r+0xf4>
    d9c0:	8080030b 	ldhu	r2,12(r16)
    d9c4:	10c0020c 	andi	r3,r2,8
    d9c8:	1009883a 	mov	r4,r2
    d9cc:	18000f26 	beq	r3,zero,da0c <__swsetup_r+0x7c>
    d9d0:	80c00417 	ldw	r3,16(r16)
    d9d4:	18001526 	beq	r3,zero,da2c <__swsetup_r+0x9c>
    d9d8:	1100004c 	andi	r4,r2,1
    d9dc:	20001c1e 	bne	r4,zero,da50 <__swsetup_r+0xc0>
    d9e0:	1080008c 	andi	r2,r2,2
    d9e4:	1000291e 	bne	r2,zero,da8c <__swsetup_r+0xfc>
    d9e8:	80800517 	ldw	r2,20(r16)
    d9ec:	80800215 	stw	r2,8(r16)
    d9f0:	18001c26 	beq	r3,zero,da64 <__swsetup_r+0xd4>
    d9f4:	0005883a 	mov	r2,zero
    d9f8:	dfc00217 	ldw	ra,8(sp)
    d9fc:	dc400117 	ldw	r17,4(sp)
    da00:	dc000017 	ldw	r16,0(sp)
    da04:	dec00304 	addi	sp,sp,12
    da08:	f800283a 	ret
    da0c:	2080040c 	andi	r2,r4,16
    da10:	10002e26 	beq	r2,zero,dacc <__swsetup_r+0x13c>
    da14:	2080010c 	andi	r2,r4,4
    da18:	10001e1e 	bne	r2,zero,da94 <__swsetup_r+0x104>
    da1c:	80c00417 	ldw	r3,16(r16)
    da20:	20800214 	ori	r2,r4,8
    da24:	8080030d 	sth	r2,12(r16)
    da28:	183feb1e 	bne	r3,zero,d9d8 <__alt_data_end+0xf000d9d8>
    da2c:	1100a00c 	andi	r4,r2,640
    da30:	01408004 	movi	r5,512
    da34:	217fe826 	beq	r4,r5,d9d8 <__alt_data_end+0xf000d9d8>
    da38:	800b883a 	mov	r5,r16
    da3c:	8809883a 	mov	r4,r17
    da40:	000a3f40 	call	a3f4 <__smakebuf_r>
    da44:	8080030b 	ldhu	r2,12(r16)
    da48:	80c00417 	ldw	r3,16(r16)
    da4c:	003fe206 	br	d9d8 <__alt_data_end+0xf000d9d8>
    da50:	80800517 	ldw	r2,20(r16)
    da54:	80000215 	stw	zero,8(r16)
    da58:	0085c83a 	sub	r2,zero,r2
    da5c:	80800615 	stw	r2,24(r16)
    da60:	183fe41e 	bne	r3,zero,d9f4 <__alt_data_end+0xf000d9f4>
    da64:	80c0030b 	ldhu	r3,12(r16)
    da68:	0005883a 	mov	r2,zero
    da6c:	1900200c 	andi	r4,r3,128
    da70:	203fe126 	beq	r4,zero,d9f8 <__alt_data_end+0xf000d9f8>
    da74:	18c01014 	ori	r3,r3,64
    da78:	80c0030d 	sth	r3,12(r16)
    da7c:	00bfffc4 	movi	r2,-1
    da80:	003fdd06 	br	d9f8 <__alt_data_end+0xf000d9f8>
    da84:	00096b40 	call	96b4 <__sinit>
    da88:	003fcd06 	br	d9c0 <__alt_data_end+0xf000d9c0>
    da8c:	0005883a 	mov	r2,zero
    da90:	003fd606 	br	d9ec <__alt_data_end+0xf000d9ec>
    da94:	81400c17 	ldw	r5,48(r16)
    da98:	28000626 	beq	r5,zero,dab4 <__swsetup_r+0x124>
    da9c:	80801004 	addi	r2,r16,64
    daa0:	28800326 	beq	r5,r2,dab0 <__swsetup_r+0x120>
    daa4:	8809883a 	mov	r4,r17
    daa8:	00099800 	call	9980 <_free_r>
    daac:	8100030b 	ldhu	r4,12(r16)
    dab0:	80000c15 	stw	zero,48(r16)
    dab4:	80c00417 	ldw	r3,16(r16)
    dab8:	00bff6c4 	movi	r2,-37
    dabc:	1108703a 	and	r4,r2,r4
    dac0:	80000115 	stw	zero,4(r16)
    dac4:	80c00015 	stw	r3,0(r16)
    dac8:	003fd506 	br	da20 <__alt_data_end+0xf000da20>
    dacc:	00800244 	movi	r2,9
    dad0:	88800015 	stw	r2,0(r17)
    dad4:	20801014 	ori	r2,r4,64
    dad8:	8080030d 	sth	r2,12(r16)
    dadc:	00bfffc4 	movi	r2,-1
    dae0:	003fc506 	br	d9f8 <__alt_data_end+0xf000d9f8>

0000dae4 <_close_r>:
    dae4:	defffd04 	addi	sp,sp,-12
    dae8:	dc000015 	stw	r16,0(sp)
    daec:	04020034 	movhi	r16,2048
    daf0:	dc400115 	stw	r17,4(sp)
    daf4:	840a0d04 	addi	r16,r16,10292
    daf8:	2023883a 	mov	r17,r4
    dafc:	2809883a 	mov	r4,r5
    db00:	dfc00215 	stw	ra,8(sp)
    db04:	80000015 	stw	zero,0(r16)
    db08:	0013c780 	call	13c78 <close>
    db0c:	00ffffc4 	movi	r3,-1
    db10:	10c00526 	beq	r2,r3,db28 <_close_r+0x44>
    db14:	dfc00217 	ldw	ra,8(sp)
    db18:	dc400117 	ldw	r17,4(sp)
    db1c:	dc000017 	ldw	r16,0(sp)
    db20:	dec00304 	addi	sp,sp,12
    db24:	f800283a 	ret
    db28:	80c00017 	ldw	r3,0(r16)
    db2c:	183ff926 	beq	r3,zero,db14 <__alt_data_end+0xf000db14>
    db30:	88c00015 	stw	r3,0(r17)
    db34:	003ff706 	br	db14 <__alt_data_end+0xf000db14>

0000db38 <quorem>:
    db38:	defff704 	addi	sp,sp,-36
    db3c:	dc800215 	stw	r18,8(sp)
    db40:	20800417 	ldw	r2,16(r4)
    db44:	2c800417 	ldw	r18,16(r5)
    db48:	dfc00815 	stw	ra,32(sp)
    db4c:	ddc00715 	stw	r23,28(sp)
    db50:	dd800615 	stw	r22,24(sp)
    db54:	dd400515 	stw	r21,20(sp)
    db58:	dd000415 	stw	r20,16(sp)
    db5c:	dcc00315 	stw	r19,12(sp)
    db60:	dc400115 	stw	r17,4(sp)
    db64:	dc000015 	stw	r16,0(sp)
    db68:	14807116 	blt	r2,r18,dd30 <quorem+0x1f8>
    db6c:	94bfffc4 	addi	r18,r18,-1
    db70:	94ad883a 	add	r22,r18,r18
    db74:	b5ad883a 	add	r22,r22,r22
    db78:	2c400504 	addi	r17,r5,20
    db7c:	8da9883a 	add	r20,r17,r22
    db80:	25400504 	addi	r21,r4,20
    db84:	282f883a 	mov	r23,r5
    db88:	adad883a 	add	r22,r21,r22
    db8c:	a1400017 	ldw	r5,0(r20)
    db90:	2021883a 	mov	r16,r4
    db94:	b1000017 	ldw	r4,0(r22)
    db98:	29400044 	addi	r5,r5,1
    db9c:	0008efc0 	call	8efc <__udivsi3>
    dba0:	1027883a 	mov	r19,r2
    dba4:	10002c26 	beq	r2,zero,dc58 <quorem+0x120>
    dba8:	a813883a 	mov	r9,r21
    dbac:	880b883a 	mov	r5,r17
    dbb0:	0009883a 	mov	r4,zero
    dbb4:	000d883a 	mov	r6,zero
    dbb8:	2a000017 	ldw	r8,0(r5)
    dbbc:	49c00017 	ldw	r7,0(r9)
    dbc0:	29400104 	addi	r5,r5,4
    dbc4:	40bfffcc 	andi	r2,r8,65535
    dbc8:	14c5383a 	mul	r2,r2,r19
    dbcc:	4010d43a 	srli	r8,r8,16
    dbd0:	38ffffcc 	andi	r3,r7,65535
    dbd4:	1105883a 	add	r2,r2,r4
    dbd8:	1008d43a 	srli	r4,r2,16
    dbdc:	44d1383a 	mul	r8,r8,r19
    dbe0:	198d883a 	add	r6,r3,r6
    dbe4:	10ffffcc 	andi	r3,r2,65535
    dbe8:	30c7c83a 	sub	r3,r6,r3
    dbec:	380ed43a 	srli	r7,r7,16
    dbf0:	4105883a 	add	r2,r8,r4
    dbf4:	180dd43a 	srai	r6,r3,16
    dbf8:	113fffcc 	andi	r4,r2,65535
    dbfc:	390fc83a 	sub	r7,r7,r4
    dc00:	398d883a 	add	r6,r7,r6
    dc04:	300e943a 	slli	r7,r6,16
    dc08:	18ffffcc 	andi	r3,r3,65535
    dc0c:	1008d43a 	srli	r4,r2,16
    dc10:	38ceb03a 	or	r7,r7,r3
    dc14:	49c00015 	stw	r7,0(r9)
    dc18:	300dd43a 	srai	r6,r6,16
    dc1c:	4a400104 	addi	r9,r9,4
    dc20:	a17fe52e 	bgeu	r20,r5,dbb8 <__alt_data_end+0xf000dbb8>
    dc24:	b0800017 	ldw	r2,0(r22)
    dc28:	10000b1e 	bne	r2,zero,dc58 <quorem+0x120>
    dc2c:	b0bfff04 	addi	r2,r22,-4
    dc30:	a880082e 	bgeu	r21,r2,dc54 <quorem+0x11c>
    dc34:	b0ffff17 	ldw	r3,-4(r22)
    dc38:	18000326 	beq	r3,zero,dc48 <quorem+0x110>
    dc3c:	00000506 	br	dc54 <quorem+0x11c>
    dc40:	10c00017 	ldw	r3,0(r2)
    dc44:	1800031e 	bne	r3,zero,dc54 <quorem+0x11c>
    dc48:	10bfff04 	addi	r2,r2,-4
    dc4c:	94bfffc4 	addi	r18,r18,-1
    dc50:	a8bffb36 	bltu	r21,r2,dc40 <__alt_data_end+0xf000dc40>
    dc54:	84800415 	stw	r18,16(r16)
    dc58:	b80b883a 	mov	r5,r23
    dc5c:	8009883a 	mov	r4,r16
    dc60:	00105c00 	call	105c0 <__mcmp>
    dc64:	10002616 	blt	r2,zero,dd00 <quorem+0x1c8>
    dc68:	9cc00044 	addi	r19,r19,1
    dc6c:	a805883a 	mov	r2,r21
    dc70:	000b883a 	mov	r5,zero
    dc74:	11000017 	ldw	r4,0(r2)
    dc78:	89800017 	ldw	r6,0(r17)
    dc7c:	10800104 	addi	r2,r2,4
    dc80:	20ffffcc 	andi	r3,r4,65535
    dc84:	194b883a 	add	r5,r3,r5
    dc88:	30ffffcc 	andi	r3,r6,65535
    dc8c:	28c7c83a 	sub	r3,r5,r3
    dc90:	300cd43a 	srli	r6,r6,16
    dc94:	2008d43a 	srli	r4,r4,16
    dc98:	180bd43a 	srai	r5,r3,16
    dc9c:	18ffffcc 	andi	r3,r3,65535
    dca0:	2189c83a 	sub	r4,r4,r6
    dca4:	2149883a 	add	r4,r4,r5
    dca8:	200c943a 	slli	r6,r4,16
    dcac:	8c400104 	addi	r17,r17,4
    dcb0:	200bd43a 	srai	r5,r4,16
    dcb4:	30c6b03a 	or	r3,r6,r3
    dcb8:	10ffff15 	stw	r3,-4(r2)
    dcbc:	a47fed2e 	bgeu	r20,r17,dc74 <__alt_data_end+0xf000dc74>
    dcc0:	9485883a 	add	r2,r18,r18
    dcc4:	1085883a 	add	r2,r2,r2
    dcc8:	a887883a 	add	r3,r21,r2
    dccc:	18800017 	ldw	r2,0(r3)
    dcd0:	10000b1e 	bne	r2,zero,dd00 <quorem+0x1c8>
    dcd4:	18bfff04 	addi	r2,r3,-4
    dcd8:	a880082e 	bgeu	r21,r2,dcfc <quorem+0x1c4>
    dcdc:	18ffff17 	ldw	r3,-4(r3)
    dce0:	18000326 	beq	r3,zero,dcf0 <quorem+0x1b8>
    dce4:	00000506 	br	dcfc <quorem+0x1c4>
    dce8:	10c00017 	ldw	r3,0(r2)
    dcec:	1800031e 	bne	r3,zero,dcfc <quorem+0x1c4>
    dcf0:	10bfff04 	addi	r2,r2,-4
    dcf4:	94bfffc4 	addi	r18,r18,-1
    dcf8:	a8bffb36 	bltu	r21,r2,dce8 <__alt_data_end+0xf000dce8>
    dcfc:	84800415 	stw	r18,16(r16)
    dd00:	9805883a 	mov	r2,r19
    dd04:	dfc00817 	ldw	ra,32(sp)
    dd08:	ddc00717 	ldw	r23,28(sp)
    dd0c:	dd800617 	ldw	r22,24(sp)
    dd10:	dd400517 	ldw	r21,20(sp)
    dd14:	dd000417 	ldw	r20,16(sp)
    dd18:	dcc00317 	ldw	r19,12(sp)
    dd1c:	dc800217 	ldw	r18,8(sp)
    dd20:	dc400117 	ldw	r17,4(sp)
    dd24:	dc000017 	ldw	r16,0(sp)
    dd28:	dec00904 	addi	sp,sp,36
    dd2c:	f800283a 	ret
    dd30:	0005883a 	mov	r2,zero
    dd34:	003ff306 	br	dd04 <__alt_data_end+0xf000dd04>

0000dd38 <_dtoa_r>:
    dd38:	20801017 	ldw	r2,64(r4)
    dd3c:	deffde04 	addi	sp,sp,-136
    dd40:	df002015 	stw	fp,128(sp)
    dd44:	dcc01b15 	stw	r19,108(sp)
    dd48:	dc801a15 	stw	r18,104(sp)
    dd4c:	dc401915 	stw	r17,100(sp)
    dd50:	dc001815 	stw	r16,96(sp)
    dd54:	dfc02115 	stw	ra,132(sp)
    dd58:	ddc01f15 	stw	r23,124(sp)
    dd5c:	dd801e15 	stw	r22,120(sp)
    dd60:	dd401d15 	stw	r21,116(sp)
    dd64:	dd001c15 	stw	r20,112(sp)
    dd68:	d9c00315 	stw	r7,12(sp)
    dd6c:	2039883a 	mov	fp,r4
    dd70:	3023883a 	mov	r17,r6
    dd74:	2825883a 	mov	r18,r5
    dd78:	dc002417 	ldw	r16,144(sp)
    dd7c:	3027883a 	mov	r19,r6
    dd80:	10000826 	beq	r2,zero,dda4 <_dtoa_r+0x6c>
    dd84:	21801117 	ldw	r6,68(r4)
    dd88:	00c00044 	movi	r3,1
    dd8c:	100b883a 	mov	r5,r2
    dd90:	1986983a 	sll	r3,r3,r6
    dd94:	11800115 	stw	r6,4(r2)
    dd98:	10c00215 	stw	r3,8(r2)
    dd9c:	000fda00 	call	fda0 <_Bfree>
    dda0:	e0001015 	stw	zero,64(fp)
    dda4:	88002e16 	blt	r17,zero,de60 <_dtoa_r+0x128>
    dda8:	80000015 	stw	zero,0(r16)
    ddac:	889ffc2c 	andhi	r2,r17,32752
    ddb0:	00dffc34 	movhi	r3,32752
    ddb4:	10c01c26 	beq	r2,r3,de28 <_dtoa_r+0xf0>
    ddb8:	000d883a 	mov	r6,zero
    ddbc:	000f883a 	mov	r7,zero
    ddc0:	9009883a 	mov	r4,r18
    ddc4:	980b883a 	mov	r5,r19
    ddc8:	0013b0c0 	call	13b0c <__eqdf2>
    ddcc:	10002b1e 	bne	r2,zero,de7c <_dtoa_r+0x144>
    ddd0:	d9c02317 	ldw	r7,140(sp)
    ddd4:	00800044 	movi	r2,1
    ddd8:	38800015 	stw	r2,0(r7)
    dddc:	d8802517 	ldw	r2,148(sp)
    dde0:	10019e26 	beq	r2,zero,e45c <_dtoa_r+0x724>
    dde4:	d8c02517 	ldw	r3,148(sp)
    dde8:	00820034 	movhi	r2,2048
    ddec:	1080f444 	addi	r2,r2,977
    ddf0:	18800015 	stw	r2,0(r3)
    ddf4:	10bfffc4 	addi	r2,r2,-1
    ddf8:	dfc02117 	ldw	ra,132(sp)
    ddfc:	df002017 	ldw	fp,128(sp)
    de00:	ddc01f17 	ldw	r23,124(sp)
    de04:	dd801e17 	ldw	r22,120(sp)
    de08:	dd401d17 	ldw	r21,116(sp)
    de0c:	dd001c17 	ldw	r20,112(sp)
    de10:	dcc01b17 	ldw	r19,108(sp)
    de14:	dc801a17 	ldw	r18,104(sp)
    de18:	dc401917 	ldw	r17,100(sp)
    de1c:	dc001817 	ldw	r16,96(sp)
    de20:	dec02204 	addi	sp,sp,136
    de24:	f800283a 	ret
    de28:	d8c02317 	ldw	r3,140(sp)
    de2c:	0089c3c4 	movi	r2,9999
    de30:	18800015 	stw	r2,0(r3)
    de34:	90017726 	beq	r18,zero,e414 <_dtoa_r+0x6dc>
    de38:	00820034 	movhi	r2,2048
    de3c:	10810004 	addi	r2,r2,1024
    de40:	d9002517 	ldw	r4,148(sp)
    de44:	203fec26 	beq	r4,zero,ddf8 <__alt_data_end+0xf000ddf8>
    de48:	10c000c7 	ldb	r3,3(r2)
    de4c:	1801781e 	bne	r3,zero,e430 <_dtoa_r+0x6f8>
    de50:	10c000c4 	addi	r3,r2,3
    de54:	d9802517 	ldw	r6,148(sp)
    de58:	30c00015 	stw	r3,0(r6)
    de5c:	003fe606 	br	ddf8 <__alt_data_end+0xf000ddf8>
    de60:	04e00034 	movhi	r19,32768
    de64:	9cffffc4 	addi	r19,r19,-1
    de68:	00800044 	movi	r2,1
    de6c:	8ce6703a 	and	r19,r17,r19
    de70:	80800015 	stw	r2,0(r16)
    de74:	9823883a 	mov	r17,r19
    de78:	003fcc06 	br	ddac <__alt_data_end+0xf000ddac>
    de7c:	d8800204 	addi	r2,sp,8
    de80:	d8800015 	stw	r2,0(sp)
    de84:	d9c00104 	addi	r7,sp,4
    de88:	900b883a 	mov	r5,r18
    de8c:	980d883a 	mov	r6,r19
    de90:	e009883a 	mov	r4,fp
    de94:	8820d53a 	srli	r16,r17,20
    de98:	001098c0 	call	1098c <__d2b>
    de9c:	d8800915 	stw	r2,36(sp)
    dea0:	8001651e 	bne	r16,zero,e438 <_dtoa_r+0x700>
    dea4:	dd800217 	ldw	r22,8(sp)
    dea8:	dc000117 	ldw	r16,4(sp)
    deac:	00800804 	movi	r2,32
    deb0:	b421883a 	add	r16,r22,r16
    deb4:	80c10c84 	addi	r3,r16,1074
    deb8:	10c2d10e 	bge	r2,r3,ea00 <_dtoa_r+0xcc8>
    debc:	00801004 	movi	r2,64
    dec0:	81010484 	addi	r4,r16,1042
    dec4:	10c7c83a 	sub	r3,r2,r3
    dec8:	9108d83a 	srl	r4,r18,r4
    decc:	88e2983a 	sll	r17,r17,r3
    ded0:	2448b03a 	or	r4,r4,r17
    ded4:	0013b940 	call	13b94 <__floatunsidf>
    ded8:	017f8434 	movhi	r5,65040
    dedc:	01800044 	movi	r6,1
    dee0:	1009883a 	mov	r4,r2
    dee4:	194b883a 	add	r5,r3,r5
    dee8:	843fffc4 	addi	r16,r16,-1
    deec:	d9801115 	stw	r6,68(sp)
    def0:	000d883a 	mov	r6,zero
    def4:	01cffe34 	movhi	r7,16376
    def8:	00083480 	call	8348 <__subdf3>
    defc:	0198dbf4 	movhi	r6,25455
    df00:	01cff4f4 	movhi	r7,16339
    df04:	3190d844 	addi	r6,r6,17249
    df08:	39e1e9c4 	addi	r7,r7,-30809
    df0c:	1009883a 	mov	r4,r2
    df10:	180b883a 	mov	r5,r3
    df14:	0007c300 	call	7c30 <__muldf3>
    df18:	01a2d874 	movhi	r6,35681
    df1c:	01cff1f4 	movhi	r7,16327
    df20:	31b22cc4 	addi	r6,r6,-14157
    df24:	39e28a04 	addi	r7,r7,-30168
    df28:	180b883a 	mov	r5,r3
    df2c:	1009883a 	mov	r4,r2
    df30:	00068cc0 	call	68cc <__adddf3>
    df34:	8009883a 	mov	r4,r16
    df38:	1029883a 	mov	r20,r2
    df3c:	1823883a 	mov	r17,r3
    df40:	0008cc40 	call	8cc4 <__floatsidf>
    df44:	019427f4 	movhi	r6,20639
    df48:	01cff4f4 	movhi	r7,16339
    df4c:	319e7ec4 	addi	r6,r6,31227
    df50:	39d104c4 	addi	r7,r7,17427
    df54:	1009883a 	mov	r4,r2
    df58:	180b883a 	mov	r5,r3
    df5c:	0007c300 	call	7c30 <__muldf3>
    df60:	100d883a 	mov	r6,r2
    df64:	180f883a 	mov	r7,r3
    df68:	a009883a 	mov	r4,r20
    df6c:	880b883a 	mov	r5,r17
    df70:	00068cc0 	call	68cc <__adddf3>
    df74:	1009883a 	mov	r4,r2
    df78:	180b883a 	mov	r5,r3
    df7c:	1029883a 	mov	r20,r2
    df80:	1823883a 	mov	r17,r3
    df84:	0008c440 	call	8c44 <__fixdfsi>
    df88:	000d883a 	mov	r6,zero
    df8c:	000f883a 	mov	r7,zero
    df90:	a009883a 	mov	r4,r20
    df94:	880b883a 	mov	r5,r17
    df98:	d8800515 	stw	r2,20(sp)
    df9c:	0007b3c0 	call	7b3c <__ledf2>
    dfa0:	10028716 	blt	r2,zero,e9c0 <_dtoa_r+0xc88>
    dfa4:	d8c00517 	ldw	r3,20(sp)
    dfa8:	00800584 	movi	r2,22
    dfac:	10c27536 	bltu	r2,r3,e984 <_dtoa_r+0xc4c>
    dfb0:	180490fa 	slli	r2,r3,3
    dfb4:	00c20034 	movhi	r3,2048
    dfb8:	18c11b04 	addi	r3,r3,1132
    dfbc:	1885883a 	add	r2,r3,r2
    dfc0:	11000017 	ldw	r4,0(r2)
    dfc4:	11400117 	ldw	r5,4(r2)
    dfc8:	900d883a 	mov	r6,r18
    dfcc:	980f883a 	mov	r7,r19
    dfd0:	0007a600 	call	7a60 <__gedf2>
    dfd4:	00828d0e 	bge	zero,r2,ea0c <_dtoa_r+0xcd4>
    dfd8:	d9000517 	ldw	r4,20(sp)
    dfdc:	d8000e15 	stw	zero,56(sp)
    dfe0:	213fffc4 	addi	r4,r4,-1
    dfe4:	d9000515 	stw	r4,20(sp)
    dfe8:	b42dc83a 	sub	r22,r22,r16
    dfec:	b5bfffc4 	addi	r22,r22,-1
    dff0:	b0026f16 	blt	r22,zero,e9b0 <_dtoa_r+0xc78>
    dff4:	d8000815 	stw	zero,32(sp)
    dff8:	d9c00517 	ldw	r7,20(sp)
    dffc:	38026416 	blt	r7,zero,e990 <_dtoa_r+0xc58>
    e000:	b1ed883a 	add	r22,r22,r7
    e004:	d9c00d15 	stw	r7,52(sp)
    e008:	d8000a15 	stw	zero,40(sp)
    e00c:	d9800317 	ldw	r6,12(sp)
    e010:	00800244 	movi	r2,9
    e014:	11811436 	bltu	r2,r6,e468 <_dtoa_r+0x730>
    e018:	00800144 	movi	r2,5
    e01c:	1184e10e 	bge	r2,r6,f3a4 <_dtoa_r+0x166c>
    e020:	31bfff04 	addi	r6,r6,-4
    e024:	d9800315 	stw	r6,12(sp)
    e028:	0023883a 	mov	r17,zero
    e02c:	d9800317 	ldw	r6,12(sp)
    e030:	008000c4 	movi	r2,3
    e034:	30836726 	beq	r6,r2,edd4 <_dtoa_r+0x109c>
    e038:	1183410e 	bge	r2,r6,ed40 <_dtoa_r+0x1008>
    e03c:	d9c00317 	ldw	r7,12(sp)
    e040:	00800104 	movi	r2,4
    e044:	38827c26 	beq	r7,r2,ea38 <_dtoa_r+0xd00>
    e048:	00800144 	movi	r2,5
    e04c:	3884c41e 	bne	r7,r2,f360 <_dtoa_r+0x1628>
    e050:	00800044 	movi	r2,1
    e054:	d8800b15 	stw	r2,44(sp)
    e058:	d8c00517 	ldw	r3,20(sp)
    e05c:	d9002217 	ldw	r4,136(sp)
    e060:	1907883a 	add	r3,r3,r4
    e064:	19800044 	addi	r6,r3,1
    e068:	d8c00c15 	stw	r3,48(sp)
    e06c:	d9800615 	stw	r6,24(sp)
    e070:	0183a40e 	bge	zero,r6,ef04 <_dtoa_r+0x11cc>
    e074:	d9800617 	ldw	r6,24(sp)
    e078:	3021883a 	mov	r16,r6
    e07c:	e0001115 	stw	zero,68(fp)
    e080:	008005c4 	movi	r2,23
    e084:	1184c92e 	bgeu	r2,r6,f3ac <_dtoa_r+0x1674>
    e088:	00c00044 	movi	r3,1
    e08c:	00800104 	movi	r2,4
    e090:	1085883a 	add	r2,r2,r2
    e094:	11000504 	addi	r4,r2,20
    e098:	180b883a 	mov	r5,r3
    e09c:	18c00044 	addi	r3,r3,1
    e0a0:	313ffb2e 	bgeu	r6,r4,e090 <__alt_data_end+0xf000e090>
    e0a4:	e1401115 	stw	r5,68(fp)
    e0a8:	e009883a 	mov	r4,fp
    e0ac:	000fcf80 	call	fcf8 <_Balloc>
    e0b0:	d8800715 	stw	r2,28(sp)
    e0b4:	e0801015 	stw	r2,64(fp)
    e0b8:	00800384 	movi	r2,14
    e0bc:	1400f736 	bltu	r2,r16,e49c <_dtoa_r+0x764>
    e0c0:	8800f626 	beq	r17,zero,e49c <_dtoa_r+0x764>
    e0c4:	d9c00517 	ldw	r7,20(sp)
    e0c8:	01c39a0e 	bge	zero,r7,ef34 <_dtoa_r+0x11fc>
    e0cc:	388003cc 	andi	r2,r7,15
    e0d0:	100490fa 	slli	r2,r2,3
    e0d4:	382bd13a 	srai	r21,r7,4
    e0d8:	00c20034 	movhi	r3,2048
    e0dc:	18c11b04 	addi	r3,r3,1132
    e0e0:	1885883a 	add	r2,r3,r2
    e0e4:	a8c0040c 	andi	r3,r21,16
    e0e8:	12400017 	ldw	r9,0(r2)
    e0ec:	12000117 	ldw	r8,4(r2)
    e0f0:	18037926 	beq	r3,zero,eed8 <_dtoa_r+0x11a0>
    e0f4:	00820034 	movhi	r2,2048
    e0f8:	10811104 	addi	r2,r2,1092
    e0fc:	11800817 	ldw	r6,32(r2)
    e100:	11c00917 	ldw	r7,36(r2)
    e104:	9009883a 	mov	r4,r18
    e108:	980b883a 	mov	r5,r19
    e10c:	da001715 	stw	r8,92(sp)
    e110:	da401615 	stw	r9,88(sp)
    e114:	00071780 	call	7178 <__divdf3>
    e118:	da001717 	ldw	r8,92(sp)
    e11c:	da401617 	ldw	r9,88(sp)
    e120:	ad4003cc 	andi	r21,r21,15
    e124:	040000c4 	movi	r16,3
    e128:	1023883a 	mov	r17,r2
    e12c:	1829883a 	mov	r20,r3
    e130:	a8001126 	beq	r21,zero,e178 <_dtoa_r+0x440>
    e134:	05c20034 	movhi	r23,2048
    e138:	bdc11104 	addi	r23,r23,1092
    e13c:	4805883a 	mov	r2,r9
    e140:	4007883a 	mov	r3,r8
    e144:	a980004c 	andi	r6,r21,1
    e148:	1009883a 	mov	r4,r2
    e14c:	a82bd07a 	srai	r21,r21,1
    e150:	180b883a 	mov	r5,r3
    e154:	30000426 	beq	r6,zero,e168 <_dtoa_r+0x430>
    e158:	b9800017 	ldw	r6,0(r23)
    e15c:	b9c00117 	ldw	r7,4(r23)
    e160:	84000044 	addi	r16,r16,1
    e164:	0007c300 	call	7c30 <__muldf3>
    e168:	bdc00204 	addi	r23,r23,8
    e16c:	a83ff51e 	bne	r21,zero,e144 <__alt_data_end+0xf000e144>
    e170:	1013883a 	mov	r9,r2
    e174:	1811883a 	mov	r8,r3
    e178:	480d883a 	mov	r6,r9
    e17c:	400f883a 	mov	r7,r8
    e180:	8809883a 	mov	r4,r17
    e184:	a00b883a 	mov	r5,r20
    e188:	00071780 	call	7178 <__divdf3>
    e18c:	d8800f15 	stw	r2,60(sp)
    e190:	d8c01015 	stw	r3,64(sp)
    e194:	d8c00e17 	ldw	r3,56(sp)
    e198:	18000626 	beq	r3,zero,e1b4 <_dtoa_r+0x47c>
    e19c:	d9000f17 	ldw	r4,60(sp)
    e1a0:	d9401017 	ldw	r5,64(sp)
    e1a4:	000d883a 	mov	r6,zero
    e1a8:	01cffc34 	movhi	r7,16368
    e1ac:	0007b3c0 	call	7b3c <__ledf2>
    e1b0:	10040b16 	blt	r2,zero,f1e0 <_dtoa_r+0x14a8>
    e1b4:	8009883a 	mov	r4,r16
    e1b8:	0008cc40 	call	8cc4 <__floatsidf>
    e1bc:	d9800f17 	ldw	r6,60(sp)
    e1c0:	d9c01017 	ldw	r7,64(sp)
    e1c4:	1009883a 	mov	r4,r2
    e1c8:	180b883a 	mov	r5,r3
    e1cc:	0007c300 	call	7c30 <__muldf3>
    e1d0:	000d883a 	mov	r6,zero
    e1d4:	01d00734 	movhi	r7,16412
    e1d8:	1009883a 	mov	r4,r2
    e1dc:	180b883a 	mov	r5,r3
    e1e0:	00068cc0 	call	68cc <__adddf3>
    e1e4:	1021883a 	mov	r16,r2
    e1e8:	d8800617 	ldw	r2,24(sp)
    e1ec:	047f3034 	movhi	r17,64704
    e1f0:	1c63883a 	add	r17,r3,r17
    e1f4:	10031826 	beq	r2,zero,ee58 <_dtoa_r+0x1120>
    e1f8:	d8c00517 	ldw	r3,20(sp)
    e1fc:	db000617 	ldw	r12,24(sp)
    e200:	d8c01315 	stw	r3,76(sp)
    e204:	d9000b17 	ldw	r4,44(sp)
    e208:	20038f26 	beq	r4,zero,f048 <_dtoa_r+0x1310>
    e20c:	60bfffc4 	addi	r2,r12,-1
    e210:	100490fa 	slli	r2,r2,3
    e214:	00c20034 	movhi	r3,2048
    e218:	18c11b04 	addi	r3,r3,1132
    e21c:	1885883a 	add	r2,r3,r2
    e220:	11800017 	ldw	r6,0(r2)
    e224:	11c00117 	ldw	r7,4(r2)
    e228:	d8800717 	ldw	r2,28(sp)
    e22c:	0009883a 	mov	r4,zero
    e230:	014ff834 	movhi	r5,16352
    e234:	db001615 	stw	r12,88(sp)
    e238:	15c00044 	addi	r23,r2,1
    e23c:	00071780 	call	7178 <__divdf3>
    e240:	800d883a 	mov	r6,r16
    e244:	880f883a 	mov	r7,r17
    e248:	1009883a 	mov	r4,r2
    e24c:	180b883a 	mov	r5,r3
    e250:	00083480 	call	8348 <__subdf3>
    e254:	d9401017 	ldw	r5,64(sp)
    e258:	d9000f17 	ldw	r4,60(sp)
    e25c:	102b883a 	mov	r21,r2
    e260:	d8c01215 	stw	r3,72(sp)
    e264:	0008c440 	call	8c44 <__fixdfsi>
    e268:	1009883a 	mov	r4,r2
    e26c:	1029883a 	mov	r20,r2
    e270:	0008cc40 	call	8cc4 <__floatsidf>
    e274:	d9000f17 	ldw	r4,60(sp)
    e278:	d9401017 	ldw	r5,64(sp)
    e27c:	100d883a 	mov	r6,r2
    e280:	180f883a 	mov	r7,r3
    e284:	00083480 	call	8348 <__subdf3>
    e288:	1823883a 	mov	r17,r3
    e28c:	d8c00717 	ldw	r3,28(sp)
    e290:	d9401217 	ldw	r5,72(sp)
    e294:	a2000c04 	addi	r8,r20,48
    e298:	1021883a 	mov	r16,r2
    e29c:	1a000005 	stb	r8,0(r3)
    e2a0:	800d883a 	mov	r6,r16
    e2a4:	880f883a 	mov	r7,r17
    e2a8:	a809883a 	mov	r4,r21
    e2ac:	4029883a 	mov	r20,r8
    e2b0:	0007a600 	call	7a60 <__gedf2>
    e2b4:	00841d16 	blt	zero,r2,f32c <_dtoa_r+0x15f4>
    e2b8:	800d883a 	mov	r6,r16
    e2bc:	880f883a 	mov	r7,r17
    e2c0:	0009883a 	mov	r4,zero
    e2c4:	014ffc34 	movhi	r5,16368
    e2c8:	00083480 	call	8348 <__subdf3>
    e2cc:	d9401217 	ldw	r5,72(sp)
    e2d0:	100d883a 	mov	r6,r2
    e2d4:	180f883a 	mov	r7,r3
    e2d8:	a809883a 	mov	r4,r21
    e2dc:	0007a600 	call	7a60 <__gedf2>
    e2e0:	db001617 	ldw	r12,88(sp)
    e2e4:	00840e16 	blt	zero,r2,f320 <_dtoa_r+0x15e8>
    e2e8:	00800044 	movi	r2,1
    e2ec:	13006b0e 	bge	r2,r12,e49c <_dtoa_r+0x764>
    e2f0:	d9000717 	ldw	r4,28(sp)
    e2f4:	dd800f15 	stw	r22,60(sp)
    e2f8:	dcc01015 	stw	r19,64(sp)
    e2fc:	2319883a 	add	r12,r4,r12
    e300:	dcc01217 	ldw	r19,72(sp)
    e304:	602d883a 	mov	r22,r12
    e308:	dc801215 	stw	r18,72(sp)
    e30c:	b825883a 	mov	r18,r23
    e310:	00000906 	br	e338 <_dtoa_r+0x600>
    e314:	00083480 	call	8348 <__subdf3>
    e318:	a80d883a 	mov	r6,r21
    e31c:	980f883a 	mov	r7,r19
    e320:	1009883a 	mov	r4,r2
    e324:	180b883a 	mov	r5,r3
    e328:	0007b3c0 	call	7b3c <__ledf2>
    e32c:	1003e816 	blt	r2,zero,f2d0 <_dtoa_r+0x1598>
    e330:	b825883a 	mov	r18,r23
    e334:	bd83e926 	beq	r23,r22,f2dc <_dtoa_r+0x15a4>
    e338:	a809883a 	mov	r4,r21
    e33c:	980b883a 	mov	r5,r19
    e340:	000d883a 	mov	r6,zero
    e344:	01d00934 	movhi	r7,16420
    e348:	0007c300 	call	7c30 <__muldf3>
    e34c:	000d883a 	mov	r6,zero
    e350:	01d00934 	movhi	r7,16420
    e354:	8009883a 	mov	r4,r16
    e358:	880b883a 	mov	r5,r17
    e35c:	102b883a 	mov	r21,r2
    e360:	1827883a 	mov	r19,r3
    e364:	0007c300 	call	7c30 <__muldf3>
    e368:	180b883a 	mov	r5,r3
    e36c:	1009883a 	mov	r4,r2
    e370:	1821883a 	mov	r16,r3
    e374:	1023883a 	mov	r17,r2
    e378:	0008c440 	call	8c44 <__fixdfsi>
    e37c:	1009883a 	mov	r4,r2
    e380:	1029883a 	mov	r20,r2
    e384:	0008cc40 	call	8cc4 <__floatsidf>
    e388:	8809883a 	mov	r4,r17
    e38c:	800b883a 	mov	r5,r16
    e390:	100d883a 	mov	r6,r2
    e394:	180f883a 	mov	r7,r3
    e398:	00083480 	call	8348 <__subdf3>
    e39c:	a5000c04 	addi	r20,r20,48
    e3a0:	a80d883a 	mov	r6,r21
    e3a4:	980f883a 	mov	r7,r19
    e3a8:	1009883a 	mov	r4,r2
    e3ac:	180b883a 	mov	r5,r3
    e3b0:	95000005 	stb	r20,0(r18)
    e3b4:	1021883a 	mov	r16,r2
    e3b8:	1823883a 	mov	r17,r3
    e3bc:	0007b3c0 	call	7b3c <__ledf2>
    e3c0:	bdc00044 	addi	r23,r23,1
    e3c4:	800d883a 	mov	r6,r16
    e3c8:	880f883a 	mov	r7,r17
    e3cc:	0009883a 	mov	r4,zero
    e3d0:	014ffc34 	movhi	r5,16368
    e3d4:	103fcf0e 	bge	r2,zero,e314 <__alt_data_end+0xf000e314>
    e3d8:	d8c01317 	ldw	r3,76(sp)
    e3dc:	d8c00515 	stw	r3,20(sp)
    e3e0:	d9400917 	ldw	r5,36(sp)
    e3e4:	e009883a 	mov	r4,fp
    e3e8:	000fda00 	call	fda0 <_Bfree>
    e3ec:	d9000517 	ldw	r4,20(sp)
    e3f0:	d9802317 	ldw	r6,140(sp)
    e3f4:	d9c02517 	ldw	r7,148(sp)
    e3f8:	b8000005 	stb	zero,0(r23)
    e3fc:	20800044 	addi	r2,r4,1
    e400:	30800015 	stw	r2,0(r6)
    e404:	3802aa26 	beq	r7,zero,eeb0 <_dtoa_r+0x1178>
    e408:	3dc00015 	stw	r23,0(r7)
    e40c:	d8800717 	ldw	r2,28(sp)
    e410:	003e7906 	br	ddf8 <__alt_data_end+0xf000ddf8>
    e414:	00800434 	movhi	r2,16
    e418:	10bfffc4 	addi	r2,r2,-1
    e41c:	88a2703a 	and	r17,r17,r2
    e420:	883e851e 	bne	r17,zero,de38 <__alt_data_end+0xf000de38>
    e424:	00820034 	movhi	r2,2048
    e428:	1080fd04 	addi	r2,r2,1012
    e42c:	003e8406 	br	de40 <__alt_data_end+0xf000de40>
    e430:	10c00204 	addi	r3,r2,8
    e434:	003e8706 	br	de54 <__alt_data_end+0xf000de54>
    e438:	01400434 	movhi	r5,16
    e43c:	297fffc4 	addi	r5,r5,-1
    e440:	994a703a 	and	r5,r19,r5
    e444:	9009883a 	mov	r4,r18
    e448:	843f0044 	addi	r16,r16,-1023
    e44c:	294ffc34 	orhi	r5,r5,16368
    e450:	dd800217 	ldw	r22,8(sp)
    e454:	d8001115 	stw	zero,68(sp)
    e458:	003ea506 	br	def0 <__alt_data_end+0xf000def0>
    e45c:	00820034 	movhi	r2,2048
    e460:	1080f404 	addi	r2,r2,976
    e464:	003e6406 	br	ddf8 <__alt_data_end+0xf000ddf8>
    e468:	e0001115 	stw	zero,68(fp)
    e46c:	000b883a 	mov	r5,zero
    e470:	e009883a 	mov	r4,fp
    e474:	000fcf80 	call	fcf8 <_Balloc>
    e478:	01bfffc4 	movi	r6,-1
    e47c:	01c00044 	movi	r7,1
    e480:	d8800715 	stw	r2,28(sp)
    e484:	d9800c15 	stw	r6,48(sp)
    e488:	e0801015 	stw	r2,64(fp)
    e48c:	d8000315 	stw	zero,12(sp)
    e490:	d9c00b15 	stw	r7,44(sp)
    e494:	d9800615 	stw	r6,24(sp)
    e498:	d8002215 	stw	zero,136(sp)
    e49c:	d8800117 	ldw	r2,4(sp)
    e4a0:	10008916 	blt	r2,zero,e6c8 <_dtoa_r+0x990>
    e4a4:	d9000517 	ldw	r4,20(sp)
    e4a8:	00c00384 	movi	r3,14
    e4ac:	19008616 	blt	r3,r4,e6c8 <_dtoa_r+0x990>
    e4b0:	200490fa 	slli	r2,r4,3
    e4b4:	00c20034 	movhi	r3,2048
    e4b8:	d9802217 	ldw	r6,136(sp)
    e4bc:	18c11b04 	addi	r3,r3,1132
    e4c0:	1885883a 	add	r2,r3,r2
    e4c4:	14000017 	ldw	r16,0(r2)
    e4c8:	14400117 	ldw	r17,4(r2)
    e4cc:	30016316 	blt	r6,zero,ea5c <_dtoa_r+0xd24>
    e4d0:	800d883a 	mov	r6,r16
    e4d4:	880f883a 	mov	r7,r17
    e4d8:	9009883a 	mov	r4,r18
    e4dc:	980b883a 	mov	r5,r19
    e4e0:	00071780 	call	7178 <__divdf3>
    e4e4:	180b883a 	mov	r5,r3
    e4e8:	1009883a 	mov	r4,r2
    e4ec:	0008c440 	call	8c44 <__fixdfsi>
    e4f0:	1009883a 	mov	r4,r2
    e4f4:	102b883a 	mov	r21,r2
    e4f8:	0008cc40 	call	8cc4 <__floatsidf>
    e4fc:	800d883a 	mov	r6,r16
    e500:	880f883a 	mov	r7,r17
    e504:	1009883a 	mov	r4,r2
    e508:	180b883a 	mov	r5,r3
    e50c:	0007c300 	call	7c30 <__muldf3>
    e510:	100d883a 	mov	r6,r2
    e514:	180f883a 	mov	r7,r3
    e518:	9009883a 	mov	r4,r18
    e51c:	980b883a 	mov	r5,r19
    e520:	00083480 	call	8348 <__subdf3>
    e524:	d9c00717 	ldw	r7,28(sp)
    e528:	1009883a 	mov	r4,r2
    e52c:	a8800c04 	addi	r2,r21,48
    e530:	38800005 	stb	r2,0(r7)
    e534:	3dc00044 	addi	r23,r7,1
    e538:	d9c00617 	ldw	r7,24(sp)
    e53c:	01800044 	movi	r6,1
    e540:	180b883a 	mov	r5,r3
    e544:	2005883a 	mov	r2,r4
    e548:	39803826 	beq	r7,r6,e62c <_dtoa_r+0x8f4>
    e54c:	000d883a 	mov	r6,zero
    e550:	01d00934 	movhi	r7,16420
    e554:	0007c300 	call	7c30 <__muldf3>
    e558:	000d883a 	mov	r6,zero
    e55c:	000f883a 	mov	r7,zero
    e560:	1009883a 	mov	r4,r2
    e564:	180b883a 	mov	r5,r3
    e568:	1025883a 	mov	r18,r2
    e56c:	1827883a 	mov	r19,r3
    e570:	0013b0c0 	call	13b0c <__eqdf2>
    e574:	103f9a26 	beq	r2,zero,e3e0 <__alt_data_end+0xf000e3e0>
    e578:	d9c00617 	ldw	r7,24(sp)
    e57c:	d8c00717 	ldw	r3,28(sp)
    e580:	b829883a 	mov	r20,r23
    e584:	38bfffc4 	addi	r2,r7,-1
    e588:	18ad883a 	add	r22,r3,r2
    e58c:	00000a06 	br	e5b8 <_dtoa_r+0x880>
    e590:	0007c300 	call	7c30 <__muldf3>
    e594:	000d883a 	mov	r6,zero
    e598:	000f883a 	mov	r7,zero
    e59c:	1009883a 	mov	r4,r2
    e5a0:	180b883a 	mov	r5,r3
    e5a4:	1025883a 	mov	r18,r2
    e5a8:	1827883a 	mov	r19,r3
    e5ac:	b829883a 	mov	r20,r23
    e5b0:	0013b0c0 	call	13b0c <__eqdf2>
    e5b4:	103f8a26 	beq	r2,zero,e3e0 <__alt_data_end+0xf000e3e0>
    e5b8:	800d883a 	mov	r6,r16
    e5bc:	880f883a 	mov	r7,r17
    e5c0:	9009883a 	mov	r4,r18
    e5c4:	980b883a 	mov	r5,r19
    e5c8:	00071780 	call	7178 <__divdf3>
    e5cc:	180b883a 	mov	r5,r3
    e5d0:	1009883a 	mov	r4,r2
    e5d4:	0008c440 	call	8c44 <__fixdfsi>
    e5d8:	1009883a 	mov	r4,r2
    e5dc:	102b883a 	mov	r21,r2
    e5e0:	0008cc40 	call	8cc4 <__floatsidf>
    e5e4:	800d883a 	mov	r6,r16
    e5e8:	880f883a 	mov	r7,r17
    e5ec:	1009883a 	mov	r4,r2
    e5f0:	180b883a 	mov	r5,r3
    e5f4:	0007c300 	call	7c30 <__muldf3>
    e5f8:	100d883a 	mov	r6,r2
    e5fc:	180f883a 	mov	r7,r3
    e600:	9009883a 	mov	r4,r18
    e604:	980b883a 	mov	r5,r19
    e608:	00083480 	call	8348 <__subdf3>
    e60c:	aa000c04 	addi	r8,r21,48
    e610:	a2000005 	stb	r8,0(r20)
    e614:	000d883a 	mov	r6,zero
    e618:	01d00934 	movhi	r7,16420
    e61c:	1009883a 	mov	r4,r2
    e620:	180b883a 	mov	r5,r3
    e624:	a5c00044 	addi	r23,r20,1
    e628:	b53fd91e 	bne	r22,r20,e590 <__alt_data_end+0xf000e590>
    e62c:	100d883a 	mov	r6,r2
    e630:	180f883a 	mov	r7,r3
    e634:	1009883a 	mov	r4,r2
    e638:	180b883a 	mov	r5,r3
    e63c:	00068cc0 	call	68cc <__adddf3>
    e640:	100d883a 	mov	r6,r2
    e644:	180f883a 	mov	r7,r3
    e648:	8009883a 	mov	r4,r16
    e64c:	880b883a 	mov	r5,r17
    e650:	1027883a 	mov	r19,r2
    e654:	1825883a 	mov	r18,r3
    e658:	0007b3c0 	call	7b3c <__ledf2>
    e65c:	10000816 	blt	r2,zero,e680 <_dtoa_r+0x948>
    e660:	980d883a 	mov	r6,r19
    e664:	900f883a 	mov	r7,r18
    e668:	8009883a 	mov	r4,r16
    e66c:	880b883a 	mov	r5,r17
    e670:	0013b0c0 	call	13b0c <__eqdf2>
    e674:	103f5a1e 	bne	r2,zero,e3e0 <__alt_data_end+0xf000e3e0>
    e678:	ad40004c 	andi	r21,r21,1
    e67c:	a83f5826 	beq	r21,zero,e3e0 <__alt_data_end+0xf000e3e0>
    e680:	bd3fffc3 	ldbu	r20,-1(r23)
    e684:	b8bfffc4 	addi	r2,r23,-1
    e688:	1007883a 	mov	r3,r2
    e68c:	01400e44 	movi	r5,57
    e690:	d9800717 	ldw	r6,28(sp)
    e694:	00000506 	br	e6ac <_dtoa_r+0x974>
    e698:	18ffffc4 	addi	r3,r3,-1
    e69c:	11824726 	beq	r2,r6,efbc <_dtoa_r+0x1284>
    e6a0:	1d000003 	ldbu	r20,0(r3)
    e6a4:	102f883a 	mov	r23,r2
    e6a8:	10bfffc4 	addi	r2,r2,-1
    e6ac:	a1003fcc 	andi	r4,r20,255
    e6b0:	2100201c 	xori	r4,r4,128
    e6b4:	213fe004 	addi	r4,r4,-128
    e6b8:	217ff726 	beq	r4,r5,e698 <__alt_data_end+0xf000e698>
    e6bc:	a2000044 	addi	r8,r20,1
    e6c0:	12000005 	stb	r8,0(r2)
    e6c4:	003f4606 	br	e3e0 <__alt_data_end+0xf000e3e0>
    e6c8:	d9000b17 	ldw	r4,44(sp)
    e6cc:	2000c826 	beq	r4,zero,e9f0 <_dtoa_r+0xcb8>
    e6d0:	d9800317 	ldw	r6,12(sp)
    e6d4:	00c00044 	movi	r3,1
    e6d8:	1980f90e 	bge	r3,r6,eac0 <_dtoa_r+0xd88>
    e6dc:	d8800617 	ldw	r2,24(sp)
    e6e0:	d8c00a17 	ldw	r3,40(sp)
    e6e4:	157fffc4 	addi	r21,r2,-1
    e6e8:	1d41f316 	blt	r3,r21,eeb8 <_dtoa_r+0x1180>
    e6ec:	1d6bc83a 	sub	r21,r3,r21
    e6f0:	d9c00617 	ldw	r7,24(sp)
    e6f4:	3802aa16 	blt	r7,zero,f1a0 <_dtoa_r+0x1468>
    e6f8:	dd000817 	ldw	r20,32(sp)
    e6fc:	d8800617 	ldw	r2,24(sp)
    e700:	d8c00817 	ldw	r3,32(sp)
    e704:	01400044 	movi	r5,1
    e708:	e009883a 	mov	r4,fp
    e70c:	1887883a 	add	r3,r3,r2
    e710:	d8c00815 	stw	r3,32(sp)
    e714:	b0ad883a 	add	r22,r22,r2
    e718:	00101040 	call	10104 <__i2b>
    e71c:	1023883a 	mov	r17,r2
    e720:	a0000826 	beq	r20,zero,e744 <_dtoa_r+0xa0c>
    e724:	0580070e 	bge	zero,r22,e744 <_dtoa_r+0xa0c>
    e728:	a005883a 	mov	r2,r20
    e72c:	b500b916 	blt	r22,r20,ea14 <_dtoa_r+0xcdc>
    e730:	d9000817 	ldw	r4,32(sp)
    e734:	a0a9c83a 	sub	r20,r20,r2
    e738:	b0adc83a 	sub	r22,r22,r2
    e73c:	2089c83a 	sub	r4,r4,r2
    e740:	d9000815 	stw	r4,32(sp)
    e744:	d9800a17 	ldw	r6,40(sp)
    e748:	0181810e 	bge	zero,r6,ed50 <_dtoa_r+0x1018>
    e74c:	d9c00b17 	ldw	r7,44(sp)
    e750:	3800b326 	beq	r7,zero,ea20 <_dtoa_r+0xce8>
    e754:	a800b226 	beq	r21,zero,ea20 <_dtoa_r+0xce8>
    e758:	880b883a 	mov	r5,r17
    e75c:	a80d883a 	mov	r6,r21
    e760:	e009883a 	mov	r4,fp
    e764:	00103380 	call	10338 <__pow5mult>
    e768:	d9800917 	ldw	r6,36(sp)
    e76c:	100b883a 	mov	r5,r2
    e770:	e009883a 	mov	r4,fp
    e774:	1023883a 	mov	r17,r2
    e778:	00101400 	call	10140 <__multiply>
    e77c:	1021883a 	mov	r16,r2
    e780:	d8800a17 	ldw	r2,40(sp)
    e784:	d9400917 	ldw	r5,36(sp)
    e788:	e009883a 	mov	r4,fp
    e78c:	1545c83a 	sub	r2,r2,r21
    e790:	d8800a15 	stw	r2,40(sp)
    e794:	000fda00 	call	fda0 <_Bfree>
    e798:	d8c00a17 	ldw	r3,40(sp)
    e79c:	18009f1e 	bne	r3,zero,ea1c <_dtoa_r+0xce4>
    e7a0:	05c00044 	movi	r23,1
    e7a4:	e009883a 	mov	r4,fp
    e7a8:	b80b883a 	mov	r5,r23
    e7ac:	00101040 	call	10104 <__i2b>
    e7b0:	d9000d17 	ldw	r4,52(sp)
    e7b4:	102b883a 	mov	r21,r2
    e7b8:	2000ce26 	beq	r4,zero,eaf4 <_dtoa_r+0xdbc>
    e7bc:	200d883a 	mov	r6,r4
    e7c0:	100b883a 	mov	r5,r2
    e7c4:	e009883a 	mov	r4,fp
    e7c8:	00103380 	call	10338 <__pow5mult>
    e7cc:	d9800317 	ldw	r6,12(sp)
    e7d0:	102b883a 	mov	r21,r2
    e7d4:	b981810e 	bge	r23,r6,eddc <_dtoa_r+0x10a4>
    e7d8:	0027883a 	mov	r19,zero
    e7dc:	a8800417 	ldw	r2,16(r21)
    e7e0:	05c00804 	movi	r23,32
    e7e4:	10800104 	addi	r2,r2,4
    e7e8:	1085883a 	add	r2,r2,r2
    e7ec:	1085883a 	add	r2,r2,r2
    e7f0:	a885883a 	add	r2,r21,r2
    e7f4:	11000017 	ldw	r4,0(r2)
    e7f8:	000ffec0 	call	ffec <__hi0bits>
    e7fc:	b885c83a 	sub	r2,r23,r2
    e800:	1585883a 	add	r2,r2,r22
    e804:	108007cc 	andi	r2,r2,31
    e808:	1000b326 	beq	r2,zero,ead8 <_dtoa_r+0xda0>
    e80c:	00c00804 	movi	r3,32
    e810:	1887c83a 	sub	r3,r3,r2
    e814:	01000104 	movi	r4,4
    e818:	20c2cd0e 	bge	r4,r3,f350 <_dtoa_r+0x1618>
    e81c:	00c00704 	movi	r3,28
    e820:	1885c83a 	sub	r2,r3,r2
    e824:	d8c00817 	ldw	r3,32(sp)
    e828:	a0a9883a 	add	r20,r20,r2
    e82c:	b0ad883a 	add	r22,r22,r2
    e830:	1887883a 	add	r3,r3,r2
    e834:	d8c00815 	stw	r3,32(sp)
    e838:	d9800817 	ldw	r6,32(sp)
    e83c:	0180040e 	bge	zero,r6,e850 <_dtoa_r+0xb18>
    e840:	800b883a 	mov	r5,r16
    e844:	e009883a 	mov	r4,fp
    e848:	00104780 	call	10478 <__lshift>
    e84c:	1021883a 	mov	r16,r2
    e850:	0580050e 	bge	zero,r22,e868 <_dtoa_r+0xb30>
    e854:	a80b883a 	mov	r5,r21
    e858:	b00d883a 	mov	r6,r22
    e85c:	e009883a 	mov	r4,fp
    e860:	00104780 	call	10478 <__lshift>
    e864:	102b883a 	mov	r21,r2
    e868:	d9c00e17 	ldw	r7,56(sp)
    e86c:	3801211e 	bne	r7,zero,ecf4 <_dtoa_r+0xfbc>
    e870:	d9800617 	ldw	r6,24(sp)
    e874:	0181380e 	bge	zero,r6,ed58 <_dtoa_r+0x1020>
    e878:	d8c00b17 	ldw	r3,44(sp)
    e87c:	1800ab1e 	bne	r3,zero,eb2c <_dtoa_r+0xdf4>
    e880:	dc800717 	ldw	r18,28(sp)
    e884:	dcc00617 	ldw	r19,24(sp)
    e888:	9029883a 	mov	r20,r18
    e88c:	00000206 	br	e898 <_dtoa_r+0xb60>
    e890:	000fdc80 	call	fdc8 <__multadd>
    e894:	1021883a 	mov	r16,r2
    e898:	a80b883a 	mov	r5,r21
    e89c:	8009883a 	mov	r4,r16
    e8a0:	000db380 	call	db38 <quorem>
    e8a4:	10800c04 	addi	r2,r2,48
    e8a8:	90800005 	stb	r2,0(r18)
    e8ac:	94800044 	addi	r18,r18,1
    e8b0:	9507c83a 	sub	r3,r18,r20
    e8b4:	000f883a 	mov	r7,zero
    e8b8:	01800284 	movi	r6,10
    e8bc:	800b883a 	mov	r5,r16
    e8c0:	e009883a 	mov	r4,fp
    e8c4:	1cfff216 	blt	r3,r19,e890 <__alt_data_end+0xf000e890>
    e8c8:	1011883a 	mov	r8,r2
    e8cc:	d8800617 	ldw	r2,24(sp)
    e8d0:	0082370e 	bge	zero,r2,f1b0 <_dtoa_r+0x1478>
    e8d4:	d9000717 	ldw	r4,28(sp)
    e8d8:	0025883a 	mov	r18,zero
    e8dc:	20af883a 	add	r23,r4,r2
    e8e0:	01800044 	movi	r6,1
    e8e4:	800b883a 	mov	r5,r16
    e8e8:	e009883a 	mov	r4,fp
    e8ec:	da001715 	stw	r8,92(sp)
    e8f0:	00104780 	call	10478 <__lshift>
    e8f4:	a80b883a 	mov	r5,r21
    e8f8:	1009883a 	mov	r4,r2
    e8fc:	d8800915 	stw	r2,36(sp)
    e900:	00105c00 	call	105c0 <__mcmp>
    e904:	da001717 	ldw	r8,92(sp)
    e908:	0081800e 	bge	zero,r2,ef0c <_dtoa_r+0x11d4>
    e90c:	b93fffc3 	ldbu	r4,-1(r23)
    e910:	b8bfffc4 	addi	r2,r23,-1
    e914:	1007883a 	mov	r3,r2
    e918:	01800e44 	movi	r6,57
    e91c:	d9c00717 	ldw	r7,28(sp)
    e920:	00000506 	br	e938 <_dtoa_r+0xc00>
    e924:	18ffffc4 	addi	r3,r3,-1
    e928:	11c12326 	beq	r2,r7,edb8 <_dtoa_r+0x1080>
    e92c:	19000003 	ldbu	r4,0(r3)
    e930:	102f883a 	mov	r23,r2
    e934:	10bfffc4 	addi	r2,r2,-1
    e938:	21403fcc 	andi	r5,r4,255
    e93c:	2940201c 	xori	r5,r5,128
    e940:	297fe004 	addi	r5,r5,-128
    e944:	29bff726 	beq	r5,r6,e924 <__alt_data_end+0xf000e924>
    e948:	21000044 	addi	r4,r4,1
    e94c:	11000005 	stb	r4,0(r2)
    e950:	a80b883a 	mov	r5,r21
    e954:	e009883a 	mov	r4,fp
    e958:	000fda00 	call	fda0 <_Bfree>
    e95c:	883ea026 	beq	r17,zero,e3e0 <__alt_data_end+0xf000e3e0>
    e960:	90000426 	beq	r18,zero,e974 <_dtoa_r+0xc3c>
    e964:	94400326 	beq	r18,r17,e974 <_dtoa_r+0xc3c>
    e968:	900b883a 	mov	r5,r18
    e96c:	e009883a 	mov	r4,fp
    e970:	000fda00 	call	fda0 <_Bfree>
    e974:	880b883a 	mov	r5,r17
    e978:	e009883a 	mov	r4,fp
    e97c:	000fda00 	call	fda0 <_Bfree>
    e980:	003e9706 	br	e3e0 <__alt_data_end+0xf000e3e0>
    e984:	01800044 	movi	r6,1
    e988:	d9800e15 	stw	r6,56(sp)
    e98c:	003d9606 	br	dfe8 <__alt_data_end+0xf000dfe8>
    e990:	d8800817 	ldw	r2,32(sp)
    e994:	d8c00517 	ldw	r3,20(sp)
    e998:	d8000d15 	stw	zero,52(sp)
    e99c:	10c5c83a 	sub	r2,r2,r3
    e9a0:	00c9c83a 	sub	r4,zero,r3
    e9a4:	d8800815 	stw	r2,32(sp)
    e9a8:	d9000a15 	stw	r4,40(sp)
    e9ac:	003d9706 	br	e00c <__alt_data_end+0xf000e00c>
    e9b0:	05adc83a 	sub	r22,zero,r22
    e9b4:	dd800815 	stw	r22,32(sp)
    e9b8:	002d883a 	mov	r22,zero
    e9bc:	003d8e06 	br	dff8 <__alt_data_end+0xf000dff8>
    e9c0:	d9000517 	ldw	r4,20(sp)
    e9c4:	0008cc40 	call	8cc4 <__floatsidf>
    e9c8:	100d883a 	mov	r6,r2
    e9cc:	180f883a 	mov	r7,r3
    e9d0:	a009883a 	mov	r4,r20
    e9d4:	880b883a 	mov	r5,r17
    e9d8:	0013b0c0 	call	13b0c <__eqdf2>
    e9dc:	103d7126 	beq	r2,zero,dfa4 <__alt_data_end+0xf000dfa4>
    e9e0:	d9c00517 	ldw	r7,20(sp)
    e9e4:	39ffffc4 	addi	r7,r7,-1
    e9e8:	d9c00515 	stw	r7,20(sp)
    e9ec:	003d6d06 	br	dfa4 <__alt_data_end+0xf000dfa4>
    e9f0:	dd400a17 	ldw	r21,40(sp)
    e9f4:	dd000817 	ldw	r20,32(sp)
    e9f8:	0023883a 	mov	r17,zero
    e9fc:	003f4806 	br	e720 <__alt_data_end+0xf000e720>
    ea00:	10e3c83a 	sub	r17,r2,r3
    ea04:	9448983a 	sll	r4,r18,r17
    ea08:	003d3206 	br	ded4 <__alt_data_end+0xf000ded4>
    ea0c:	d8000e15 	stw	zero,56(sp)
    ea10:	003d7506 	br	dfe8 <__alt_data_end+0xf000dfe8>
    ea14:	b005883a 	mov	r2,r22
    ea18:	003f4506 	br	e730 <__alt_data_end+0xf000e730>
    ea1c:	dc000915 	stw	r16,36(sp)
    ea20:	d9800a17 	ldw	r6,40(sp)
    ea24:	d9400917 	ldw	r5,36(sp)
    ea28:	e009883a 	mov	r4,fp
    ea2c:	00103380 	call	10338 <__pow5mult>
    ea30:	1021883a 	mov	r16,r2
    ea34:	003f5a06 	br	e7a0 <__alt_data_end+0xf000e7a0>
    ea38:	01c00044 	movi	r7,1
    ea3c:	d9c00b15 	stw	r7,44(sp)
    ea40:	d8802217 	ldw	r2,136(sp)
    ea44:	0081280e 	bge	zero,r2,eee8 <_dtoa_r+0x11b0>
    ea48:	100d883a 	mov	r6,r2
    ea4c:	1021883a 	mov	r16,r2
    ea50:	d8800c15 	stw	r2,48(sp)
    ea54:	d8800615 	stw	r2,24(sp)
    ea58:	003d8806 	br	e07c <__alt_data_end+0xf000e07c>
    ea5c:	d8800617 	ldw	r2,24(sp)
    ea60:	00be9b16 	blt	zero,r2,e4d0 <__alt_data_end+0xf000e4d0>
    ea64:	10010f1e 	bne	r2,zero,eea4 <_dtoa_r+0x116c>
    ea68:	880b883a 	mov	r5,r17
    ea6c:	000d883a 	mov	r6,zero
    ea70:	01d00534 	movhi	r7,16404
    ea74:	8009883a 	mov	r4,r16
    ea78:	0007c300 	call	7c30 <__muldf3>
    ea7c:	900d883a 	mov	r6,r18
    ea80:	980f883a 	mov	r7,r19
    ea84:	1009883a 	mov	r4,r2
    ea88:	180b883a 	mov	r5,r3
    ea8c:	0007a600 	call	7a60 <__gedf2>
    ea90:	002b883a 	mov	r21,zero
    ea94:	0023883a 	mov	r17,zero
    ea98:	1000bf16 	blt	r2,zero,ed98 <_dtoa_r+0x1060>
    ea9c:	d9802217 	ldw	r6,136(sp)
    eaa0:	ddc00717 	ldw	r23,28(sp)
    eaa4:	018c303a 	nor	r6,zero,r6
    eaa8:	d9800515 	stw	r6,20(sp)
    eaac:	a80b883a 	mov	r5,r21
    eab0:	e009883a 	mov	r4,fp
    eab4:	000fda00 	call	fda0 <_Bfree>
    eab8:	883e4926 	beq	r17,zero,e3e0 <__alt_data_end+0xf000e3e0>
    eabc:	003fad06 	br	e974 <__alt_data_end+0xf000e974>
    eac0:	d9c01117 	ldw	r7,68(sp)
    eac4:	3801bc26 	beq	r7,zero,f1b8 <_dtoa_r+0x1480>
    eac8:	10810cc4 	addi	r2,r2,1075
    eacc:	dd400a17 	ldw	r21,40(sp)
    ead0:	dd000817 	ldw	r20,32(sp)
    ead4:	003f0a06 	br	e700 <__alt_data_end+0xf000e700>
    ead8:	00800704 	movi	r2,28
    eadc:	d9000817 	ldw	r4,32(sp)
    eae0:	a0a9883a 	add	r20,r20,r2
    eae4:	b0ad883a 	add	r22,r22,r2
    eae8:	2089883a 	add	r4,r4,r2
    eaec:	d9000815 	stw	r4,32(sp)
    eaf0:	003f5106 	br	e838 <__alt_data_end+0xf000e838>
    eaf4:	d8c00317 	ldw	r3,12(sp)
    eaf8:	b8c1fc0e 	bge	r23,r3,f2ec <_dtoa_r+0x15b4>
    eafc:	0027883a 	mov	r19,zero
    eb00:	b805883a 	mov	r2,r23
    eb04:	003f3e06 	br	e800 <__alt_data_end+0xf000e800>
    eb08:	880b883a 	mov	r5,r17
    eb0c:	e009883a 	mov	r4,fp
    eb10:	000f883a 	mov	r7,zero
    eb14:	01800284 	movi	r6,10
    eb18:	000fdc80 	call	fdc8 <__multadd>
    eb1c:	d9000c17 	ldw	r4,48(sp)
    eb20:	1023883a 	mov	r17,r2
    eb24:	0102040e 	bge	zero,r4,f338 <_dtoa_r+0x1600>
    eb28:	d9000615 	stw	r4,24(sp)
    eb2c:	0500050e 	bge	zero,r20,eb44 <_dtoa_r+0xe0c>
    eb30:	880b883a 	mov	r5,r17
    eb34:	a00d883a 	mov	r6,r20
    eb38:	e009883a 	mov	r4,fp
    eb3c:	00104780 	call	10478 <__lshift>
    eb40:	1023883a 	mov	r17,r2
    eb44:	9801241e 	bne	r19,zero,efd8 <_dtoa_r+0x12a0>
    eb48:	8829883a 	mov	r20,r17
    eb4c:	d9000617 	ldw	r4,24(sp)
    eb50:	dcc00717 	ldw	r19,28(sp)
    eb54:	9480004c 	andi	r18,r18,1
    eb58:	20bfffc4 	addi	r2,r4,-1
    eb5c:	9885883a 	add	r2,r19,r2
    eb60:	d8800415 	stw	r2,16(sp)
    eb64:	dc800615 	stw	r18,24(sp)
    eb68:	a80b883a 	mov	r5,r21
    eb6c:	8009883a 	mov	r4,r16
    eb70:	000db380 	call	db38 <quorem>
    eb74:	880b883a 	mov	r5,r17
    eb78:	8009883a 	mov	r4,r16
    eb7c:	102f883a 	mov	r23,r2
    eb80:	00105c00 	call	105c0 <__mcmp>
    eb84:	a80b883a 	mov	r5,r21
    eb88:	a00d883a 	mov	r6,r20
    eb8c:	e009883a 	mov	r4,fp
    eb90:	102d883a 	mov	r22,r2
    eb94:	00106200 	call	10620 <__mdiff>
    eb98:	1007883a 	mov	r3,r2
    eb9c:	10800317 	ldw	r2,12(r2)
    eba0:	bc800c04 	addi	r18,r23,48
    eba4:	180b883a 	mov	r5,r3
    eba8:	10004e1e 	bne	r2,zero,ece4 <_dtoa_r+0xfac>
    ebac:	8009883a 	mov	r4,r16
    ebb0:	d8c01615 	stw	r3,88(sp)
    ebb4:	00105c00 	call	105c0 <__mcmp>
    ebb8:	d8c01617 	ldw	r3,88(sp)
    ebbc:	e009883a 	mov	r4,fp
    ebc0:	d8801615 	stw	r2,88(sp)
    ebc4:	180b883a 	mov	r5,r3
    ebc8:	000fda00 	call	fda0 <_Bfree>
    ebcc:	d8801617 	ldw	r2,88(sp)
    ebd0:	1000041e 	bne	r2,zero,ebe4 <_dtoa_r+0xeac>
    ebd4:	d9800317 	ldw	r6,12(sp)
    ebd8:	3000021e 	bne	r6,zero,ebe4 <_dtoa_r+0xeac>
    ebdc:	d8c00617 	ldw	r3,24(sp)
    ebe0:	18003726 	beq	r3,zero,ecc0 <_dtoa_r+0xf88>
    ebe4:	b0002016 	blt	r22,zero,ec68 <_dtoa_r+0xf30>
    ebe8:	b000041e 	bne	r22,zero,ebfc <_dtoa_r+0xec4>
    ebec:	d9000317 	ldw	r4,12(sp)
    ebf0:	2000021e 	bne	r4,zero,ebfc <_dtoa_r+0xec4>
    ebf4:	d8c00617 	ldw	r3,24(sp)
    ebf8:	18001b26 	beq	r3,zero,ec68 <_dtoa_r+0xf30>
    ebfc:	00810716 	blt	zero,r2,f01c <_dtoa_r+0x12e4>
    ec00:	d8c00417 	ldw	r3,16(sp)
    ec04:	9d800044 	addi	r22,r19,1
    ec08:	9c800005 	stb	r18,0(r19)
    ec0c:	b02f883a 	mov	r23,r22
    ec10:	98c10626 	beq	r19,r3,f02c <_dtoa_r+0x12f4>
    ec14:	800b883a 	mov	r5,r16
    ec18:	000f883a 	mov	r7,zero
    ec1c:	01800284 	movi	r6,10
    ec20:	e009883a 	mov	r4,fp
    ec24:	000fdc80 	call	fdc8 <__multadd>
    ec28:	1021883a 	mov	r16,r2
    ec2c:	000f883a 	mov	r7,zero
    ec30:	01800284 	movi	r6,10
    ec34:	880b883a 	mov	r5,r17
    ec38:	e009883a 	mov	r4,fp
    ec3c:	8d002526 	beq	r17,r20,ecd4 <_dtoa_r+0xf9c>
    ec40:	000fdc80 	call	fdc8 <__multadd>
    ec44:	a00b883a 	mov	r5,r20
    ec48:	000f883a 	mov	r7,zero
    ec4c:	01800284 	movi	r6,10
    ec50:	e009883a 	mov	r4,fp
    ec54:	1023883a 	mov	r17,r2
    ec58:	000fdc80 	call	fdc8 <__multadd>
    ec5c:	1029883a 	mov	r20,r2
    ec60:	b027883a 	mov	r19,r22
    ec64:	003fc006 	br	eb68 <__alt_data_end+0xf000eb68>
    ec68:	9011883a 	mov	r8,r18
    ec6c:	00800e0e 	bge	zero,r2,eca8 <_dtoa_r+0xf70>
    ec70:	800b883a 	mov	r5,r16
    ec74:	01800044 	movi	r6,1
    ec78:	e009883a 	mov	r4,fp
    ec7c:	da001715 	stw	r8,92(sp)
    ec80:	00104780 	call	10478 <__lshift>
    ec84:	a80b883a 	mov	r5,r21
    ec88:	1009883a 	mov	r4,r2
    ec8c:	1021883a 	mov	r16,r2
    ec90:	00105c00 	call	105c0 <__mcmp>
    ec94:	da001717 	ldw	r8,92(sp)
    ec98:	0081960e 	bge	zero,r2,f2f4 <_dtoa_r+0x15bc>
    ec9c:	00800e44 	movi	r2,57
    eca0:	40817026 	beq	r8,r2,f264 <_dtoa_r+0x152c>
    eca4:	ba000c44 	addi	r8,r23,49
    eca8:	8825883a 	mov	r18,r17
    ecac:	9dc00044 	addi	r23,r19,1
    ecb0:	9a000005 	stb	r8,0(r19)
    ecb4:	a023883a 	mov	r17,r20
    ecb8:	dc000915 	stw	r16,36(sp)
    ecbc:	003f2406 	br	e950 <__alt_data_end+0xf000e950>
    ecc0:	00800e44 	movi	r2,57
    ecc4:	9011883a 	mov	r8,r18
    ecc8:	90816626 	beq	r18,r2,f264 <_dtoa_r+0x152c>
    eccc:	05bff516 	blt	zero,r22,eca4 <__alt_data_end+0xf000eca4>
    ecd0:	003ff506 	br	eca8 <__alt_data_end+0xf000eca8>
    ecd4:	000fdc80 	call	fdc8 <__multadd>
    ecd8:	1023883a 	mov	r17,r2
    ecdc:	1029883a 	mov	r20,r2
    ece0:	003fdf06 	br	ec60 <__alt_data_end+0xf000ec60>
    ece4:	e009883a 	mov	r4,fp
    ece8:	000fda00 	call	fda0 <_Bfree>
    ecec:	00800044 	movi	r2,1
    ecf0:	003fbc06 	br	ebe4 <__alt_data_end+0xf000ebe4>
    ecf4:	a80b883a 	mov	r5,r21
    ecf8:	8009883a 	mov	r4,r16
    ecfc:	00105c00 	call	105c0 <__mcmp>
    ed00:	103edb0e 	bge	r2,zero,e870 <__alt_data_end+0xf000e870>
    ed04:	800b883a 	mov	r5,r16
    ed08:	000f883a 	mov	r7,zero
    ed0c:	01800284 	movi	r6,10
    ed10:	e009883a 	mov	r4,fp
    ed14:	000fdc80 	call	fdc8 <__multadd>
    ed18:	1021883a 	mov	r16,r2
    ed1c:	d8800517 	ldw	r2,20(sp)
    ed20:	d8c00b17 	ldw	r3,44(sp)
    ed24:	10bfffc4 	addi	r2,r2,-1
    ed28:	d8800515 	stw	r2,20(sp)
    ed2c:	183f761e 	bne	r3,zero,eb08 <__alt_data_end+0xf000eb08>
    ed30:	d9000c17 	ldw	r4,48(sp)
    ed34:	0101730e 	bge	zero,r4,f304 <_dtoa_r+0x15cc>
    ed38:	d9000615 	stw	r4,24(sp)
    ed3c:	003ed006 	br	e880 <__alt_data_end+0xf000e880>
    ed40:	00800084 	movi	r2,2
    ed44:	3081861e 	bne	r6,r2,f360 <_dtoa_r+0x1628>
    ed48:	d8000b15 	stw	zero,44(sp)
    ed4c:	003f3c06 	br	ea40 <__alt_data_end+0xf000ea40>
    ed50:	dc000917 	ldw	r16,36(sp)
    ed54:	003e9206 	br	e7a0 <__alt_data_end+0xf000e7a0>
    ed58:	d9c00317 	ldw	r7,12(sp)
    ed5c:	00800084 	movi	r2,2
    ed60:	11fec50e 	bge	r2,r7,e878 <__alt_data_end+0xf000e878>
    ed64:	d9000617 	ldw	r4,24(sp)
    ed68:	20013c1e 	bne	r4,zero,f25c <_dtoa_r+0x1524>
    ed6c:	a80b883a 	mov	r5,r21
    ed70:	000f883a 	mov	r7,zero
    ed74:	01800144 	movi	r6,5
    ed78:	e009883a 	mov	r4,fp
    ed7c:	000fdc80 	call	fdc8 <__multadd>
    ed80:	100b883a 	mov	r5,r2
    ed84:	8009883a 	mov	r4,r16
    ed88:	102b883a 	mov	r21,r2
    ed8c:	00105c00 	call	105c0 <__mcmp>
    ed90:	dc000915 	stw	r16,36(sp)
    ed94:	00bf410e 	bge	zero,r2,ea9c <__alt_data_end+0xf000ea9c>
    ed98:	d9c00717 	ldw	r7,28(sp)
    ed9c:	00800c44 	movi	r2,49
    eda0:	38800005 	stb	r2,0(r7)
    eda4:	d8800517 	ldw	r2,20(sp)
    eda8:	3dc00044 	addi	r23,r7,1
    edac:	10800044 	addi	r2,r2,1
    edb0:	d8800515 	stw	r2,20(sp)
    edb4:	003f3d06 	br	eaac <__alt_data_end+0xf000eaac>
    edb8:	d9800517 	ldw	r6,20(sp)
    edbc:	d9c00717 	ldw	r7,28(sp)
    edc0:	00800c44 	movi	r2,49
    edc4:	31800044 	addi	r6,r6,1
    edc8:	d9800515 	stw	r6,20(sp)
    edcc:	38800005 	stb	r2,0(r7)
    edd0:	003edf06 	br	e950 <__alt_data_end+0xf000e950>
    edd4:	d8000b15 	stw	zero,44(sp)
    edd8:	003c9f06 	br	e058 <__alt_data_end+0xf000e058>
    eddc:	903e7e1e 	bne	r18,zero,e7d8 <__alt_data_end+0xf000e7d8>
    ede0:	00800434 	movhi	r2,16
    ede4:	10bfffc4 	addi	r2,r2,-1
    ede8:	9884703a 	and	r2,r19,r2
    edec:	1000ea1e 	bne	r2,zero,f198 <_dtoa_r+0x1460>
    edf0:	9cdffc2c 	andhi	r19,r19,32752
    edf4:	9800e826 	beq	r19,zero,f198 <_dtoa_r+0x1460>
    edf8:	d9c00817 	ldw	r7,32(sp)
    edfc:	b5800044 	addi	r22,r22,1
    ee00:	04c00044 	movi	r19,1
    ee04:	39c00044 	addi	r7,r7,1
    ee08:	d9c00815 	stw	r7,32(sp)
    ee0c:	d8800d17 	ldw	r2,52(sp)
    ee10:	103e721e 	bne	r2,zero,e7dc <__alt_data_end+0xf000e7dc>
    ee14:	00800044 	movi	r2,1
    ee18:	003e7906 	br	e800 <__alt_data_end+0xf000e800>
    ee1c:	8009883a 	mov	r4,r16
    ee20:	0008cc40 	call	8cc4 <__floatsidf>
    ee24:	d9800f17 	ldw	r6,60(sp)
    ee28:	d9c01017 	ldw	r7,64(sp)
    ee2c:	1009883a 	mov	r4,r2
    ee30:	180b883a 	mov	r5,r3
    ee34:	0007c300 	call	7c30 <__muldf3>
    ee38:	000d883a 	mov	r6,zero
    ee3c:	01d00734 	movhi	r7,16412
    ee40:	1009883a 	mov	r4,r2
    ee44:	180b883a 	mov	r5,r3
    ee48:	00068cc0 	call	68cc <__adddf3>
    ee4c:	047f3034 	movhi	r17,64704
    ee50:	1021883a 	mov	r16,r2
    ee54:	1c63883a 	add	r17,r3,r17
    ee58:	d9000f17 	ldw	r4,60(sp)
    ee5c:	d9401017 	ldw	r5,64(sp)
    ee60:	000d883a 	mov	r6,zero
    ee64:	01d00534 	movhi	r7,16404
    ee68:	00083480 	call	8348 <__subdf3>
    ee6c:	800d883a 	mov	r6,r16
    ee70:	880f883a 	mov	r7,r17
    ee74:	1009883a 	mov	r4,r2
    ee78:	180b883a 	mov	r5,r3
    ee7c:	102b883a 	mov	r21,r2
    ee80:	1829883a 	mov	r20,r3
    ee84:	0007a600 	call	7a60 <__gedf2>
    ee88:	00806c16 	blt	zero,r2,f03c <_dtoa_r+0x1304>
    ee8c:	89e0003c 	xorhi	r7,r17,32768
    ee90:	800d883a 	mov	r6,r16
    ee94:	a809883a 	mov	r4,r21
    ee98:	a00b883a 	mov	r5,r20
    ee9c:	0007b3c0 	call	7b3c <__ledf2>
    eea0:	103d7e0e 	bge	r2,zero,e49c <__alt_data_end+0xf000e49c>
    eea4:	002b883a 	mov	r21,zero
    eea8:	0023883a 	mov	r17,zero
    eeac:	003efb06 	br	ea9c <__alt_data_end+0xf000ea9c>
    eeb0:	d8800717 	ldw	r2,28(sp)
    eeb4:	003bd006 	br	ddf8 <__alt_data_end+0xf000ddf8>
    eeb8:	d9000a17 	ldw	r4,40(sp)
    eebc:	d9800d17 	ldw	r6,52(sp)
    eec0:	dd400a15 	stw	r21,40(sp)
    eec4:	a905c83a 	sub	r2,r21,r4
    eec8:	308d883a 	add	r6,r6,r2
    eecc:	d9800d15 	stw	r6,52(sp)
    eed0:	002b883a 	mov	r21,zero
    eed4:	003e0606 	br	e6f0 <__alt_data_end+0xf000e6f0>
    eed8:	9023883a 	mov	r17,r18
    eedc:	9829883a 	mov	r20,r19
    eee0:	04000084 	movi	r16,2
    eee4:	003c9206 	br	e130 <__alt_data_end+0xf000e130>
    eee8:	04000044 	movi	r16,1
    eeec:	dc000c15 	stw	r16,48(sp)
    eef0:	dc000615 	stw	r16,24(sp)
    eef4:	dc002215 	stw	r16,136(sp)
    eef8:	e0001115 	stw	zero,68(fp)
    eefc:	000b883a 	mov	r5,zero
    ef00:	003c6906 	br	e0a8 <__alt_data_end+0xf000e0a8>
    ef04:	3021883a 	mov	r16,r6
    ef08:	003ffb06 	br	eef8 <__alt_data_end+0xf000eef8>
    ef0c:	1000021e 	bne	r2,zero,ef18 <_dtoa_r+0x11e0>
    ef10:	4200004c 	andi	r8,r8,1
    ef14:	403e7d1e 	bne	r8,zero,e90c <__alt_data_end+0xf000e90c>
    ef18:	01000c04 	movi	r4,48
    ef1c:	00000106 	br	ef24 <_dtoa_r+0x11ec>
    ef20:	102f883a 	mov	r23,r2
    ef24:	b8bfffc4 	addi	r2,r23,-1
    ef28:	10c00007 	ldb	r3,0(r2)
    ef2c:	193ffc26 	beq	r3,r4,ef20 <__alt_data_end+0xf000ef20>
    ef30:	003e8706 	br	e950 <__alt_data_end+0xf000e950>
    ef34:	d8800517 	ldw	r2,20(sp)
    ef38:	00a3c83a 	sub	r17,zero,r2
    ef3c:	8800a426 	beq	r17,zero,f1d0 <_dtoa_r+0x1498>
    ef40:	888003cc 	andi	r2,r17,15
    ef44:	100490fa 	slli	r2,r2,3
    ef48:	00c20034 	movhi	r3,2048
    ef4c:	18c11b04 	addi	r3,r3,1132
    ef50:	1885883a 	add	r2,r3,r2
    ef54:	11800017 	ldw	r6,0(r2)
    ef58:	11c00117 	ldw	r7,4(r2)
    ef5c:	9009883a 	mov	r4,r18
    ef60:	980b883a 	mov	r5,r19
    ef64:	8823d13a 	srai	r17,r17,4
    ef68:	0007c300 	call	7c30 <__muldf3>
    ef6c:	d8800f15 	stw	r2,60(sp)
    ef70:	d8c01015 	stw	r3,64(sp)
    ef74:	8800e826 	beq	r17,zero,f318 <_dtoa_r+0x15e0>
    ef78:	05020034 	movhi	r20,2048
    ef7c:	a5011104 	addi	r20,r20,1092
    ef80:	04000084 	movi	r16,2
    ef84:	8980004c 	andi	r6,r17,1
    ef88:	1009883a 	mov	r4,r2
    ef8c:	8823d07a 	srai	r17,r17,1
    ef90:	180b883a 	mov	r5,r3
    ef94:	30000426 	beq	r6,zero,efa8 <_dtoa_r+0x1270>
    ef98:	a1800017 	ldw	r6,0(r20)
    ef9c:	a1c00117 	ldw	r7,4(r20)
    efa0:	84000044 	addi	r16,r16,1
    efa4:	0007c300 	call	7c30 <__muldf3>
    efa8:	a5000204 	addi	r20,r20,8
    efac:	883ff51e 	bne	r17,zero,ef84 <__alt_data_end+0xf000ef84>
    efb0:	d8800f15 	stw	r2,60(sp)
    efb4:	d8c01015 	stw	r3,64(sp)
    efb8:	003c7606 	br	e194 <__alt_data_end+0xf000e194>
    efbc:	00c00c04 	movi	r3,48
    efc0:	10c00005 	stb	r3,0(r2)
    efc4:	d8c00517 	ldw	r3,20(sp)
    efc8:	bd3fffc3 	ldbu	r20,-1(r23)
    efcc:	18c00044 	addi	r3,r3,1
    efd0:	d8c00515 	stw	r3,20(sp)
    efd4:	003db906 	br	e6bc <__alt_data_end+0xf000e6bc>
    efd8:	89400117 	ldw	r5,4(r17)
    efdc:	e009883a 	mov	r4,fp
    efe0:	000fcf80 	call	fcf8 <_Balloc>
    efe4:	89800417 	ldw	r6,16(r17)
    efe8:	89400304 	addi	r5,r17,12
    efec:	11000304 	addi	r4,r2,12
    eff0:	31800084 	addi	r6,r6,2
    eff4:	318d883a 	add	r6,r6,r6
    eff8:	318d883a 	add	r6,r6,r6
    effc:	1027883a 	mov	r19,r2
    f000:	000ae380 	call	ae38 <memcpy>
    f004:	01800044 	movi	r6,1
    f008:	980b883a 	mov	r5,r19
    f00c:	e009883a 	mov	r4,fp
    f010:	00104780 	call	10478 <__lshift>
    f014:	1029883a 	mov	r20,r2
    f018:	003ecc06 	br	eb4c <__alt_data_end+0xf000eb4c>
    f01c:	00800e44 	movi	r2,57
    f020:	90809026 	beq	r18,r2,f264 <_dtoa_r+0x152c>
    f024:	92000044 	addi	r8,r18,1
    f028:	003f1f06 	br	eca8 <__alt_data_end+0xf000eca8>
    f02c:	9011883a 	mov	r8,r18
    f030:	8825883a 	mov	r18,r17
    f034:	a023883a 	mov	r17,r20
    f038:	003e2906 	br	e8e0 <__alt_data_end+0xf000e8e0>
    f03c:	002b883a 	mov	r21,zero
    f040:	0023883a 	mov	r17,zero
    f044:	003f5406 	br	ed98 <__alt_data_end+0xf000ed98>
    f048:	61bfffc4 	addi	r6,r12,-1
    f04c:	300490fa 	slli	r2,r6,3
    f050:	00c20034 	movhi	r3,2048
    f054:	18c11b04 	addi	r3,r3,1132
    f058:	1885883a 	add	r2,r3,r2
    f05c:	11000017 	ldw	r4,0(r2)
    f060:	11400117 	ldw	r5,4(r2)
    f064:	d8800717 	ldw	r2,28(sp)
    f068:	880f883a 	mov	r7,r17
    f06c:	d9801215 	stw	r6,72(sp)
    f070:	800d883a 	mov	r6,r16
    f074:	db001615 	stw	r12,88(sp)
    f078:	15c00044 	addi	r23,r2,1
    f07c:	0007c300 	call	7c30 <__muldf3>
    f080:	d9401017 	ldw	r5,64(sp)
    f084:	d9000f17 	ldw	r4,60(sp)
    f088:	d8c01515 	stw	r3,84(sp)
    f08c:	d8801415 	stw	r2,80(sp)
    f090:	0008c440 	call	8c44 <__fixdfsi>
    f094:	1009883a 	mov	r4,r2
    f098:	1021883a 	mov	r16,r2
    f09c:	0008cc40 	call	8cc4 <__floatsidf>
    f0a0:	d9000f17 	ldw	r4,60(sp)
    f0a4:	d9401017 	ldw	r5,64(sp)
    f0a8:	100d883a 	mov	r6,r2
    f0ac:	180f883a 	mov	r7,r3
    f0b0:	00083480 	call	8348 <__subdf3>
    f0b4:	1829883a 	mov	r20,r3
    f0b8:	d8c00717 	ldw	r3,28(sp)
    f0bc:	84000c04 	addi	r16,r16,48
    f0c0:	1023883a 	mov	r17,r2
    f0c4:	1c000005 	stb	r16,0(r3)
    f0c8:	db001617 	ldw	r12,88(sp)
    f0cc:	00800044 	movi	r2,1
    f0d0:	60802226 	beq	r12,r2,f15c <_dtoa_r+0x1424>
    f0d4:	d9c00717 	ldw	r7,28(sp)
    f0d8:	8805883a 	mov	r2,r17
    f0dc:	b82b883a 	mov	r21,r23
    f0e0:	3b19883a 	add	r12,r7,r12
    f0e4:	6023883a 	mov	r17,r12
    f0e8:	a007883a 	mov	r3,r20
    f0ec:	dc800f15 	stw	r18,60(sp)
    f0f0:	000d883a 	mov	r6,zero
    f0f4:	01d00934 	movhi	r7,16420
    f0f8:	1009883a 	mov	r4,r2
    f0fc:	180b883a 	mov	r5,r3
    f100:	0007c300 	call	7c30 <__muldf3>
    f104:	180b883a 	mov	r5,r3
    f108:	1009883a 	mov	r4,r2
    f10c:	1829883a 	mov	r20,r3
    f110:	1025883a 	mov	r18,r2
    f114:	0008c440 	call	8c44 <__fixdfsi>
    f118:	1009883a 	mov	r4,r2
    f11c:	1021883a 	mov	r16,r2
    f120:	0008cc40 	call	8cc4 <__floatsidf>
    f124:	100d883a 	mov	r6,r2
    f128:	180f883a 	mov	r7,r3
    f12c:	9009883a 	mov	r4,r18
    f130:	a00b883a 	mov	r5,r20
    f134:	84000c04 	addi	r16,r16,48
    f138:	00083480 	call	8348 <__subdf3>
    f13c:	ad400044 	addi	r21,r21,1
    f140:	ac3fffc5 	stb	r16,-1(r21)
    f144:	ac7fea1e 	bne	r21,r17,f0f0 <__alt_data_end+0xf000f0f0>
    f148:	1023883a 	mov	r17,r2
    f14c:	d8801217 	ldw	r2,72(sp)
    f150:	dc800f17 	ldw	r18,60(sp)
    f154:	1829883a 	mov	r20,r3
    f158:	b8af883a 	add	r23,r23,r2
    f15c:	d9001417 	ldw	r4,80(sp)
    f160:	d9401517 	ldw	r5,84(sp)
    f164:	000d883a 	mov	r6,zero
    f168:	01cff834 	movhi	r7,16352
    f16c:	00068cc0 	call	68cc <__adddf3>
    f170:	880d883a 	mov	r6,r17
    f174:	a00f883a 	mov	r7,r20
    f178:	1009883a 	mov	r4,r2
    f17c:	180b883a 	mov	r5,r3
    f180:	0007b3c0 	call	7b3c <__ledf2>
    f184:	10003e0e 	bge	r2,zero,f280 <_dtoa_r+0x1548>
    f188:	d9001317 	ldw	r4,76(sp)
    f18c:	bd3fffc3 	ldbu	r20,-1(r23)
    f190:	d9000515 	stw	r4,20(sp)
    f194:	003d3b06 	br	e684 <__alt_data_end+0xf000e684>
    f198:	0027883a 	mov	r19,zero
    f19c:	003f1b06 	br	ee0c <__alt_data_end+0xf000ee0c>
    f1a0:	d8800817 	ldw	r2,32(sp)
    f1a4:	11e9c83a 	sub	r20,r2,r7
    f1a8:	0005883a 	mov	r2,zero
    f1ac:	003d5406 	br	e700 <__alt_data_end+0xf000e700>
    f1b0:	00800044 	movi	r2,1
    f1b4:	003dc706 	br	e8d4 <__alt_data_end+0xf000e8d4>
    f1b8:	d8c00217 	ldw	r3,8(sp)
    f1bc:	00800d84 	movi	r2,54
    f1c0:	dd400a17 	ldw	r21,40(sp)
    f1c4:	10c5c83a 	sub	r2,r2,r3
    f1c8:	dd000817 	ldw	r20,32(sp)
    f1cc:	003d4c06 	br	e700 <__alt_data_end+0xf000e700>
    f1d0:	dc800f15 	stw	r18,60(sp)
    f1d4:	dcc01015 	stw	r19,64(sp)
    f1d8:	04000084 	movi	r16,2
    f1dc:	003bed06 	br	e194 <__alt_data_end+0xf000e194>
    f1e0:	d9000617 	ldw	r4,24(sp)
    f1e4:	203f0d26 	beq	r4,zero,ee1c <__alt_data_end+0xf000ee1c>
    f1e8:	d9800c17 	ldw	r6,48(sp)
    f1ec:	01bcab0e 	bge	zero,r6,e49c <__alt_data_end+0xf000e49c>
    f1f0:	d9401017 	ldw	r5,64(sp)
    f1f4:	d9000f17 	ldw	r4,60(sp)
    f1f8:	000d883a 	mov	r6,zero
    f1fc:	01d00934 	movhi	r7,16420
    f200:	0007c300 	call	7c30 <__muldf3>
    f204:	81000044 	addi	r4,r16,1
    f208:	d8800f15 	stw	r2,60(sp)
    f20c:	d8c01015 	stw	r3,64(sp)
    f210:	0008cc40 	call	8cc4 <__floatsidf>
    f214:	d9800f17 	ldw	r6,60(sp)
    f218:	d9c01017 	ldw	r7,64(sp)
    f21c:	1009883a 	mov	r4,r2
    f220:	180b883a 	mov	r5,r3
    f224:	0007c300 	call	7c30 <__muldf3>
    f228:	01d00734 	movhi	r7,16412
    f22c:	000d883a 	mov	r6,zero
    f230:	1009883a 	mov	r4,r2
    f234:	180b883a 	mov	r5,r3
    f238:	00068cc0 	call	68cc <__adddf3>
    f23c:	d9c00517 	ldw	r7,20(sp)
    f240:	047f3034 	movhi	r17,64704
    f244:	1021883a 	mov	r16,r2
    f248:	39ffffc4 	addi	r7,r7,-1
    f24c:	d9c01315 	stw	r7,76(sp)
    f250:	1c63883a 	add	r17,r3,r17
    f254:	db000c17 	ldw	r12,48(sp)
    f258:	003bea06 	br	e204 <__alt_data_end+0xf000e204>
    f25c:	dc000915 	stw	r16,36(sp)
    f260:	003e0e06 	br	ea9c <__alt_data_end+0xf000ea9c>
    f264:	01000e44 	movi	r4,57
    f268:	8825883a 	mov	r18,r17
    f26c:	9dc00044 	addi	r23,r19,1
    f270:	99000005 	stb	r4,0(r19)
    f274:	a023883a 	mov	r17,r20
    f278:	dc000915 	stw	r16,36(sp)
    f27c:	003da406 	br	e910 <__alt_data_end+0xf000e910>
    f280:	d9801417 	ldw	r6,80(sp)
    f284:	d9c01517 	ldw	r7,84(sp)
    f288:	0009883a 	mov	r4,zero
    f28c:	014ff834 	movhi	r5,16352
    f290:	00083480 	call	8348 <__subdf3>
    f294:	880d883a 	mov	r6,r17
    f298:	a00f883a 	mov	r7,r20
    f29c:	1009883a 	mov	r4,r2
    f2a0:	180b883a 	mov	r5,r3
    f2a4:	0007a600 	call	7a60 <__gedf2>
    f2a8:	00bc7c0e 	bge	zero,r2,e49c <__alt_data_end+0xf000e49c>
    f2ac:	01000c04 	movi	r4,48
    f2b0:	00000106 	br	f2b8 <_dtoa_r+0x1580>
    f2b4:	102f883a 	mov	r23,r2
    f2b8:	b8bfffc4 	addi	r2,r23,-1
    f2bc:	10c00007 	ldb	r3,0(r2)
    f2c0:	193ffc26 	beq	r3,r4,f2b4 <__alt_data_end+0xf000f2b4>
    f2c4:	d9801317 	ldw	r6,76(sp)
    f2c8:	d9800515 	stw	r6,20(sp)
    f2cc:	003c4406 	br	e3e0 <__alt_data_end+0xf000e3e0>
    f2d0:	d9801317 	ldw	r6,76(sp)
    f2d4:	d9800515 	stw	r6,20(sp)
    f2d8:	003cea06 	br	e684 <__alt_data_end+0xf000e684>
    f2dc:	dd800f17 	ldw	r22,60(sp)
    f2e0:	dcc01017 	ldw	r19,64(sp)
    f2e4:	dc801217 	ldw	r18,72(sp)
    f2e8:	003c6c06 	br	e49c <__alt_data_end+0xf000e49c>
    f2ec:	903e031e 	bne	r18,zero,eafc <__alt_data_end+0xf000eafc>
    f2f0:	003ebb06 	br	ede0 <__alt_data_end+0xf000ede0>
    f2f4:	103e6c1e 	bne	r2,zero,eca8 <__alt_data_end+0xf000eca8>
    f2f8:	4080004c 	andi	r2,r8,1
    f2fc:	103e6a26 	beq	r2,zero,eca8 <__alt_data_end+0xf000eca8>
    f300:	003e6606 	br	ec9c <__alt_data_end+0xf000ec9c>
    f304:	d8c00317 	ldw	r3,12(sp)
    f308:	00800084 	movi	r2,2
    f30c:	10c02916 	blt	r2,r3,f3b4 <_dtoa_r+0x167c>
    f310:	d9000c17 	ldw	r4,48(sp)
    f314:	003e8806 	br	ed38 <__alt_data_end+0xf000ed38>
    f318:	04000084 	movi	r16,2
    f31c:	003b9d06 	br	e194 <__alt_data_end+0xf000e194>
    f320:	d9001317 	ldw	r4,76(sp)
    f324:	d9000515 	stw	r4,20(sp)
    f328:	003cd606 	br	e684 <__alt_data_end+0xf000e684>
    f32c:	d8801317 	ldw	r2,76(sp)
    f330:	d8800515 	stw	r2,20(sp)
    f334:	003c2a06 	br	e3e0 <__alt_data_end+0xf000e3e0>
    f338:	d9800317 	ldw	r6,12(sp)
    f33c:	00800084 	movi	r2,2
    f340:	11801516 	blt	r2,r6,f398 <_dtoa_r+0x1660>
    f344:	d9c00c17 	ldw	r7,48(sp)
    f348:	d9c00615 	stw	r7,24(sp)
    f34c:	003df706 	br	eb2c <__alt_data_end+0xf000eb2c>
    f350:	193d3926 	beq	r3,r4,e838 <__alt_data_end+0xf000e838>
    f354:	00c00f04 	movi	r3,60
    f358:	1885c83a 	sub	r2,r3,r2
    f35c:	003ddf06 	br	eadc <__alt_data_end+0xf000eadc>
    f360:	e009883a 	mov	r4,fp
    f364:	e0001115 	stw	zero,68(fp)
    f368:	000b883a 	mov	r5,zero
    f36c:	000fcf80 	call	fcf8 <_Balloc>
    f370:	d8800715 	stw	r2,28(sp)
    f374:	d8c00717 	ldw	r3,28(sp)
    f378:	00bfffc4 	movi	r2,-1
    f37c:	01000044 	movi	r4,1
    f380:	d8800c15 	stw	r2,48(sp)
    f384:	e0c01015 	stw	r3,64(fp)
    f388:	d9000b15 	stw	r4,44(sp)
    f38c:	d8800615 	stw	r2,24(sp)
    f390:	d8002215 	stw	zero,136(sp)
    f394:	003c4106 	br	e49c <__alt_data_end+0xf000e49c>
    f398:	d8c00c17 	ldw	r3,48(sp)
    f39c:	d8c00615 	stw	r3,24(sp)
    f3a0:	003e7006 	br	ed64 <__alt_data_end+0xf000ed64>
    f3a4:	04400044 	movi	r17,1
    f3a8:	003b2006 	br	e02c <__alt_data_end+0xf000e02c>
    f3ac:	000b883a 	mov	r5,zero
    f3b0:	003b3d06 	br	e0a8 <__alt_data_end+0xf000e0a8>
    f3b4:	d8800c17 	ldw	r2,48(sp)
    f3b8:	d8800615 	stw	r2,24(sp)
    f3bc:	003e6906 	br	ed64 <__alt_data_end+0xf000ed64>

0000f3c0 <__sflags>:
    f3c0:	28800007 	ldb	r2,0(r5)
    f3c4:	00c01c84 	movi	r3,114
    f3c8:	10c02426 	beq	r2,r3,f45c <__sflags+0x9c>
    f3cc:	00c01dc4 	movi	r3,119
    f3d0:	10c01e26 	beq	r2,r3,f44c <__sflags+0x8c>
    f3d4:	00c01844 	movi	r3,97
    f3d8:	10c00426 	beq	r2,r3,f3ec <__sflags+0x2c>
    f3dc:	00800584 	movi	r2,22
    f3e0:	20800015 	stw	r2,0(r4)
    f3e4:	0005883a 	mov	r2,zero
    f3e8:	f800283a 	ret
    f3ec:	02c08204 	movi	r11,520
    f3f0:	01000044 	movi	r4,1
    f3f4:	00804204 	movi	r2,264
    f3f8:	01c00ac4 	movi	r7,43
    f3fc:	02bff8c4 	movi	r10,-29
    f400:	027fff04 	movi	r9,-4
    f404:	02001e04 	movi	r8,120
    f408:	29400044 	addi	r5,r5,1
    f40c:	28c00007 	ldb	r3,0(r5)
    f410:	18000626 	beq	r3,zero,f42c <__sflags+0x6c>
    f414:	19c00826 	beq	r3,r7,f438 <__sflags+0x78>
    f418:	1a3ffb1e 	bne	r3,r8,f408 <__alt_data_end+0xf000f408>
    f41c:	29400044 	addi	r5,r5,1
    f420:	28c00007 	ldb	r3,0(r5)
    f424:	21020014 	ori	r4,r4,2048
    f428:	183ffa1e 	bne	r3,zero,f414 <__alt_data_end+0xf000f414>
    f42c:	22c8b03a 	or	r4,r4,r11
    f430:	31000015 	stw	r4,0(r6)
    f434:	f800283a 	ret
    f438:	1284703a 	and	r2,r2,r10
    f43c:	2248703a 	and	r4,r4,r9
    f440:	10800414 	ori	r2,r2,16
    f444:	21000094 	ori	r4,r4,2
    f448:	003fef06 	br	f408 <__alt_data_end+0xf000f408>
    f44c:	02c18004 	movi	r11,1536
    f450:	01000044 	movi	r4,1
    f454:	00800204 	movi	r2,8
    f458:	003fe706 	br	f3f8 <__alt_data_end+0xf000f3f8>
    f45c:	0017883a 	mov	r11,zero
    f460:	0009883a 	mov	r4,zero
    f464:	00800104 	movi	r2,4
    f468:	003fe306 	br	f3f8 <__alt_data_end+0xf000f3f8>

0000f46c <__sfvwrite_r>:
    f46c:	30800217 	ldw	r2,8(r6)
    f470:	10006726 	beq	r2,zero,f610 <__sfvwrite_r+0x1a4>
    f474:	28c0030b 	ldhu	r3,12(r5)
    f478:	defff404 	addi	sp,sp,-48
    f47c:	dd400715 	stw	r21,28(sp)
    f480:	dd000615 	stw	r20,24(sp)
    f484:	dc000215 	stw	r16,8(sp)
    f488:	dfc00b15 	stw	ra,44(sp)
    f48c:	df000a15 	stw	fp,40(sp)
    f490:	ddc00915 	stw	r23,36(sp)
    f494:	dd800815 	stw	r22,32(sp)
    f498:	dcc00515 	stw	r19,20(sp)
    f49c:	dc800415 	stw	r18,16(sp)
    f4a0:	dc400315 	stw	r17,12(sp)
    f4a4:	1880020c 	andi	r2,r3,8
    f4a8:	2821883a 	mov	r16,r5
    f4ac:	202b883a 	mov	r21,r4
    f4b0:	3029883a 	mov	r20,r6
    f4b4:	10002726 	beq	r2,zero,f554 <__sfvwrite_r+0xe8>
    f4b8:	28800417 	ldw	r2,16(r5)
    f4bc:	10002526 	beq	r2,zero,f554 <__sfvwrite_r+0xe8>
    f4c0:	1880008c 	andi	r2,r3,2
    f4c4:	a4400017 	ldw	r17,0(r20)
    f4c8:	10002a26 	beq	r2,zero,f574 <__sfvwrite_r+0x108>
    f4cc:	05a00034 	movhi	r22,32768
    f4d0:	0027883a 	mov	r19,zero
    f4d4:	0025883a 	mov	r18,zero
    f4d8:	b5bf0004 	addi	r22,r22,-1024
    f4dc:	980d883a 	mov	r6,r19
    f4e0:	a809883a 	mov	r4,r21
    f4e4:	90004626 	beq	r18,zero,f600 <__sfvwrite_r+0x194>
    f4e8:	900f883a 	mov	r7,r18
    f4ec:	b480022e 	bgeu	r22,r18,f4f8 <__sfvwrite_r+0x8c>
    f4f0:	01e00034 	movhi	r7,32768
    f4f4:	39ff0004 	addi	r7,r7,-1024
    f4f8:	80800917 	ldw	r2,36(r16)
    f4fc:	81400717 	ldw	r5,28(r16)
    f500:	103ee83a 	callr	r2
    f504:	0080570e 	bge	zero,r2,f664 <__sfvwrite_r+0x1f8>
    f508:	a0c00217 	ldw	r3,8(r20)
    f50c:	98a7883a 	add	r19,r19,r2
    f510:	90a5c83a 	sub	r18,r18,r2
    f514:	1885c83a 	sub	r2,r3,r2
    f518:	a0800215 	stw	r2,8(r20)
    f51c:	103fef1e 	bne	r2,zero,f4dc <__alt_data_end+0xf000f4dc>
    f520:	0005883a 	mov	r2,zero
    f524:	dfc00b17 	ldw	ra,44(sp)
    f528:	df000a17 	ldw	fp,40(sp)
    f52c:	ddc00917 	ldw	r23,36(sp)
    f530:	dd800817 	ldw	r22,32(sp)
    f534:	dd400717 	ldw	r21,28(sp)
    f538:	dd000617 	ldw	r20,24(sp)
    f53c:	dcc00517 	ldw	r19,20(sp)
    f540:	dc800417 	ldw	r18,16(sp)
    f544:	dc400317 	ldw	r17,12(sp)
    f548:	dc000217 	ldw	r16,8(sp)
    f54c:	dec00c04 	addi	sp,sp,48
    f550:	f800283a 	ret
    f554:	800b883a 	mov	r5,r16
    f558:	a809883a 	mov	r4,r21
    f55c:	000d9900 	call	d990 <__swsetup_r>
    f560:	1000eb1e 	bne	r2,zero,f910 <__sfvwrite_r+0x4a4>
    f564:	80c0030b 	ldhu	r3,12(r16)
    f568:	a4400017 	ldw	r17,0(r20)
    f56c:	1880008c 	andi	r2,r3,2
    f570:	103fd61e 	bne	r2,zero,f4cc <__alt_data_end+0xf000f4cc>
    f574:	1880004c 	andi	r2,r3,1
    f578:	10003f1e 	bne	r2,zero,f678 <__sfvwrite_r+0x20c>
    f57c:	0039883a 	mov	fp,zero
    f580:	0025883a 	mov	r18,zero
    f584:	90001a26 	beq	r18,zero,f5f0 <__sfvwrite_r+0x184>
    f588:	1880800c 	andi	r2,r3,512
    f58c:	84c00217 	ldw	r19,8(r16)
    f590:	10002126 	beq	r2,zero,f618 <__sfvwrite_r+0x1ac>
    f594:	982f883a 	mov	r23,r19
    f598:	94c09336 	bltu	r18,r19,f7e8 <__sfvwrite_r+0x37c>
    f59c:	1881200c 	andi	r2,r3,1152
    f5a0:	10009e1e 	bne	r2,zero,f81c <__sfvwrite_r+0x3b0>
    f5a4:	81000017 	ldw	r4,0(r16)
    f5a8:	b80d883a 	mov	r6,r23
    f5ac:	e00b883a 	mov	r5,fp
    f5b0:	000fb9c0 	call	fb9c <memmove>
    f5b4:	80c00217 	ldw	r3,8(r16)
    f5b8:	81000017 	ldw	r4,0(r16)
    f5bc:	9005883a 	mov	r2,r18
    f5c0:	1ce7c83a 	sub	r19,r3,r19
    f5c4:	25cf883a 	add	r7,r4,r23
    f5c8:	84c00215 	stw	r19,8(r16)
    f5cc:	81c00015 	stw	r7,0(r16)
    f5d0:	a0c00217 	ldw	r3,8(r20)
    f5d4:	e0b9883a 	add	fp,fp,r2
    f5d8:	90a5c83a 	sub	r18,r18,r2
    f5dc:	18a7c83a 	sub	r19,r3,r2
    f5e0:	a4c00215 	stw	r19,8(r20)
    f5e4:	983fce26 	beq	r19,zero,f520 <__alt_data_end+0xf000f520>
    f5e8:	80c0030b 	ldhu	r3,12(r16)
    f5ec:	903fe61e 	bne	r18,zero,f588 <__alt_data_end+0xf000f588>
    f5f0:	8f000017 	ldw	fp,0(r17)
    f5f4:	8c800117 	ldw	r18,4(r17)
    f5f8:	8c400204 	addi	r17,r17,8
    f5fc:	003fe106 	br	f584 <__alt_data_end+0xf000f584>
    f600:	8cc00017 	ldw	r19,0(r17)
    f604:	8c800117 	ldw	r18,4(r17)
    f608:	8c400204 	addi	r17,r17,8
    f60c:	003fb306 	br	f4dc <__alt_data_end+0xf000f4dc>
    f610:	0005883a 	mov	r2,zero
    f614:	f800283a 	ret
    f618:	81000017 	ldw	r4,0(r16)
    f61c:	80800417 	ldw	r2,16(r16)
    f620:	11005736 	bltu	r2,r4,f780 <__sfvwrite_r+0x314>
    f624:	85c00517 	ldw	r23,20(r16)
    f628:	95c05536 	bltu	r18,r23,f780 <__sfvwrite_r+0x314>
    f62c:	00a00034 	movhi	r2,32768
    f630:	10bfffc4 	addi	r2,r2,-1
    f634:	9009883a 	mov	r4,r18
    f638:	1480012e 	bgeu	r2,r18,f640 <__sfvwrite_r+0x1d4>
    f63c:	1009883a 	mov	r4,r2
    f640:	b80b883a 	mov	r5,r23
    f644:	0008e040 	call	8e04 <__divsi3>
    f648:	15cf383a 	mul	r7,r2,r23
    f64c:	81400717 	ldw	r5,28(r16)
    f650:	80800917 	ldw	r2,36(r16)
    f654:	e00d883a 	mov	r6,fp
    f658:	a809883a 	mov	r4,r21
    f65c:	103ee83a 	callr	r2
    f660:	00bfdb16 	blt	zero,r2,f5d0 <__alt_data_end+0xf000f5d0>
    f664:	8080030b 	ldhu	r2,12(r16)
    f668:	10801014 	ori	r2,r2,64
    f66c:	8080030d 	sth	r2,12(r16)
    f670:	00bfffc4 	movi	r2,-1
    f674:	003fab06 	br	f524 <__alt_data_end+0xf000f524>
    f678:	0027883a 	mov	r19,zero
    f67c:	0011883a 	mov	r8,zero
    f680:	0039883a 	mov	fp,zero
    f684:	0025883a 	mov	r18,zero
    f688:	90001f26 	beq	r18,zero,f708 <__sfvwrite_r+0x29c>
    f68c:	40005a26 	beq	r8,zero,f7f8 <__sfvwrite_r+0x38c>
    f690:	982d883a 	mov	r22,r19
    f694:	94c0012e 	bgeu	r18,r19,f69c <__sfvwrite_r+0x230>
    f698:	902d883a 	mov	r22,r18
    f69c:	81000017 	ldw	r4,0(r16)
    f6a0:	80800417 	ldw	r2,16(r16)
    f6a4:	b02f883a 	mov	r23,r22
    f6a8:	81c00517 	ldw	r7,20(r16)
    f6ac:	1100032e 	bgeu	r2,r4,f6bc <__sfvwrite_r+0x250>
    f6b0:	80c00217 	ldw	r3,8(r16)
    f6b4:	38c7883a 	add	r3,r7,r3
    f6b8:	1d801816 	blt	r3,r22,f71c <__sfvwrite_r+0x2b0>
    f6bc:	b1c03e16 	blt	r22,r7,f7b8 <__sfvwrite_r+0x34c>
    f6c0:	80800917 	ldw	r2,36(r16)
    f6c4:	81400717 	ldw	r5,28(r16)
    f6c8:	e00d883a 	mov	r6,fp
    f6cc:	da000115 	stw	r8,4(sp)
    f6d0:	a809883a 	mov	r4,r21
    f6d4:	103ee83a 	callr	r2
    f6d8:	102f883a 	mov	r23,r2
    f6dc:	da000117 	ldw	r8,4(sp)
    f6e0:	00bfe00e 	bge	zero,r2,f664 <__alt_data_end+0xf000f664>
    f6e4:	9de7c83a 	sub	r19,r19,r23
    f6e8:	98001f26 	beq	r19,zero,f768 <__sfvwrite_r+0x2fc>
    f6ec:	a0800217 	ldw	r2,8(r20)
    f6f0:	e5f9883a 	add	fp,fp,r23
    f6f4:	95e5c83a 	sub	r18,r18,r23
    f6f8:	15efc83a 	sub	r23,r2,r23
    f6fc:	a5c00215 	stw	r23,8(r20)
    f700:	b83f8726 	beq	r23,zero,f520 <__alt_data_end+0xf000f520>
    f704:	903fe11e 	bne	r18,zero,f68c <__alt_data_end+0xf000f68c>
    f708:	8f000017 	ldw	fp,0(r17)
    f70c:	8c800117 	ldw	r18,4(r17)
    f710:	0011883a 	mov	r8,zero
    f714:	8c400204 	addi	r17,r17,8
    f718:	003fdb06 	br	f688 <__alt_data_end+0xf000f688>
    f71c:	180d883a 	mov	r6,r3
    f720:	e00b883a 	mov	r5,fp
    f724:	da000115 	stw	r8,4(sp)
    f728:	d8c00015 	stw	r3,0(sp)
    f72c:	000fb9c0 	call	fb9c <memmove>
    f730:	d8c00017 	ldw	r3,0(sp)
    f734:	80800017 	ldw	r2,0(r16)
    f738:	800b883a 	mov	r5,r16
    f73c:	a809883a 	mov	r4,r21
    f740:	10c5883a 	add	r2,r2,r3
    f744:	80800015 	stw	r2,0(r16)
    f748:	d8c00015 	stw	r3,0(sp)
    f74c:	00092d80 	call	92d8 <_fflush_r>
    f750:	d8c00017 	ldw	r3,0(sp)
    f754:	da000117 	ldw	r8,4(sp)
    f758:	103fc21e 	bne	r2,zero,f664 <__alt_data_end+0xf000f664>
    f75c:	182f883a 	mov	r23,r3
    f760:	9de7c83a 	sub	r19,r19,r23
    f764:	983fe11e 	bne	r19,zero,f6ec <__alt_data_end+0xf000f6ec>
    f768:	800b883a 	mov	r5,r16
    f76c:	a809883a 	mov	r4,r21
    f770:	00092d80 	call	92d8 <_fflush_r>
    f774:	103fbb1e 	bne	r2,zero,f664 <__alt_data_end+0xf000f664>
    f778:	0011883a 	mov	r8,zero
    f77c:	003fdb06 	br	f6ec <__alt_data_end+0xf000f6ec>
    f780:	94c0012e 	bgeu	r18,r19,f788 <__sfvwrite_r+0x31c>
    f784:	9027883a 	mov	r19,r18
    f788:	980d883a 	mov	r6,r19
    f78c:	e00b883a 	mov	r5,fp
    f790:	000fb9c0 	call	fb9c <memmove>
    f794:	80800217 	ldw	r2,8(r16)
    f798:	80c00017 	ldw	r3,0(r16)
    f79c:	14c5c83a 	sub	r2,r2,r19
    f7a0:	1cc7883a 	add	r3,r3,r19
    f7a4:	80800215 	stw	r2,8(r16)
    f7a8:	80c00015 	stw	r3,0(r16)
    f7ac:	10004326 	beq	r2,zero,f8bc <__sfvwrite_r+0x450>
    f7b0:	9805883a 	mov	r2,r19
    f7b4:	003f8606 	br	f5d0 <__alt_data_end+0xf000f5d0>
    f7b8:	b00d883a 	mov	r6,r22
    f7bc:	e00b883a 	mov	r5,fp
    f7c0:	da000115 	stw	r8,4(sp)
    f7c4:	000fb9c0 	call	fb9c <memmove>
    f7c8:	80800217 	ldw	r2,8(r16)
    f7cc:	80c00017 	ldw	r3,0(r16)
    f7d0:	da000117 	ldw	r8,4(sp)
    f7d4:	1585c83a 	sub	r2,r2,r22
    f7d8:	1dad883a 	add	r22,r3,r22
    f7dc:	80800215 	stw	r2,8(r16)
    f7e0:	85800015 	stw	r22,0(r16)
    f7e4:	003fbf06 	br	f6e4 <__alt_data_end+0xf000f6e4>
    f7e8:	81000017 	ldw	r4,0(r16)
    f7ec:	9027883a 	mov	r19,r18
    f7f0:	902f883a 	mov	r23,r18
    f7f4:	003f6c06 	br	f5a8 <__alt_data_end+0xf000f5a8>
    f7f8:	900d883a 	mov	r6,r18
    f7fc:	01400284 	movi	r5,10
    f800:	e009883a 	mov	r4,fp
    f804:	000fab80 	call	fab8 <memchr>
    f808:	10003e26 	beq	r2,zero,f904 <__sfvwrite_r+0x498>
    f80c:	10800044 	addi	r2,r2,1
    f810:	1727c83a 	sub	r19,r2,fp
    f814:	02000044 	movi	r8,1
    f818:	003f9d06 	br	f690 <__alt_data_end+0xf000f690>
    f81c:	80800517 	ldw	r2,20(r16)
    f820:	81400417 	ldw	r5,16(r16)
    f824:	81c00017 	ldw	r7,0(r16)
    f828:	10a7883a 	add	r19,r2,r2
    f82c:	9885883a 	add	r2,r19,r2
    f830:	1026d7fa 	srli	r19,r2,31
    f834:	396dc83a 	sub	r22,r7,r5
    f838:	b1000044 	addi	r4,r22,1
    f83c:	9885883a 	add	r2,r19,r2
    f840:	1027d07a 	srai	r19,r2,1
    f844:	2485883a 	add	r2,r4,r18
    f848:	980d883a 	mov	r6,r19
    f84c:	9880022e 	bgeu	r19,r2,f858 <__sfvwrite_r+0x3ec>
    f850:	1027883a 	mov	r19,r2
    f854:	100d883a 	mov	r6,r2
    f858:	18c1000c 	andi	r3,r3,1024
    f85c:	18001c26 	beq	r3,zero,f8d0 <__sfvwrite_r+0x464>
    f860:	300b883a 	mov	r5,r6
    f864:	a809883a 	mov	r4,r21
    f868:	000a5b00 	call	a5b0 <_malloc_r>
    f86c:	102f883a 	mov	r23,r2
    f870:	10002926 	beq	r2,zero,f918 <__sfvwrite_r+0x4ac>
    f874:	81400417 	ldw	r5,16(r16)
    f878:	b00d883a 	mov	r6,r22
    f87c:	1009883a 	mov	r4,r2
    f880:	000ae380 	call	ae38 <memcpy>
    f884:	8080030b 	ldhu	r2,12(r16)
    f888:	00fedfc4 	movi	r3,-1153
    f88c:	10c4703a 	and	r2,r2,r3
    f890:	10802014 	ori	r2,r2,128
    f894:	8080030d 	sth	r2,12(r16)
    f898:	bd89883a 	add	r4,r23,r22
    f89c:	9d8fc83a 	sub	r7,r19,r22
    f8a0:	85c00415 	stw	r23,16(r16)
    f8a4:	84c00515 	stw	r19,20(r16)
    f8a8:	81000015 	stw	r4,0(r16)
    f8ac:	9027883a 	mov	r19,r18
    f8b0:	81c00215 	stw	r7,8(r16)
    f8b4:	902f883a 	mov	r23,r18
    f8b8:	003f3b06 	br	f5a8 <__alt_data_end+0xf000f5a8>
    f8bc:	800b883a 	mov	r5,r16
    f8c0:	a809883a 	mov	r4,r21
    f8c4:	00092d80 	call	92d8 <_fflush_r>
    f8c8:	103fb926 	beq	r2,zero,f7b0 <__alt_data_end+0xf000f7b0>
    f8cc:	003f6506 	br	f664 <__alt_data_end+0xf000f664>
    f8d0:	a809883a 	mov	r4,r21
    f8d4:	0010d540 	call	10d54 <_realloc_r>
    f8d8:	102f883a 	mov	r23,r2
    f8dc:	103fee1e 	bne	r2,zero,f898 <__alt_data_end+0xf000f898>
    f8e0:	81400417 	ldw	r5,16(r16)
    f8e4:	a809883a 	mov	r4,r21
    f8e8:	00099800 	call	9980 <_free_r>
    f8ec:	8080030b 	ldhu	r2,12(r16)
    f8f0:	00ffdfc4 	movi	r3,-129
    f8f4:	1884703a 	and	r2,r3,r2
    f8f8:	00c00304 	movi	r3,12
    f8fc:	a8c00015 	stw	r3,0(r21)
    f900:	003f5906 	br	f668 <__alt_data_end+0xf000f668>
    f904:	94c00044 	addi	r19,r18,1
    f908:	02000044 	movi	r8,1
    f90c:	003f6006 	br	f690 <__alt_data_end+0xf000f690>
    f910:	00bfffc4 	movi	r2,-1
    f914:	003f0306 	br	f524 <__alt_data_end+0xf000f524>
    f918:	00800304 	movi	r2,12
    f91c:	a8800015 	stw	r2,0(r21)
    f920:	8080030b 	ldhu	r2,12(r16)
    f924:	003f5006 	br	f668 <__alt_data_end+0xf000f668>

0000f928 <_isatty_r>:
    f928:	defffd04 	addi	sp,sp,-12
    f92c:	dc000015 	stw	r16,0(sp)
    f930:	04020034 	movhi	r16,2048
    f934:	dc400115 	stw	r17,4(sp)
    f938:	840a0d04 	addi	r16,r16,10292
    f93c:	2023883a 	mov	r17,r4
    f940:	2809883a 	mov	r4,r5
    f944:	dfc00215 	stw	ra,8(sp)
    f948:	80000015 	stw	zero,0(r16)
    f94c:	0013e9c0 	call	13e9c <isatty>
    f950:	00ffffc4 	movi	r3,-1
    f954:	10c00526 	beq	r2,r3,f96c <_isatty_r+0x44>
    f958:	dfc00217 	ldw	ra,8(sp)
    f95c:	dc400117 	ldw	r17,4(sp)
    f960:	dc000017 	ldw	r16,0(sp)
    f964:	dec00304 	addi	sp,sp,12
    f968:	f800283a 	ret
    f96c:	80c00017 	ldw	r3,0(r16)
    f970:	183ff926 	beq	r3,zero,f958 <__alt_data_end+0xf000f958>
    f974:	88c00015 	stw	r3,0(r17)
    f978:	003ff706 	br	f958 <__alt_data_end+0xf000f958>

0000f97c <_setlocale_r>:
    f97c:	30001b26 	beq	r6,zero,f9ec <_setlocale_r+0x70>
    f980:	01420034 	movhi	r5,2048
    f984:	defffe04 	addi	sp,sp,-8
    f988:	29410104 	addi	r5,r5,1028
    f98c:	3009883a 	mov	r4,r6
    f990:	dc000015 	stw	r16,0(sp)
    f994:	dfc00115 	stw	ra,4(sp)
    f998:	3021883a 	mov	r16,r6
    f99c:	001132c0 	call	1132c <strcmp>
    f9a0:	1000061e 	bne	r2,zero,f9bc <_setlocale_r+0x40>
    f9a4:	00820034 	movhi	r2,2048
    f9a8:	1080e204 	addi	r2,r2,904
    f9ac:	dfc00117 	ldw	ra,4(sp)
    f9b0:	dc000017 	ldw	r16,0(sp)
    f9b4:	dec00204 	addi	sp,sp,8
    f9b8:	f800283a 	ret
    f9bc:	01420034 	movhi	r5,2048
    f9c0:	2940e204 	addi	r5,r5,904
    f9c4:	8009883a 	mov	r4,r16
    f9c8:	001132c0 	call	1132c <strcmp>
    f9cc:	103ff526 	beq	r2,zero,f9a4 <__alt_data_end+0xf000f9a4>
    f9d0:	01420034 	movhi	r5,2048
    f9d4:	2940ec04 	addi	r5,r5,944
    f9d8:	8009883a 	mov	r4,r16
    f9dc:	001132c0 	call	1132c <strcmp>
    f9e0:	103ff026 	beq	r2,zero,f9a4 <__alt_data_end+0xf000f9a4>
    f9e4:	0005883a 	mov	r2,zero
    f9e8:	003ff006 	br	f9ac <__alt_data_end+0xf000f9ac>
    f9ec:	00820034 	movhi	r2,2048
    f9f0:	1080e204 	addi	r2,r2,904
    f9f4:	f800283a 	ret

0000f9f8 <__locale_charset>:
    f9f8:	00820034 	movhi	r2,2048
    f9fc:	10844204 	addi	r2,r2,4360
    fa00:	f800283a 	ret

0000fa04 <__locale_mb_cur_max>:
    fa04:	00820034 	movhi	r2,2048
    fa08:	1089cb04 	addi	r2,r2,10028
    fa0c:	10800017 	ldw	r2,0(r2)
    fa10:	f800283a 	ret

0000fa14 <__locale_msgcharset>:
    fa14:	00820034 	movhi	r2,2048
    fa18:	10843a04 	addi	r2,r2,4328
    fa1c:	f800283a 	ret

0000fa20 <__locale_cjk_lang>:
    fa20:	0005883a 	mov	r2,zero
    fa24:	f800283a 	ret

0000fa28 <_localeconv_r>:
    fa28:	00820034 	movhi	r2,2048
    fa2c:	10844a04 	addi	r2,r2,4392
    fa30:	f800283a 	ret

0000fa34 <setlocale>:
    fa34:	00820034 	movhi	r2,2048
    fa38:	1089c804 	addi	r2,r2,10016
    fa3c:	280d883a 	mov	r6,r5
    fa40:	200b883a 	mov	r5,r4
    fa44:	11000017 	ldw	r4,0(r2)
    fa48:	000f97c1 	jmpi	f97c <_setlocale_r>

0000fa4c <localeconv>:
    fa4c:	00820034 	movhi	r2,2048
    fa50:	10844a04 	addi	r2,r2,4392
    fa54:	f800283a 	ret

0000fa58 <_lseek_r>:
    fa58:	defffd04 	addi	sp,sp,-12
    fa5c:	2805883a 	mov	r2,r5
    fa60:	dc000015 	stw	r16,0(sp)
    fa64:	04020034 	movhi	r16,2048
    fa68:	dc400115 	stw	r17,4(sp)
    fa6c:	300b883a 	mov	r5,r6
    fa70:	840a0d04 	addi	r16,r16,10292
    fa74:	2023883a 	mov	r17,r4
    fa78:	380d883a 	mov	r6,r7
    fa7c:	1009883a 	mov	r4,r2
    fa80:	dfc00215 	stw	ra,8(sp)
    fa84:	80000015 	stw	zero,0(r16)
    fa88:	0013f7c0 	call	13f7c <lseek>
    fa8c:	00ffffc4 	movi	r3,-1
    fa90:	10c00526 	beq	r2,r3,faa8 <_lseek_r+0x50>
    fa94:	dfc00217 	ldw	ra,8(sp)
    fa98:	dc400117 	ldw	r17,4(sp)
    fa9c:	dc000017 	ldw	r16,0(sp)
    faa0:	dec00304 	addi	sp,sp,12
    faa4:	f800283a 	ret
    faa8:	80c00017 	ldw	r3,0(r16)
    faac:	183ff926 	beq	r3,zero,fa94 <__alt_data_end+0xf000fa94>
    fab0:	88c00015 	stw	r3,0(r17)
    fab4:	003ff706 	br	fa94 <__alt_data_end+0xf000fa94>

0000fab8 <memchr>:
    fab8:	208000cc 	andi	r2,r4,3
    fabc:	280f883a 	mov	r7,r5
    fac0:	10003426 	beq	r2,zero,fb94 <memchr+0xdc>
    fac4:	30bfffc4 	addi	r2,r6,-1
    fac8:	30001a26 	beq	r6,zero,fb34 <memchr+0x7c>
    facc:	20c00003 	ldbu	r3,0(r4)
    fad0:	29803fcc 	andi	r6,r5,255
    fad4:	30c0051e 	bne	r6,r3,faec <memchr+0x34>
    fad8:	00001806 	br	fb3c <memchr+0x84>
    fadc:	10001526 	beq	r2,zero,fb34 <memchr+0x7c>
    fae0:	20c00003 	ldbu	r3,0(r4)
    fae4:	10bfffc4 	addi	r2,r2,-1
    fae8:	30c01426 	beq	r6,r3,fb3c <memchr+0x84>
    faec:	21000044 	addi	r4,r4,1
    faf0:	20c000cc 	andi	r3,r4,3
    faf4:	183ff91e 	bne	r3,zero,fadc <__alt_data_end+0xf000fadc>
    faf8:	020000c4 	movi	r8,3
    fafc:	40801136 	bltu	r8,r2,fb44 <memchr+0x8c>
    fb00:	10000c26 	beq	r2,zero,fb34 <memchr+0x7c>
    fb04:	20c00003 	ldbu	r3,0(r4)
    fb08:	29403fcc 	andi	r5,r5,255
    fb0c:	28c00b26 	beq	r5,r3,fb3c <memchr+0x84>
    fb10:	20c00044 	addi	r3,r4,1
    fb14:	39803fcc 	andi	r6,r7,255
    fb18:	2089883a 	add	r4,r4,r2
    fb1c:	00000306 	br	fb2c <memchr+0x74>
    fb20:	18c00044 	addi	r3,r3,1
    fb24:	197fffc3 	ldbu	r5,-1(r3)
    fb28:	31400526 	beq	r6,r5,fb40 <memchr+0x88>
    fb2c:	1805883a 	mov	r2,r3
    fb30:	20fffb1e 	bne	r4,r3,fb20 <__alt_data_end+0xf000fb20>
    fb34:	0005883a 	mov	r2,zero
    fb38:	f800283a 	ret
    fb3c:	2005883a 	mov	r2,r4
    fb40:	f800283a 	ret
    fb44:	28c03fcc 	andi	r3,r5,255
    fb48:	1812923a 	slli	r9,r3,8
    fb4c:	02ffbff4 	movhi	r11,65279
    fb50:	02a02074 	movhi	r10,32897
    fb54:	48d2b03a 	or	r9,r9,r3
    fb58:	4806943a 	slli	r3,r9,16
    fb5c:	5affbfc4 	addi	r11,r11,-257
    fb60:	52a02004 	addi	r10,r10,-32640
    fb64:	48d2b03a 	or	r9,r9,r3
    fb68:	20c00017 	ldw	r3,0(r4)
    fb6c:	48c6f03a 	xor	r3,r9,r3
    fb70:	1acd883a 	add	r6,r3,r11
    fb74:	00c6303a 	nor	r3,zero,r3
    fb78:	30c6703a 	and	r3,r6,r3
    fb7c:	1a86703a 	and	r3,r3,r10
    fb80:	183fe01e 	bne	r3,zero,fb04 <__alt_data_end+0xf000fb04>
    fb84:	10bfff04 	addi	r2,r2,-4
    fb88:	21000104 	addi	r4,r4,4
    fb8c:	40bff636 	bltu	r8,r2,fb68 <__alt_data_end+0xf000fb68>
    fb90:	003fdb06 	br	fb00 <__alt_data_end+0xf000fb00>
    fb94:	3005883a 	mov	r2,r6
    fb98:	003fd706 	br	faf8 <__alt_data_end+0xf000faf8>

0000fb9c <memmove>:
    fb9c:	2005883a 	mov	r2,r4
    fba0:	29000b2e 	bgeu	r5,r4,fbd0 <memmove+0x34>
    fba4:	298f883a 	add	r7,r5,r6
    fba8:	21c0092e 	bgeu	r4,r7,fbd0 <memmove+0x34>
    fbac:	2187883a 	add	r3,r4,r6
    fbb0:	198bc83a 	sub	r5,r3,r6
    fbb4:	30004826 	beq	r6,zero,fcd8 <memmove+0x13c>
    fbb8:	39ffffc4 	addi	r7,r7,-1
    fbbc:	39000003 	ldbu	r4,0(r7)
    fbc0:	18ffffc4 	addi	r3,r3,-1
    fbc4:	19000005 	stb	r4,0(r3)
    fbc8:	28fffb1e 	bne	r5,r3,fbb8 <__alt_data_end+0xf000fbb8>
    fbcc:	f800283a 	ret
    fbd0:	00c003c4 	movi	r3,15
    fbd4:	1980412e 	bgeu	r3,r6,fcdc <memmove+0x140>
    fbd8:	2886b03a 	or	r3,r5,r2
    fbdc:	18c000cc 	andi	r3,r3,3
    fbe0:	1800401e 	bne	r3,zero,fce4 <memmove+0x148>
    fbe4:	33fffc04 	addi	r15,r6,-16
    fbe8:	781ed13a 	srli	r15,r15,4
    fbec:	28c00104 	addi	r3,r5,4
    fbf0:	13400104 	addi	r13,r2,4
    fbf4:	781c913a 	slli	r14,r15,4
    fbf8:	2b000204 	addi	r12,r5,8
    fbfc:	12c00204 	addi	r11,r2,8
    fc00:	73800504 	addi	r14,r14,20
    fc04:	2a800304 	addi	r10,r5,12
    fc08:	12400304 	addi	r9,r2,12
    fc0c:	2b9d883a 	add	r14,r5,r14
    fc10:	2811883a 	mov	r8,r5
    fc14:	100f883a 	mov	r7,r2
    fc18:	41000017 	ldw	r4,0(r8)
    fc1c:	39c00404 	addi	r7,r7,16
    fc20:	18c00404 	addi	r3,r3,16
    fc24:	393ffc15 	stw	r4,-16(r7)
    fc28:	193ffc17 	ldw	r4,-16(r3)
    fc2c:	6b400404 	addi	r13,r13,16
    fc30:	5ac00404 	addi	r11,r11,16
    fc34:	693ffc15 	stw	r4,-16(r13)
    fc38:	61000017 	ldw	r4,0(r12)
    fc3c:	4a400404 	addi	r9,r9,16
    fc40:	42000404 	addi	r8,r8,16
    fc44:	593ffc15 	stw	r4,-16(r11)
    fc48:	51000017 	ldw	r4,0(r10)
    fc4c:	63000404 	addi	r12,r12,16
    fc50:	52800404 	addi	r10,r10,16
    fc54:	493ffc15 	stw	r4,-16(r9)
    fc58:	1bbfef1e 	bne	r3,r14,fc18 <__alt_data_end+0xf000fc18>
    fc5c:	79000044 	addi	r4,r15,1
    fc60:	2008913a 	slli	r4,r4,4
    fc64:	328003cc 	andi	r10,r6,15
    fc68:	02c000c4 	movi	r11,3
    fc6c:	1107883a 	add	r3,r2,r4
    fc70:	290b883a 	add	r5,r5,r4
    fc74:	5a801e2e 	bgeu	r11,r10,fcf0 <memmove+0x154>
    fc78:	1813883a 	mov	r9,r3
    fc7c:	2811883a 	mov	r8,r5
    fc80:	500f883a 	mov	r7,r10
    fc84:	41000017 	ldw	r4,0(r8)
    fc88:	4a400104 	addi	r9,r9,4
    fc8c:	39ffff04 	addi	r7,r7,-4
    fc90:	493fff15 	stw	r4,-4(r9)
    fc94:	42000104 	addi	r8,r8,4
    fc98:	59fffa36 	bltu	r11,r7,fc84 <__alt_data_end+0xf000fc84>
    fc9c:	513fff04 	addi	r4,r10,-4
    fca0:	2008d0ba 	srli	r4,r4,2
    fca4:	318000cc 	andi	r6,r6,3
    fca8:	21000044 	addi	r4,r4,1
    fcac:	2109883a 	add	r4,r4,r4
    fcb0:	2109883a 	add	r4,r4,r4
    fcb4:	1907883a 	add	r3,r3,r4
    fcb8:	290b883a 	add	r5,r5,r4
    fcbc:	30000b26 	beq	r6,zero,fcec <memmove+0x150>
    fcc0:	198d883a 	add	r6,r3,r6
    fcc4:	29c00003 	ldbu	r7,0(r5)
    fcc8:	18c00044 	addi	r3,r3,1
    fccc:	29400044 	addi	r5,r5,1
    fcd0:	19ffffc5 	stb	r7,-1(r3)
    fcd4:	19bffb1e 	bne	r3,r6,fcc4 <__alt_data_end+0xf000fcc4>
    fcd8:	f800283a 	ret
    fcdc:	1007883a 	mov	r3,r2
    fce0:	003ff606 	br	fcbc <__alt_data_end+0xf000fcbc>
    fce4:	1007883a 	mov	r3,r2
    fce8:	003ff506 	br	fcc0 <__alt_data_end+0xf000fcc0>
    fcec:	f800283a 	ret
    fcf0:	500d883a 	mov	r6,r10
    fcf4:	003ff106 	br	fcbc <__alt_data_end+0xf000fcbc>

0000fcf8 <_Balloc>:
    fcf8:	20801317 	ldw	r2,76(r4)
    fcfc:	defffc04 	addi	sp,sp,-16
    fd00:	dc400115 	stw	r17,4(sp)
    fd04:	dc000015 	stw	r16,0(sp)
    fd08:	dfc00315 	stw	ra,12(sp)
    fd0c:	dc800215 	stw	r18,8(sp)
    fd10:	2023883a 	mov	r17,r4
    fd14:	2821883a 	mov	r16,r5
    fd18:	10000f26 	beq	r2,zero,fd58 <_Balloc+0x60>
    fd1c:	8407883a 	add	r3,r16,r16
    fd20:	18c7883a 	add	r3,r3,r3
    fd24:	10c7883a 	add	r3,r2,r3
    fd28:	18800017 	ldw	r2,0(r3)
    fd2c:	10001126 	beq	r2,zero,fd74 <_Balloc+0x7c>
    fd30:	11000017 	ldw	r4,0(r2)
    fd34:	19000015 	stw	r4,0(r3)
    fd38:	10000415 	stw	zero,16(r2)
    fd3c:	10000315 	stw	zero,12(r2)
    fd40:	dfc00317 	ldw	ra,12(sp)
    fd44:	dc800217 	ldw	r18,8(sp)
    fd48:	dc400117 	ldw	r17,4(sp)
    fd4c:	dc000017 	ldw	r16,0(sp)
    fd50:	dec00404 	addi	sp,sp,16
    fd54:	f800283a 	ret
    fd58:	01800844 	movi	r6,33
    fd5c:	01400104 	movi	r5,4
    fd60:	0012a500 	call	12a50 <_calloc_r>
    fd64:	88801315 	stw	r2,76(r17)
    fd68:	103fec1e 	bne	r2,zero,fd1c <__alt_data_end+0xf000fd1c>
    fd6c:	0005883a 	mov	r2,zero
    fd70:	003ff306 	br	fd40 <__alt_data_end+0xf000fd40>
    fd74:	01400044 	movi	r5,1
    fd78:	2c24983a 	sll	r18,r5,r16
    fd7c:	8809883a 	mov	r4,r17
    fd80:	91800144 	addi	r6,r18,5
    fd84:	318d883a 	add	r6,r6,r6
    fd88:	318d883a 	add	r6,r6,r6
    fd8c:	0012a500 	call	12a50 <_calloc_r>
    fd90:	103ff626 	beq	r2,zero,fd6c <__alt_data_end+0xf000fd6c>
    fd94:	14000115 	stw	r16,4(r2)
    fd98:	14800215 	stw	r18,8(r2)
    fd9c:	003fe606 	br	fd38 <__alt_data_end+0xf000fd38>

0000fda0 <_Bfree>:
    fda0:	28000826 	beq	r5,zero,fdc4 <_Bfree+0x24>
    fda4:	28c00117 	ldw	r3,4(r5)
    fda8:	20801317 	ldw	r2,76(r4)
    fdac:	18c7883a 	add	r3,r3,r3
    fdb0:	18c7883a 	add	r3,r3,r3
    fdb4:	10c5883a 	add	r2,r2,r3
    fdb8:	10c00017 	ldw	r3,0(r2)
    fdbc:	28c00015 	stw	r3,0(r5)
    fdc0:	11400015 	stw	r5,0(r2)
    fdc4:	f800283a 	ret

0000fdc8 <__multadd>:
    fdc8:	defffa04 	addi	sp,sp,-24
    fdcc:	dc800315 	stw	r18,12(sp)
    fdd0:	dc400215 	stw	r17,8(sp)
    fdd4:	dc000115 	stw	r16,4(sp)
    fdd8:	2823883a 	mov	r17,r5
    fddc:	2c000417 	ldw	r16,16(r5)
    fde0:	dfc00515 	stw	ra,20(sp)
    fde4:	dcc00415 	stw	r19,16(sp)
    fde8:	2025883a 	mov	r18,r4
    fdec:	29400504 	addi	r5,r5,20
    fdf0:	0011883a 	mov	r8,zero
    fdf4:	28c00017 	ldw	r3,0(r5)
    fdf8:	29400104 	addi	r5,r5,4
    fdfc:	42000044 	addi	r8,r8,1
    fe00:	18bfffcc 	andi	r2,r3,65535
    fe04:	1185383a 	mul	r2,r2,r6
    fe08:	1806d43a 	srli	r3,r3,16
    fe0c:	11cf883a 	add	r7,r2,r7
    fe10:	3808d43a 	srli	r4,r7,16
    fe14:	1987383a 	mul	r3,r3,r6
    fe18:	38bfffcc 	andi	r2,r7,65535
    fe1c:	1907883a 	add	r3,r3,r4
    fe20:	1808943a 	slli	r4,r3,16
    fe24:	180ed43a 	srli	r7,r3,16
    fe28:	2085883a 	add	r2,r4,r2
    fe2c:	28bfff15 	stw	r2,-4(r5)
    fe30:	443ff016 	blt	r8,r16,fdf4 <__alt_data_end+0xf000fdf4>
    fe34:	38000926 	beq	r7,zero,fe5c <__multadd+0x94>
    fe38:	88800217 	ldw	r2,8(r17)
    fe3c:	80800f0e 	bge	r16,r2,fe7c <__multadd+0xb4>
    fe40:	80800144 	addi	r2,r16,5
    fe44:	1085883a 	add	r2,r2,r2
    fe48:	1085883a 	add	r2,r2,r2
    fe4c:	8885883a 	add	r2,r17,r2
    fe50:	11c00015 	stw	r7,0(r2)
    fe54:	84000044 	addi	r16,r16,1
    fe58:	8c000415 	stw	r16,16(r17)
    fe5c:	8805883a 	mov	r2,r17
    fe60:	dfc00517 	ldw	ra,20(sp)
    fe64:	dcc00417 	ldw	r19,16(sp)
    fe68:	dc800317 	ldw	r18,12(sp)
    fe6c:	dc400217 	ldw	r17,8(sp)
    fe70:	dc000117 	ldw	r16,4(sp)
    fe74:	dec00604 	addi	sp,sp,24
    fe78:	f800283a 	ret
    fe7c:	89400117 	ldw	r5,4(r17)
    fe80:	9009883a 	mov	r4,r18
    fe84:	d9c00015 	stw	r7,0(sp)
    fe88:	29400044 	addi	r5,r5,1
    fe8c:	000fcf80 	call	fcf8 <_Balloc>
    fe90:	89800417 	ldw	r6,16(r17)
    fe94:	89400304 	addi	r5,r17,12
    fe98:	11000304 	addi	r4,r2,12
    fe9c:	31800084 	addi	r6,r6,2
    fea0:	318d883a 	add	r6,r6,r6
    fea4:	318d883a 	add	r6,r6,r6
    fea8:	1027883a 	mov	r19,r2
    feac:	000ae380 	call	ae38 <memcpy>
    feb0:	d9c00017 	ldw	r7,0(sp)
    feb4:	88000a26 	beq	r17,zero,fee0 <__multadd+0x118>
    feb8:	88c00117 	ldw	r3,4(r17)
    febc:	90801317 	ldw	r2,76(r18)
    fec0:	18c7883a 	add	r3,r3,r3
    fec4:	18c7883a 	add	r3,r3,r3
    fec8:	10c5883a 	add	r2,r2,r3
    fecc:	10c00017 	ldw	r3,0(r2)
    fed0:	88c00015 	stw	r3,0(r17)
    fed4:	14400015 	stw	r17,0(r2)
    fed8:	9823883a 	mov	r17,r19
    fedc:	003fd806 	br	fe40 <__alt_data_end+0xf000fe40>
    fee0:	9823883a 	mov	r17,r19
    fee4:	003fd606 	br	fe40 <__alt_data_end+0xf000fe40>

0000fee8 <__s2b>:
    fee8:	defff904 	addi	sp,sp,-28
    feec:	dc400115 	stw	r17,4(sp)
    fef0:	dc000015 	stw	r16,0(sp)
    fef4:	2023883a 	mov	r17,r4
    fef8:	2821883a 	mov	r16,r5
    fefc:	39000204 	addi	r4,r7,8
    ff00:	01400244 	movi	r5,9
    ff04:	dcc00315 	stw	r19,12(sp)
    ff08:	dc800215 	stw	r18,8(sp)
    ff0c:	dfc00615 	stw	ra,24(sp)
    ff10:	dd400515 	stw	r21,20(sp)
    ff14:	dd000415 	stw	r20,16(sp)
    ff18:	3825883a 	mov	r18,r7
    ff1c:	3027883a 	mov	r19,r6
    ff20:	0008e040 	call	8e04 <__divsi3>
    ff24:	00c00044 	movi	r3,1
    ff28:	000b883a 	mov	r5,zero
    ff2c:	1880030e 	bge	r3,r2,ff3c <__s2b+0x54>
    ff30:	18c7883a 	add	r3,r3,r3
    ff34:	29400044 	addi	r5,r5,1
    ff38:	18bffd16 	blt	r3,r2,ff30 <__alt_data_end+0xf000ff30>
    ff3c:	8809883a 	mov	r4,r17
    ff40:	000fcf80 	call	fcf8 <_Balloc>
    ff44:	d8c00717 	ldw	r3,28(sp)
    ff48:	10c00515 	stw	r3,20(r2)
    ff4c:	00c00044 	movi	r3,1
    ff50:	10c00415 	stw	r3,16(r2)
    ff54:	00c00244 	movi	r3,9
    ff58:	1cc0210e 	bge	r3,r19,ffe0 <__s2b+0xf8>
    ff5c:	80eb883a 	add	r21,r16,r3
    ff60:	a829883a 	mov	r20,r21
    ff64:	84e1883a 	add	r16,r16,r19
    ff68:	a1c00007 	ldb	r7,0(r20)
    ff6c:	01800284 	movi	r6,10
    ff70:	a5000044 	addi	r20,r20,1
    ff74:	100b883a 	mov	r5,r2
    ff78:	39fff404 	addi	r7,r7,-48
    ff7c:	8809883a 	mov	r4,r17
    ff80:	000fdc80 	call	fdc8 <__multadd>
    ff84:	a43ff81e 	bne	r20,r16,ff68 <__alt_data_end+0xf000ff68>
    ff88:	ace1883a 	add	r16,r21,r19
    ff8c:	843ffe04 	addi	r16,r16,-8
    ff90:	9c800a0e 	bge	r19,r18,ffbc <__s2b+0xd4>
    ff94:	94e5c83a 	sub	r18,r18,r19
    ff98:	84a5883a 	add	r18,r16,r18
    ff9c:	81c00007 	ldb	r7,0(r16)
    ffa0:	01800284 	movi	r6,10
    ffa4:	84000044 	addi	r16,r16,1
    ffa8:	100b883a 	mov	r5,r2
    ffac:	39fff404 	addi	r7,r7,-48
    ffb0:	8809883a 	mov	r4,r17
    ffb4:	000fdc80 	call	fdc8 <__multadd>
    ffb8:	84bff81e 	bne	r16,r18,ff9c <__alt_data_end+0xf000ff9c>
    ffbc:	dfc00617 	ldw	ra,24(sp)
    ffc0:	dd400517 	ldw	r21,20(sp)
    ffc4:	dd000417 	ldw	r20,16(sp)
    ffc8:	dcc00317 	ldw	r19,12(sp)
    ffcc:	dc800217 	ldw	r18,8(sp)
    ffd0:	dc400117 	ldw	r17,4(sp)
    ffd4:	dc000017 	ldw	r16,0(sp)
    ffd8:	dec00704 	addi	sp,sp,28
    ffdc:	f800283a 	ret
    ffe0:	84000284 	addi	r16,r16,10
    ffe4:	1827883a 	mov	r19,r3
    ffe8:	003fe906 	br	ff90 <__alt_data_end+0xf000ff90>

0000ffec <__hi0bits>:
    ffec:	20bfffec 	andhi	r2,r4,65535
    fff0:	1000141e 	bne	r2,zero,10044 <__hi0bits+0x58>
    fff4:	2008943a 	slli	r4,r4,16
    fff8:	00800404 	movi	r2,16
    fffc:	20ffc02c 	andhi	r3,r4,65280
   10000:	1800021e 	bne	r3,zero,1000c <__hi0bits+0x20>
   10004:	2008923a 	slli	r4,r4,8
   10008:	10800204 	addi	r2,r2,8
   1000c:	20fc002c 	andhi	r3,r4,61440
   10010:	1800021e 	bne	r3,zero,1001c <__hi0bits+0x30>
   10014:	2008913a 	slli	r4,r4,4
   10018:	10800104 	addi	r2,r2,4
   1001c:	20f0002c 	andhi	r3,r4,49152
   10020:	1800031e 	bne	r3,zero,10030 <__hi0bits+0x44>
   10024:	2109883a 	add	r4,r4,r4
   10028:	10800084 	addi	r2,r2,2
   1002c:	2109883a 	add	r4,r4,r4
   10030:	20000316 	blt	r4,zero,10040 <__hi0bits+0x54>
   10034:	2110002c 	andhi	r4,r4,16384
   10038:	2000041e 	bne	r4,zero,1004c <__hi0bits+0x60>
   1003c:	00800804 	movi	r2,32
   10040:	f800283a 	ret
   10044:	0005883a 	mov	r2,zero
   10048:	003fec06 	br	fffc <__alt_data_end+0xf000fffc>
   1004c:	10800044 	addi	r2,r2,1
   10050:	f800283a 	ret

00010054 <__lo0bits>:
   10054:	20c00017 	ldw	r3,0(r4)
   10058:	188001cc 	andi	r2,r3,7
   1005c:	10000826 	beq	r2,zero,10080 <__lo0bits+0x2c>
   10060:	1880004c 	andi	r2,r3,1
   10064:	1000211e 	bne	r2,zero,100ec <__lo0bits+0x98>
   10068:	1880008c 	andi	r2,r3,2
   1006c:	1000211e 	bne	r2,zero,100f4 <__lo0bits+0xa0>
   10070:	1806d0ba 	srli	r3,r3,2
   10074:	00800084 	movi	r2,2
   10078:	20c00015 	stw	r3,0(r4)
   1007c:	f800283a 	ret
   10080:	18bfffcc 	andi	r2,r3,65535
   10084:	10001326 	beq	r2,zero,100d4 <__lo0bits+0x80>
   10088:	0005883a 	mov	r2,zero
   1008c:	19403fcc 	andi	r5,r3,255
   10090:	2800021e 	bne	r5,zero,1009c <__lo0bits+0x48>
   10094:	1806d23a 	srli	r3,r3,8
   10098:	10800204 	addi	r2,r2,8
   1009c:	194003cc 	andi	r5,r3,15
   100a0:	2800021e 	bne	r5,zero,100ac <__lo0bits+0x58>
   100a4:	1806d13a 	srli	r3,r3,4
   100a8:	10800104 	addi	r2,r2,4
   100ac:	194000cc 	andi	r5,r3,3
   100b0:	2800021e 	bne	r5,zero,100bc <__lo0bits+0x68>
   100b4:	1806d0ba 	srli	r3,r3,2
   100b8:	10800084 	addi	r2,r2,2
   100bc:	1940004c 	andi	r5,r3,1
   100c0:	2800081e 	bne	r5,zero,100e4 <__lo0bits+0x90>
   100c4:	1806d07a 	srli	r3,r3,1
   100c8:	1800051e 	bne	r3,zero,100e0 <__lo0bits+0x8c>
   100cc:	00800804 	movi	r2,32
   100d0:	f800283a 	ret
   100d4:	1806d43a 	srli	r3,r3,16
   100d8:	00800404 	movi	r2,16
   100dc:	003feb06 	br	1008c <__alt_data_end+0xf001008c>
   100e0:	10800044 	addi	r2,r2,1
   100e4:	20c00015 	stw	r3,0(r4)
   100e8:	f800283a 	ret
   100ec:	0005883a 	mov	r2,zero
   100f0:	f800283a 	ret
   100f4:	1806d07a 	srli	r3,r3,1
   100f8:	00800044 	movi	r2,1
   100fc:	20c00015 	stw	r3,0(r4)
   10100:	f800283a 	ret

00010104 <__i2b>:
   10104:	defffd04 	addi	sp,sp,-12
   10108:	dc000015 	stw	r16,0(sp)
   1010c:	04000044 	movi	r16,1
   10110:	dc400115 	stw	r17,4(sp)
   10114:	2823883a 	mov	r17,r5
   10118:	800b883a 	mov	r5,r16
   1011c:	dfc00215 	stw	ra,8(sp)
   10120:	000fcf80 	call	fcf8 <_Balloc>
   10124:	14400515 	stw	r17,20(r2)
   10128:	14000415 	stw	r16,16(r2)
   1012c:	dfc00217 	ldw	ra,8(sp)
   10130:	dc400117 	ldw	r17,4(sp)
   10134:	dc000017 	ldw	r16,0(sp)
   10138:	dec00304 	addi	sp,sp,12
   1013c:	f800283a 	ret

00010140 <__multiply>:
   10140:	defffa04 	addi	sp,sp,-24
   10144:	dcc00315 	stw	r19,12(sp)
   10148:	dc800215 	stw	r18,8(sp)
   1014c:	34c00417 	ldw	r19,16(r6)
   10150:	2c800417 	ldw	r18,16(r5)
   10154:	dd000415 	stw	r20,16(sp)
   10158:	dc400115 	stw	r17,4(sp)
   1015c:	dfc00515 	stw	ra,20(sp)
   10160:	dc000015 	stw	r16,0(sp)
   10164:	2829883a 	mov	r20,r5
   10168:	3023883a 	mov	r17,r6
   1016c:	94c0050e 	bge	r18,r19,10184 <__multiply+0x44>
   10170:	9007883a 	mov	r3,r18
   10174:	3029883a 	mov	r20,r6
   10178:	9825883a 	mov	r18,r19
   1017c:	2823883a 	mov	r17,r5
   10180:	1827883a 	mov	r19,r3
   10184:	a0800217 	ldw	r2,8(r20)
   10188:	94e1883a 	add	r16,r18,r19
   1018c:	a1400117 	ldw	r5,4(r20)
   10190:	1400010e 	bge	r2,r16,10198 <__multiply+0x58>
   10194:	29400044 	addi	r5,r5,1
   10198:	000fcf80 	call	fcf8 <_Balloc>
   1019c:	8415883a 	add	r10,r16,r16
   101a0:	12c00504 	addi	r11,r2,20
   101a4:	5295883a 	add	r10,r10,r10
   101a8:	5a95883a 	add	r10,r11,r10
   101ac:	5807883a 	mov	r3,r11
   101b0:	5a80032e 	bgeu	r11,r10,101c0 <__multiply+0x80>
   101b4:	18000015 	stw	zero,0(r3)
   101b8:	18c00104 	addi	r3,r3,4
   101bc:	1abffd36 	bltu	r3,r10,101b4 <__alt_data_end+0xf00101b4>
   101c0:	9ce7883a 	add	r19,r19,r19
   101c4:	94a5883a 	add	r18,r18,r18
   101c8:	89800504 	addi	r6,r17,20
   101cc:	9ce7883a 	add	r19,r19,r19
   101d0:	a3400504 	addi	r13,r20,20
   101d4:	94a5883a 	add	r18,r18,r18
   101d8:	34d9883a 	add	r12,r6,r19
   101dc:	6c93883a 	add	r9,r13,r18
   101e0:	3300422e 	bgeu	r6,r12,102ec <__multiply+0x1ac>
   101e4:	37c00017 	ldw	ra,0(r6)
   101e8:	fbffffcc 	andi	r15,ra,65535
   101ec:	78001b26 	beq	r15,zero,1025c <__multiply+0x11c>
   101f0:	5811883a 	mov	r8,r11
   101f4:	681d883a 	mov	r14,r13
   101f8:	000f883a 	mov	r7,zero
   101fc:	71000017 	ldw	r4,0(r14)
   10200:	40c00017 	ldw	r3,0(r8)
   10204:	73800104 	addi	r14,r14,4
   10208:	217fffcc 	andi	r5,r4,65535
   1020c:	2bcb383a 	mul	r5,r5,r15
   10210:	2008d43a 	srli	r4,r4,16
   10214:	1c7fffcc 	andi	r17,r3,65535
   10218:	2c4b883a 	add	r5,r5,r17
   1021c:	29cb883a 	add	r5,r5,r7
   10220:	23c9383a 	mul	r4,r4,r15
   10224:	1806d43a 	srli	r3,r3,16
   10228:	280ed43a 	srli	r7,r5,16
   1022c:	297fffcc 	andi	r5,r5,65535
   10230:	20c7883a 	add	r3,r4,r3
   10234:	19c7883a 	add	r3,r3,r7
   10238:	1808943a 	slli	r4,r3,16
   1023c:	4023883a 	mov	r17,r8
   10240:	180ed43a 	srli	r7,r3,16
   10244:	214ab03a 	or	r5,r4,r5
   10248:	41400015 	stw	r5,0(r8)
   1024c:	42000104 	addi	r8,r8,4
   10250:	727fea36 	bltu	r14,r9,101fc <__alt_data_end+0xf00101fc>
   10254:	89c00115 	stw	r7,4(r17)
   10258:	37c00017 	ldw	ra,0(r6)
   1025c:	f83ed43a 	srli	ra,ra,16
   10260:	f8001f26 	beq	ra,zero,102e0 <__multiply+0x1a0>
   10264:	58c00017 	ldw	r3,0(r11)
   10268:	681d883a 	mov	r14,r13
   1026c:	581f883a 	mov	r15,r11
   10270:	1811883a 	mov	r8,r3
   10274:	5825883a 	mov	r18,r11
   10278:	000f883a 	mov	r7,zero
   1027c:	00000106 	br	10284 <__multiply+0x144>
   10280:	8825883a 	mov	r18,r17
   10284:	7140000b 	ldhu	r5,0(r14)
   10288:	4010d43a 	srli	r8,r8,16
   1028c:	193fffcc 	andi	r4,r3,65535
   10290:	2fcb383a 	mul	r5,r5,ra
   10294:	7bc00104 	addi	r15,r15,4
   10298:	73800104 	addi	r14,r14,4
   1029c:	2a0b883a 	add	r5,r5,r8
   102a0:	29cb883a 	add	r5,r5,r7
   102a4:	2806943a 	slli	r3,r5,16
   102a8:	94400104 	addi	r17,r18,4
   102ac:	280ad43a 	srli	r5,r5,16
   102b0:	1908b03a 	or	r4,r3,r4
   102b4:	793fff15 	stw	r4,-4(r15)
   102b8:	70ffff17 	ldw	r3,-4(r14)
   102bc:	8a000017 	ldw	r8,0(r17)
   102c0:	1806d43a 	srli	r3,r3,16
   102c4:	413fffcc 	andi	r4,r8,65535
   102c8:	1fc7383a 	mul	r3,r3,ra
   102cc:	1907883a 	add	r3,r3,r4
   102d0:	1947883a 	add	r3,r3,r5
   102d4:	180ed43a 	srli	r7,r3,16
   102d8:	727fe936 	bltu	r14,r9,10280 <__alt_data_end+0xf0010280>
   102dc:	90c00115 	stw	r3,4(r18)
   102e0:	31800104 	addi	r6,r6,4
   102e4:	5ac00104 	addi	r11,r11,4
   102e8:	333fbe36 	bltu	r6,r12,101e4 <__alt_data_end+0xf00101e4>
   102ec:	0400090e 	bge	zero,r16,10314 <__multiply+0x1d4>
   102f0:	50ffff17 	ldw	r3,-4(r10)
   102f4:	52bfff04 	addi	r10,r10,-4
   102f8:	18000326 	beq	r3,zero,10308 <__multiply+0x1c8>
   102fc:	00000506 	br	10314 <__multiply+0x1d4>
   10300:	50c00017 	ldw	r3,0(r10)
   10304:	1800031e 	bne	r3,zero,10314 <__multiply+0x1d4>
   10308:	843fffc4 	addi	r16,r16,-1
   1030c:	52bfff04 	addi	r10,r10,-4
   10310:	803ffb1e 	bne	r16,zero,10300 <__alt_data_end+0xf0010300>
   10314:	14000415 	stw	r16,16(r2)
   10318:	dfc00517 	ldw	ra,20(sp)
   1031c:	dd000417 	ldw	r20,16(sp)
   10320:	dcc00317 	ldw	r19,12(sp)
   10324:	dc800217 	ldw	r18,8(sp)
   10328:	dc400117 	ldw	r17,4(sp)
   1032c:	dc000017 	ldw	r16,0(sp)
   10330:	dec00604 	addi	sp,sp,24
   10334:	f800283a 	ret

00010338 <__pow5mult>:
   10338:	defffa04 	addi	sp,sp,-24
   1033c:	dcc00315 	stw	r19,12(sp)
   10340:	dc000015 	stw	r16,0(sp)
   10344:	dfc00515 	stw	ra,20(sp)
   10348:	dd000415 	stw	r20,16(sp)
   1034c:	dc800215 	stw	r18,8(sp)
   10350:	dc400115 	stw	r17,4(sp)
   10354:	308000cc 	andi	r2,r6,3
   10358:	3021883a 	mov	r16,r6
   1035c:	2027883a 	mov	r19,r4
   10360:	10002f1e 	bne	r2,zero,10420 <__pow5mult+0xe8>
   10364:	2825883a 	mov	r18,r5
   10368:	8021d0ba 	srai	r16,r16,2
   1036c:	80001a26 	beq	r16,zero,103d8 <__pow5mult+0xa0>
   10370:	9c401217 	ldw	r17,72(r19)
   10374:	8800061e 	bne	r17,zero,10390 <__pow5mult+0x58>
   10378:	00003406 	br	1044c <__pow5mult+0x114>
   1037c:	8021d07a 	srai	r16,r16,1
   10380:	80001526 	beq	r16,zero,103d8 <__pow5mult+0xa0>
   10384:	88800017 	ldw	r2,0(r17)
   10388:	10001c26 	beq	r2,zero,103fc <__pow5mult+0xc4>
   1038c:	1023883a 	mov	r17,r2
   10390:	8080004c 	andi	r2,r16,1
   10394:	103ff926 	beq	r2,zero,1037c <__alt_data_end+0xf001037c>
   10398:	880d883a 	mov	r6,r17
   1039c:	900b883a 	mov	r5,r18
   103a0:	9809883a 	mov	r4,r19
   103a4:	00101400 	call	10140 <__multiply>
   103a8:	90001b26 	beq	r18,zero,10418 <__pow5mult+0xe0>
   103ac:	91000117 	ldw	r4,4(r18)
   103b0:	98c01317 	ldw	r3,76(r19)
   103b4:	8021d07a 	srai	r16,r16,1
   103b8:	2109883a 	add	r4,r4,r4
   103bc:	2109883a 	add	r4,r4,r4
   103c0:	1907883a 	add	r3,r3,r4
   103c4:	19000017 	ldw	r4,0(r3)
   103c8:	91000015 	stw	r4,0(r18)
   103cc:	1c800015 	stw	r18,0(r3)
   103d0:	1025883a 	mov	r18,r2
   103d4:	803feb1e 	bne	r16,zero,10384 <__alt_data_end+0xf0010384>
   103d8:	9005883a 	mov	r2,r18
   103dc:	dfc00517 	ldw	ra,20(sp)
   103e0:	dd000417 	ldw	r20,16(sp)
   103e4:	dcc00317 	ldw	r19,12(sp)
   103e8:	dc800217 	ldw	r18,8(sp)
   103ec:	dc400117 	ldw	r17,4(sp)
   103f0:	dc000017 	ldw	r16,0(sp)
   103f4:	dec00604 	addi	sp,sp,24
   103f8:	f800283a 	ret
   103fc:	880d883a 	mov	r6,r17
   10400:	880b883a 	mov	r5,r17
   10404:	9809883a 	mov	r4,r19
   10408:	00101400 	call	10140 <__multiply>
   1040c:	88800015 	stw	r2,0(r17)
   10410:	10000015 	stw	zero,0(r2)
   10414:	003fdd06 	br	1038c <__alt_data_end+0xf001038c>
   10418:	1025883a 	mov	r18,r2
   1041c:	003fd706 	br	1037c <__alt_data_end+0xf001037c>
   10420:	10bfffc4 	addi	r2,r2,-1
   10424:	1085883a 	add	r2,r2,r2
   10428:	00c20034 	movhi	r3,2048
   1042c:	18c10404 	addi	r3,r3,1040
   10430:	1085883a 	add	r2,r2,r2
   10434:	1885883a 	add	r2,r3,r2
   10438:	11800017 	ldw	r6,0(r2)
   1043c:	000f883a 	mov	r7,zero
   10440:	000fdc80 	call	fdc8 <__multadd>
   10444:	1025883a 	mov	r18,r2
   10448:	003fc706 	br	10368 <__alt_data_end+0xf0010368>
   1044c:	05000044 	movi	r20,1
   10450:	a00b883a 	mov	r5,r20
   10454:	9809883a 	mov	r4,r19
   10458:	000fcf80 	call	fcf8 <_Balloc>
   1045c:	1023883a 	mov	r17,r2
   10460:	00809c44 	movi	r2,625
   10464:	88800515 	stw	r2,20(r17)
   10468:	8d000415 	stw	r20,16(r17)
   1046c:	9c401215 	stw	r17,72(r19)
   10470:	88000015 	stw	zero,0(r17)
   10474:	003fc606 	br	10390 <__alt_data_end+0xf0010390>

00010478 <__lshift>:
   10478:	defff904 	addi	sp,sp,-28
   1047c:	dd400515 	stw	r21,20(sp)
   10480:	dcc00315 	stw	r19,12(sp)
   10484:	302bd17a 	srai	r21,r6,5
   10488:	2cc00417 	ldw	r19,16(r5)
   1048c:	28800217 	ldw	r2,8(r5)
   10490:	dd000415 	stw	r20,16(sp)
   10494:	ace7883a 	add	r19,r21,r19
   10498:	dc800215 	stw	r18,8(sp)
   1049c:	dc400115 	stw	r17,4(sp)
   104a0:	dc000015 	stw	r16,0(sp)
   104a4:	dfc00615 	stw	ra,24(sp)
   104a8:	9c000044 	addi	r16,r19,1
   104ac:	2823883a 	mov	r17,r5
   104b0:	3029883a 	mov	r20,r6
   104b4:	2025883a 	mov	r18,r4
   104b8:	29400117 	ldw	r5,4(r5)
   104bc:	1400030e 	bge	r2,r16,104cc <__lshift+0x54>
   104c0:	1085883a 	add	r2,r2,r2
   104c4:	29400044 	addi	r5,r5,1
   104c8:	143ffd16 	blt	r2,r16,104c0 <__alt_data_end+0xf00104c0>
   104cc:	9009883a 	mov	r4,r18
   104d0:	000fcf80 	call	fcf8 <_Balloc>
   104d4:	10c00504 	addi	r3,r2,20
   104d8:	0540070e 	bge	zero,r21,104f8 <__lshift+0x80>
   104dc:	ad6b883a 	add	r21,r21,r21
   104e0:	ad6b883a 	add	r21,r21,r21
   104e4:	1809883a 	mov	r4,r3
   104e8:	1d47883a 	add	r3,r3,r21
   104ec:	20000015 	stw	zero,0(r4)
   104f0:	21000104 	addi	r4,r4,4
   104f4:	193ffd1e 	bne	r3,r4,104ec <__alt_data_end+0xf00104ec>
   104f8:	8a000417 	ldw	r8,16(r17)
   104fc:	89000504 	addi	r4,r17,20
   10500:	a18007cc 	andi	r6,r20,31
   10504:	4211883a 	add	r8,r8,r8
   10508:	4211883a 	add	r8,r8,r8
   1050c:	2211883a 	add	r8,r4,r8
   10510:	30002326 	beq	r6,zero,105a0 <__lshift+0x128>
   10514:	02400804 	movi	r9,32
   10518:	4993c83a 	sub	r9,r9,r6
   1051c:	000b883a 	mov	r5,zero
   10520:	21c00017 	ldw	r7,0(r4)
   10524:	1815883a 	mov	r10,r3
   10528:	18c00104 	addi	r3,r3,4
   1052c:	398e983a 	sll	r7,r7,r6
   10530:	21000104 	addi	r4,r4,4
   10534:	394ab03a 	or	r5,r7,r5
   10538:	197fff15 	stw	r5,-4(r3)
   1053c:	217fff17 	ldw	r5,-4(r4)
   10540:	2a4ad83a 	srl	r5,r5,r9
   10544:	223ff636 	bltu	r4,r8,10520 <__alt_data_end+0xf0010520>
   10548:	51400115 	stw	r5,4(r10)
   1054c:	28001a1e 	bne	r5,zero,105b8 <__lshift+0x140>
   10550:	843fffc4 	addi	r16,r16,-1
   10554:	14000415 	stw	r16,16(r2)
   10558:	88000826 	beq	r17,zero,1057c <__lshift+0x104>
   1055c:	89000117 	ldw	r4,4(r17)
   10560:	90c01317 	ldw	r3,76(r18)
   10564:	2109883a 	add	r4,r4,r4
   10568:	2109883a 	add	r4,r4,r4
   1056c:	1907883a 	add	r3,r3,r4
   10570:	19000017 	ldw	r4,0(r3)
   10574:	89000015 	stw	r4,0(r17)
   10578:	1c400015 	stw	r17,0(r3)
   1057c:	dfc00617 	ldw	ra,24(sp)
   10580:	dd400517 	ldw	r21,20(sp)
   10584:	dd000417 	ldw	r20,16(sp)
   10588:	dcc00317 	ldw	r19,12(sp)
   1058c:	dc800217 	ldw	r18,8(sp)
   10590:	dc400117 	ldw	r17,4(sp)
   10594:	dc000017 	ldw	r16,0(sp)
   10598:	dec00704 	addi	sp,sp,28
   1059c:	f800283a 	ret
   105a0:	21400017 	ldw	r5,0(r4)
   105a4:	18c00104 	addi	r3,r3,4
   105a8:	21000104 	addi	r4,r4,4
   105ac:	197fff15 	stw	r5,-4(r3)
   105b0:	223ffb36 	bltu	r4,r8,105a0 <__alt_data_end+0xf00105a0>
   105b4:	003fe606 	br	10550 <__alt_data_end+0xf0010550>
   105b8:	9c000084 	addi	r16,r19,2
   105bc:	003fe406 	br	10550 <__alt_data_end+0xf0010550>

000105c0 <__mcmp>:
   105c0:	20800417 	ldw	r2,16(r4)
   105c4:	28c00417 	ldw	r3,16(r5)
   105c8:	10c5c83a 	sub	r2,r2,r3
   105cc:	1000111e 	bne	r2,zero,10614 <__mcmp+0x54>
   105d0:	18c7883a 	add	r3,r3,r3
   105d4:	18c7883a 	add	r3,r3,r3
   105d8:	21000504 	addi	r4,r4,20
   105dc:	29400504 	addi	r5,r5,20
   105e0:	20c5883a 	add	r2,r4,r3
   105e4:	28cb883a 	add	r5,r5,r3
   105e8:	00000106 	br	105f0 <__mcmp+0x30>
   105ec:	20800a2e 	bgeu	r4,r2,10618 <__mcmp+0x58>
   105f0:	10bfff04 	addi	r2,r2,-4
   105f4:	297fff04 	addi	r5,r5,-4
   105f8:	11800017 	ldw	r6,0(r2)
   105fc:	28c00017 	ldw	r3,0(r5)
   10600:	30fffa26 	beq	r6,r3,105ec <__alt_data_end+0xf00105ec>
   10604:	30c00236 	bltu	r6,r3,10610 <__mcmp+0x50>
   10608:	00800044 	movi	r2,1
   1060c:	f800283a 	ret
   10610:	00bfffc4 	movi	r2,-1
   10614:	f800283a 	ret
   10618:	0005883a 	mov	r2,zero
   1061c:	f800283a 	ret

00010620 <__mdiff>:
   10620:	28c00417 	ldw	r3,16(r5)
   10624:	30800417 	ldw	r2,16(r6)
   10628:	defffa04 	addi	sp,sp,-24
   1062c:	dcc00315 	stw	r19,12(sp)
   10630:	dc800215 	stw	r18,8(sp)
   10634:	dfc00515 	stw	ra,20(sp)
   10638:	dd000415 	stw	r20,16(sp)
   1063c:	dc400115 	stw	r17,4(sp)
   10640:	dc000015 	stw	r16,0(sp)
   10644:	1887c83a 	sub	r3,r3,r2
   10648:	2825883a 	mov	r18,r5
   1064c:	3027883a 	mov	r19,r6
   10650:	1800141e 	bne	r3,zero,106a4 <__mdiff+0x84>
   10654:	1085883a 	add	r2,r2,r2
   10658:	1085883a 	add	r2,r2,r2
   1065c:	2a000504 	addi	r8,r5,20
   10660:	34000504 	addi	r16,r6,20
   10664:	4087883a 	add	r3,r8,r2
   10668:	8085883a 	add	r2,r16,r2
   1066c:	00000106 	br	10674 <__mdiff+0x54>
   10670:	40c0592e 	bgeu	r8,r3,107d8 <__mdiff+0x1b8>
   10674:	18ffff04 	addi	r3,r3,-4
   10678:	10bfff04 	addi	r2,r2,-4
   1067c:	19c00017 	ldw	r7,0(r3)
   10680:	11400017 	ldw	r5,0(r2)
   10684:	397ffa26 	beq	r7,r5,10670 <__alt_data_end+0xf0010670>
   10688:	3940592e 	bgeu	r7,r5,107f0 <__mdiff+0x1d0>
   1068c:	9005883a 	mov	r2,r18
   10690:	4023883a 	mov	r17,r8
   10694:	9825883a 	mov	r18,r19
   10698:	05000044 	movi	r20,1
   1069c:	1027883a 	mov	r19,r2
   106a0:	00000406 	br	106b4 <__mdiff+0x94>
   106a4:	18005616 	blt	r3,zero,10800 <__mdiff+0x1e0>
   106a8:	34400504 	addi	r17,r6,20
   106ac:	2c000504 	addi	r16,r5,20
   106b0:	0029883a 	mov	r20,zero
   106b4:	91400117 	ldw	r5,4(r18)
   106b8:	000fcf80 	call	fcf8 <_Balloc>
   106bc:	92400417 	ldw	r9,16(r18)
   106c0:	9b000417 	ldw	r12,16(r19)
   106c4:	12c00504 	addi	r11,r2,20
   106c8:	4a51883a 	add	r8,r9,r9
   106cc:	6319883a 	add	r12,r12,r12
   106d0:	4211883a 	add	r8,r8,r8
   106d4:	6319883a 	add	r12,r12,r12
   106d8:	15000315 	stw	r20,12(r2)
   106dc:	8211883a 	add	r8,r16,r8
   106e0:	8b19883a 	add	r12,r17,r12
   106e4:	0007883a 	mov	r3,zero
   106e8:	81400017 	ldw	r5,0(r16)
   106ec:	89c00017 	ldw	r7,0(r17)
   106f0:	59800104 	addi	r6,r11,4
   106f4:	293fffcc 	andi	r4,r5,65535
   106f8:	20c7883a 	add	r3,r4,r3
   106fc:	393fffcc 	andi	r4,r7,65535
   10700:	1909c83a 	sub	r4,r3,r4
   10704:	280ad43a 	srli	r5,r5,16
   10708:	380ed43a 	srli	r7,r7,16
   1070c:	2007d43a 	srai	r3,r4,16
   10710:	213fffcc 	andi	r4,r4,65535
   10714:	29cbc83a 	sub	r5,r5,r7
   10718:	28c7883a 	add	r3,r5,r3
   1071c:	180a943a 	slli	r5,r3,16
   10720:	8c400104 	addi	r17,r17,4
   10724:	84000104 	addi	r16,r16,4
   10728:	2908b03a 	or	r4,r5,r4
   1072c:	59000015 	stw	r4,0(r11)
   10730:	1807d43a 	srai	r3,r3,16
   10734:	3015883a 	mov	r10,r6
   10738:	3017883a 	mov	r11,r6
   1073c:	8b3fea36 	bltu	r17,r12,106e8 <__alt_data_end+0xf00106e8>
   10740:	8200162e 	bgeu	r16,r8,1079c <__mdiff+0x17c>
   10744:	8017883a 	mov	r11,r16
   10748:	59400017 	ldw	r5,0(r11)
   1074c:	31800104 	addi	r6,r6,4
   10750:	5ac00104 	addi	r11,r11,4
   10754:	293fffcc 	andi	r4,r5,65535
   10758:	20c7883a 	add	r3,r4,r3
   1075c:	280ed43a 	srli	r7,r5,16
   10760:	180bd43a 	srai	r5,r3,16
   10764:	193fffcc 	andi	r4,r3,65535
   10768:	3947883a 	add	r3,r7,r5
   1076c:	180a943a 	slli	r5,r3,16
   10770:	1807d43a 	srai	r3,r3,16
   10774:	2908b03a 	or	r4,r5,r4
   10778:	313fff15 	stw	r4,-4(r6)
   1077c:	5a3ff236 	bltu	r11,r8,10748 <__alt_data_end+0xf0010748>
   10780:	0406303a 	nor	r3,zero,r16
   10784:	1a07883a 	add	r3,r3,r8
   10788:	1806d0ba 	srli	r3,r3,2
   1078c:	18c00044 	addi	r3,r3,1
   10790:	18c7883a 	add	r3,r3,r3
   10794:	18c7883a 	add	r3,r3,r3
   10798:	50d5883a 	add	r10,r10,r3
   1079c:	50ffff04 	addi	r3,r10,-4
   107a0:	2000041e 	bne	r4,zero,107b4 <__mdiff+0x194>
   107a4:	18ffff04 	addi	r3,r3,-4
   107a8:	19000017 	ldw	r4,0(r3)
   107ac:	4a7fffc4 	addi	r9,r9,-1
   107b0:	203ffc26 	beq	r4,zero,107a4 <__alt_data_end+0xf00107a4>
   107b4:	12400415 	stw	r9,16(r2)
   107b8:	dfc00517 	ldw	ra,20(sp)
   107bc:	dd000417 	ldw	r20,16(sp)
   107c0:	dcc00317 	ldw	r19,12(sp)
   107c4:	dc800217 	ldw	r18,8(sp)
   107c8:	dc400117 	ldw	r17,4(sp)
   107cc:	dc000017 	ldw	r16,0(sp)
   107d0:	dec00604 	addi	sp,sp,24
   107d4:	f800283a 	ret
   107d8:	000b883a 	mov	r5,zero
   107dc:	000fcf80 	call	fcf8 <_Balloc>
   107e0:	00c00044 	movi	r3,1
   107e4:	10c00415 	stw	r3,16(r2)
   107e8:	10000515 	stw	zero,20(r2)
   107ec:	003ff206 	br	107b8 <__alt_data_end+0xf00107b8>
   107f0:	8023883a 	mov	r17,r16
   107f4:	0029883a 	mov	r20,zero
   107f8:	4021883a 	mov	r16,r8
   107fc:	003fad06 	br	106b4 <__alt_data_end+0xf00106b4>
   10800:	9005883a 	mov	r2,r18
   10804:	94400504 	addi	r17,r18,20
   10808:	9c000504 	addi	r16,r19,20
   1080c:	9825883a 	mov	r18,r19
   10810:	05000044 	movi	r20,1
   10814:	1027883a 	mov	r19,r2
   10818:	003fa606 	br	106b4 <__alt_data_end+0xf00106b4>

0001081c <__ulp>:
   1081c:	295ffc2c 	andhi	r5,r5,32752
   10820:	00bf3034 	movhi	r2,64704
   10824:	2887883a 	add	r3,r5,r2
   10828:	00c0020e 	bge	zero,r3,10834 <__ulp+0x18>
   1082c:	0005883a 	mov	r2,zero
   10830:	f800283a 	ret
   10834:	00c7c83a 	sub	r3,zero,r3
   10838:	1807d53a 	srai	r3,r3,20
   1083c:	008004c4 	movi	r2,19
   10840:	10c00b0e 	bge	r2,r3,10870 <__ulp+0x54>
   10844:	18bffb04 	addi	r2,r3,-20
   10848:	01000784 	movi	r4,30
   1084c:	0007883a 	mov	r3,zero
   10850:	20800516 	blt	r4,r2,10868 <__ulp+0x4c>
   10854:	010007c4 	movi	r4,31
   10858:	2089c83a 	sub	r4,r4,r2
   1085c:	00800044 	movi	r2,1
   10860:	1104983a 	sll	r2,r2,r4
   10864:	f800283a 	ret
   10868:	00800044 	movi	r2,1
   1086c:	f800283a 	ret
   10870:	01400234 	movhi	r5,8
   10874:	28c7d83a 	sra	r3,r5,r3
   10878:	0005883a 	mov	r2,zero
   1087c:	f800283a 	ret

00010880 <__b2d>:
   10880:	defffa04 	addi	sp,sp,-24
   10884:	dc000015 	stw	r16,0(sp)
   10888:	24000417 	ldw	r16,16(r4)
   1088c:	dc400115 	stw	r17,4(sp)
   10890:	24400504 	addi	r17,r4,20
   10894:	8421883a 	add	r16,r16,r16
   10898:	8421883a 	add	r16,r16,r16
   1089c:	8c21883a 	add	r16,r17,r16
   108a0:	dc800215 	stw	r18,8(sp)
   108a4:	84bfff17 	ldw	r18,-4(r16)
   108a8:	dd000415 	stw	r20,16(sp)
   108ac:	dcc00315 	stw	r19,12(sp)
   108b0:	9009883a 	mov	r4,r18
   108b4:	2829883a 	mov	r20,r5
   108b8:	dfc00515 	stw	ra,20(sp)
   108bc:	000ffec0 	call	ffec <__hi0bits>
   108c0:	00c00804 	movi	r3,32
   108c4:	1889c83a 	sub	r4,r3,r2
   108c8:	a1000015 	stw	r4,0(r20)
   108cc:	01000284 	movi	r4,10
   108d0:	84ffff04 	addi	r19,r16,-4
   108d4:	20801216 	blt	r4,r2,10920 <__b2d+0xa0>
   108d8:	018002c4 	movi	r6,11
   108dc:	308dc83a 	sub	r6,r6,r2
   108e0:	9186d83a 	srl	r3,r18,r6
   108e4:	18cffc34 	orhi	r3,r3,16368
   108e8:	8cc0212e 	bgeu	r17,r19,10970 <__b2d+0xf0>
   108ec:	813ffe17 	ldw	r4,-8(r16)
   108f0:	218cd83a 	srl	r6,r4,r6
   108f4:	10800544 	addi	r2,r2,21
   108f8:	9084983a 	sll	r2,r18,r2
   108fc:	1184b03a 	or	r2,r2,r6
   10900:	dfc00517 	ldw	ra,20(sp)
   10904:	dd000417 	ldw	r20,16(sp)
   10908:	dcc00317 	ldw	r19,12(sp)
   1090c:	dc800217 	ldw	r18,8(sp)
   10910:	dc400117 	ldw	r17,4(sp)
   10914:	dc000017 	ldw	r16,0(sp)
   10918:	dec00604 	addi	sp,sp,24
   1091c:	f800283a 	ret
   10920:	8cc00f2e 	bgeu	r17,r19,10960 <__b2d+0xe0>
   10924:	117ffd44 	addi	r5,r2,-11
   10928:	80bffe17 	ldw	r2,-8(r16)
   1092c:	28000e26 	beq	r5,zero,10968 <__b2d+0xe8>
   10930:	1949c83a 	sub	r4,r3,r5
   10934:	9164983a 	sll	r18,r18,r5
   10938:	1106d83a 	srl	r3,r2,r4
   1093c:	81bffe04 	addi	r6,r16,-8
   10940:	948ffc34 	orhi	r18,r18,16368
   10944:	90c6b03a 	or	r3,r18,r3
   10948:	89800e2e 	bgeu	r17,r6,10984 <__b2d+0x104>
   1094c:	81bffd17 	ldw	r6,-12(r16)
   10950:	1144983a 	sll	r2,r2,r5
   10954:	310ad83a 	srl	r5,r6,r4
   10958:	2884b03a 	or	r2,r5,r2
   1095c:	003fe806 	br	10900 <__alt_data_end+0xf0010900>
   10960:	10bffd44 	addi	r2,r2,-11
   10964:	1000041e 	bne	r2,zero,10978 <__b2d+0xf8>
   10968:	90cffc34 	orhi	r3,r18,16368
   1096c:	003fe406 	br	10900 <__alt_data_end+0xf0010900>
   10970:	000d883a 	mov	r6,zero
   10974:	003fdf06 	br	108f4 <__alt_data_end+0xf00108f4>
   10978:	90a4983a 	sll	r18,r18,r2
   1097c:	0005883a 	mov	r2,zero
   10980:	003ff906 	br	10968 <__alt_data_end+0xf0010968>
   10984:	1144983a 	sll	r2,r2,r5
   10988:	003fdd06 	br	10900 <__alt_data_end+0xf0010900>

0001098c <__d2b>:
   1098c:	defff804 	addi	sp,sp,-32
   10990:	dc000215 	stw	r16,8(sp)
   10994:	3021883a 	mov	r16,r6
   10998:	dc400315 	stw	r17,12(sp)
   1099c:	8022907a 	slli	r17,r16,1
   109a0:	dd000615 	stw	r20,24(sp)
   109a4:	2829883a 	mov	r20,r5
   109a8:	01400044 	movi	r5,1
   109ac:	dcc00515 	stw	r19,20(sp)
   109b0:	dc800415 	stw	r18,16(sp)
   109b4:	dfc00715 	stw	ra,28(sp)
   109b8:	3825883a 	mov	r18,r7
   109bc:	8822d57a 	srli	r17,r17,21
   109c0:	000fcf80 	call	fcf8 <_Balloc>
   109c4:	1027883a 	mov	r19,r2
   109c8:	00800434 	movhi	r2,16
   109cc:	10bfffc4 	addi	r2,r2,-1
   109d0:	808c703a 	and	r6,r16,r2
   109d4:	88000126 	beq	r17,zero,109dc <__d2b+0x50>
   109d8:	31800434 	orhi	r6,r6,16
   109dc:	d9800015 	stw	r6,0(sp)
   109e0:	a0002426 	beq	r20,zero,10a74 <__d2b+0xe8>
   109e4:	d9000104 	addi	r4,sp,4
   109e8:	dd000115 	stw	r20,4(sp)
   109ec:	00100540 	call	10054 <__lo0bits>
   109f0:	d8c00017 	ldw	r3,0(sp)
   109f4:	10002f1e 	bne	r2,zero,10ab4 <__d2b+0x128>
   109f8:	d9000117 	ldw	r4,4(sp)
   109fc:	99000515 	stw	r4,20(r19)
   10a00:	1821003a 	cmpeq	r16,r3,zero
   10a04:	01000084 	movi	r4,2
   10a08:	2421c83a 	sub	r16,r4,r16
   10a0c:	98c00615 	stw	r3,24(r19)
   10a10:	9c000415 	stw	r16,16(r19)
   10a14:	88001f1e 	bne	r17,zero,10a94 <__d2b+0x108>
   10a18:	10bef384 	addi	r2,r2,-1074
   10a1c:	90800015 	stw	r2,0(r18)
   10a20:	00900034 	movhi	r2,16384
   10a24:	10bfffc4 	addi	r2,r2,-1
   10a28:	8085883a 	add	r2,r16,r2
   10a2c:	1085883a 	add	r2,r2,r2
   10a30:	1085883a 	add	r2,r2,r2
   10a34:	9885883a 	add	r2,r19,r2
   10a38:	11000517 	ldw	r4,20(r2)
   10a3c:	8020917a 	slli	r16,r16,5
   10a40:	000ffec0 	call	ffec <__hi0bits>
   10a44:	d8c00817 	ldw	r3,32(sp)
   10a48:	8085c83a 	sub	r2,r16,r2
   10a4c:	18800015 	stw	r2,0(r3)
   10a50:	9805883a 	mov	r2,r19
   10a54:	dfc00717 	ldw	ra,28(sp)
   10a58:	dd000617 	ldw	r20,24(sp)
   10a5c:	dcc00517 	ldw	r19,20(sp)
   10a60:	dc800417 	ldw	r18,16(sp)
   10a64:	dc400317 	ldw	r17,12(sp)
   10a68:	dc000217 	ldw	r16,8(sp)
   10a6c:	dec00804 	addi	sp,sp,32
   10a70:	f800283a 	ret
   10a74:	d809883a 	mov	r4,sp
   10a78:	00100540 	call	10054 <__lo0bits>
   10a7c:	d8c00017 	ldw	r3,0(sp)
   10a80:	04000044 	movi	r16,1
   10a84:	9c000415 	stw	r16,16(r19)
   10a88:	98c00515 	stw	r3,20(r19)
   10a8c:	10800804 	addi	r2,r2,32
   10a90:	883fe126 	beq	r17,zero,10a18 <__alt_data_end+0xf0010a18>
   10a94:	00c00d44 	movi	r3,53
   10a98:	8c7ef344 	addi	r17,r17,-1075
   10a9c:	88a3883a 	add	r17,r17,r2
   10aa0:	1885c83a 	sub	r2,r3,r2
   10aa4:	d8c00817 	ldw	r3,32(sp)
   10aa8:	94400015 	stw	r17,0(r18)
   10aac:	18800015 	stw	r2,0(r3)
   10ab0:	003fe706 	br	10a50 <__alt_data_end+0xf0010a50>
   10ab4:	01000804 	movi	r4,32
   10ab8:	2089c83a 	sub	r4,r4,r2
   10abc:	1908983a 	sll	r4,r3,r4
   10ac0:	d9400117 	ldw	r5,4(sp)
   10ac4:	1886d83a 	srl	r3,r3,r2
   10ac8:	2148b03a 	or	r4,r4,r5
   10acc:	99000515 	stw	r4,20(r19)
   10ad0:	d8c00015 	stw	r3,0(sp)
   10ad4:	003fca06 	br	10a00 <__alt_data_end+0xf0010a00>

00010ad8 <__ratio>:
   10ad8:	defff904 	addi	sp,sp,-28
   10adc:	dc400315 	stw	r17,12(sp)
   10ae0:	2823883a 	mov	r17,r5
   10ae4:	d9400104 	addi	r5,sp,4
   10ae8:	dfc00615 	stw	ra,24(sp)
   10aec:	dcc00515 	stw	r19,20(sp)
   10af0:	dc800415 	stw	r18,16(sp)
   10af4:	2027883a 	mov	r19,r4
   10af8:	dc000215 	stw	r16,8(sp)
   10afc:	00108800 	call	10880 <__b2d>
   10b00:	d80b883a 	mov	r5,sp
   10b04:	8809883a 	mov	r4,r17
   10b08:	1025883a 	mov	r18,r2
   10b0c:	1821883a 	mov	r16,r3
   10b10:	00108800 	call	10880 <__b2d>
   10b14:	8a000417 	ldw	r8,16(r17)
   10b18:	99000417 	ldw	r4,16(r19)
   10b1c:	d9400117 	ldw	r5,4(sp)
   10b20:	2209c83a 	sub	r4,r4,r8
   10b24:	2010917a 	slli	r8,r4,5
   10b28:	d9000017 	ldw	r4,0(sp)
   10b2c:	2909c83a 	sub	r4,r5,r4
   10b30:	4109883a 	add	r4,r8,r4
   10b34:	01000e0e 	bge	zero,r4,10b70 <__ratio+0x98>
   10b38:	2008953a 	slli	r4,r4,20
   10b3c:	2421883a 	add	r16,r4,r16
   10b40:	100d883a 	mov	r6,r2
   10b44:	180f883a 	mov	r7,r3
   10b48:	9009883a 	mov	r4,r18
   10b4c:	800b883a 	mov	r5,r16
   10b50:	00071780 	call	7178 <__divdf3>
   10b54:	dfc00617 	ldw	ra,24(sp)
   10b58:	dcc00517 	ldw	r19,20(sp)
   10b5c:	dc800417 	ldw	r18,16(sp)
   10b60:	dc400317 	ldw	r17,12(sp)
   10b64:	dc000217 	ldw	r16,8(sp)
   10b68:	dec00704 	addi	sp,sp,28
   10b6c:	f800283a 	ret
   10b70:	2008953a 	slli	r4,r4,20
   10b74:	1907c83a 	sub	r3,r3,r4
   10b78:	003ff106 	br	10b40 <__alt_data_end+0xf0010b40>

00010b7c <_mprec_log10>:
   10b7c:	defffe04 	addi	sp,sp,-8
   10b80:	dc000015 	stw	r16,0(sp)
   10b84:	dfc00115 	stw	ra,4(sp)
   10b88:	008005c4 	movi	r2,23
   10b8c:	2021883a 	mov	r16,r4
   10b90:	11000d0e 	bge	r2,r4,10bc8 <_mprec_log10+0x4c>
   10b94:	0005883a 	mov	r2,zero
   10b98:	00cffc34 	movhi	r3,16368
   10b9c:	843fffc4 	addi	r16,r16,-1
   10ba0:	000d883a 	mov	r6,zero
   10ba4:	01d00934 	movhi	r7,16420
   10ba8:	1009883a 	mov	r4,r2
   10bac:	180b883a 	mov	r5,r3
   10bb0:	0007c300 	call	7c30 <__muldf3>
   10bb4:	803ff91e 	bne	r16,zero,10b9c <__alt_data_end+0xf0010b9c>
   10bb8:	dfc00117 	ldw	ra,4(sp)
   10bbc:	dc000017 	ldw	r16,0(sp)
   10bc0:	dec00204 	addi	sp,sp,8
   10bc4:	f800283a 	ret
   10bc8:	202090fa 	slli	r16,r4,3
   10bcc:	00820034 	movhi	r2,2048
   10bd0:	10811b04 	addi	r2,r2,1132
   10bd4:	1421883a 	add	r16,r2,r16
   10bd8:	80800017 	ldw	r2,0(r16)
   10bdc:	80c00117 	ldw	r3,4(r16)
   10be0:	dfc00117 	ldw	ra,4(sp)
   10be4:	dc000017 	ldw	r16,0(sp)
   10be8:	dec00204 	addi	sp,sp,8
   10bec:	f800283a 	ret

00010bf0 <__copybits>:
   10bf0:	297fffc4 	addi	r5,r5,-1
   10bf4:	280fd17a 	srai	r7,r5,5
   10bf8:	30c00417 	ldw	r3,16(r6)
   10bfc:	30800504 	addi	r2,r6,20
   10c00:	39c00044 	addi	r7,r7,1
   10c04:	18c7883a 	add	r3,r3,r3
   10c08:	39cf883a 	add	r7,r7,r7
   10c0c:	18c7883a 	add	r3,r3,r3
   10c10:	39cf883a 	add	r7,r7,r7
   10c14:	10c7883a 	add	r3,r2,r3
   10c18:	21cf883a 	add	r7,r4,r7
   10c1c:	10c00d2e 	bgeu	r2,r3,10c54 <__copybits+0x64>
   10c20:	200b883a 	mov	r5,r4
   10c24:	12000017 	ldw	r8,0(r2)
   10c28:	29400104 	addi	r5,r5,4
   10c2c:	10800104 	addi	r2,r2,4
   10c30:	2a3fff15 	stw	r8,-4(r5)
   10c34:	10fffb36 	bltu	r2,r3,10c24 <__alt_data_end+0xf0010c24>
   10c38:	1985c83a 	sub	r2,r3,r6
   10c3c:	10bffac4 	addi	r2,r2,-21
   10c40:	1004d0ba 	srli	r2,r2,2
   10c44:	10800044 	addi	r2,r2,1
   10c48:	1085883a 	add	r2,r2,r2
   10c4c:	1085883a 	add	r2,r2,r2
   10c50:	2089883a 	add	r4,r4,r2
   10c54:	21c0032e 	bgeu	r4,r7,10c64 <__copybits+0x74>
   10c58:	20000015 	stw	zero,0(r4)
   10c5c:	21000104 	addi	r4,r4,4
   10c60:	21fffd36 	bltu	r4,r7,10c58 <__alt_data_end+0xf0010c58>
   10c64:	f800283a 	ret

00010c68 <__any_on>:
   10c68:	20c00417 	ldw	r3,16(r4)
   10c6c:	2805d17a 	srai	r2,r5,5
   10c70:	21000504 	addi	r4,r4,20
   10c74:	18800d0e 	bge	r3,r2,10cac <__any_on+0x44>
   10c78:	18c7883a 	add	r3,r3,r3
   10c7c:	18c7883a 	add	r3,r3,r3
   10c80:	20c7883a 	add	r3,r4,r3
   10c84:	20c0192e 	bgeu	r4,r3,10cec <__any_on+0x84>
   10c88:	18bfff17 	ldw	r2,-4(r3)
   10c8c:	18ffff04 	addi	r3,r3,-4
   10c90:	1000041e 	bne	r2,zero,10ca4 <__any_on+0x3c>
   10c94:	20c0142e 	bgeu	r4,r3,10ce8 <__any_on+0x80>
   10c98:	18ffff04 	addi	r3,r3,-4
   10c9c:	19400017 	ldw	r5,0(r3)
   10ca0:	283ffc26 	beq	r5,zero,10c94 <__alt_data_end+0xf0010c94>
   10ca4:	00800044 	movi	r2,1
   10ca8:	f800283a 	ret
   10cac:	10c00a0e 	bge	r2,r3,10cd8 <__any_on+0x70>
   10cb0:	1085883a 	add	r2,r2,r2
   10cb4:	1085883a 	add	r2,r2,r2
   10cb8:	294007cc 	andi	r5,r5,31
   10cbc:	2087883a 	add	r3,r4,r2
   10cc0:	283ff026 	beq	r5,zero,10c84 <__alt_data_end+0xf0010c84>
   10cc4:	19800017 	ldw	r6,0(r3)
   10cc8:	3144d83a 	srl	r2,r6,r5
   10ccc:	114a983a 	sll	r5,r2,r5
   10cd0:	317ff41e 	bne	r6,r5,10ca4 <__alt_data_end+0xf0010ca4>
   10cd4:	003feb06 	br	10c84 <__alt_data_end+0xf0010c84>
   10cd8:	1085883a 	add	r2,r2,r2
   10cdc:	1085883a 	add	r2,r2,r2
   10ce0:	2087883a 	add	r3,r4,r2
   10ce4:	003fe706 	br	10c84 <__alt_data_end+0xf0010c84>
   10ce8:	f800283a 	ret
   10cec:	0005883a 	mov	r2,zero
   10cf0:	f800283a 	ret

00010cf4 <_read_r>:
   10cf4:	defffd04 	addi	sp,sp,-12
   10cf8:	2805883a 	mov	r2,r5
   10cfc:	dc000015 	stw	r16,0(sp)
   10d00:	04020034 	movhi	r16,2048
   10d04:	dc400115 	stw	r17,4(sp)
   10d08:	300b883a 	mov	r5,r6
   10d0c:	840a0d04 	addi	r16,r16,10292
   10d10:	2023883a 	mov	r17,r4
   10d14:	380d883a 	mov	r6,r7
   10d18:	1009883a 	mov	r4,r2
   10d1c:	dfc00215 	stw	ra,8(sp)
   10d20:	80000015 	stw	zero,0(r16)
   10d24:	00143a40 	call	143a4 <read>
   10d28:	00ffffc4 	movi	r3,-1
   10d2c:	10c00526 	beq	r2,r3,10d44 <_read_r+0x50>
   10d30:	dfc00217 	ldw	ra,8(sp)
   10d34:	dc400117 	ldw	r17,4(sp)
   10d38:	dc000017 	ldw	r16,0(sp)
   10d3c:	dec00304 	addi	sp,sp,12
   10d40:	f800283a 	ret
   10d44:	80c00017 	ldw	r3,0(r16)
   10d48:	183ff926 	beq	r3,zero,10d30 <__alt_data_end+0xf0010d30>
   10d4c:	88c00015 	stw	r3,0(r17)
   10d50:	003ff706 	br	10d30 <__alt_data_end+0xf0010d30>

00010d54 <_realloc_r>:
   10d54:	defff604 	addi	sp,sp,-40
   10d58:	dc800215 	stw	r18,8(sp)
   10d5c:	dfc00915 	stw	ra,36(sp)
   10d60:	df000815 	stw	fp,32(sp)
   10d64:	ddc00715 	stw	r23,28(sp)
   10d68:	dd800615 	stw	r22,24(sp)
   10d6c:	dd400515 	stw	r21,20(sp)
   10d70:	dd000415 	stw	r20,16(sp)
   10d74:	dcc00315 	stw	r19,12(sp)
   10d78:	dc400115 	stw	r17,4(sp)
   10d7c:	dc000015 	stw	r16,0(sp)
   10d80:	3025883a 	mov	r18,r6
   10d84:	2800b726 	beq	r5,zero,11064 <_realloc_r+0x310>
   10d88:	282b883a 	mov	r21,r5
   10d8c:	2029883a 	mov	r20,r4
   10d90:	00140cc0 	call	140cc <__malloc_lock>
   10d94:	a8bfff17 	ldw	r2,-4(r21)
   10d98:	043fff04 	movi	r16,-4
   10d9c:	90c002c4 	addi	r3,r18,11
   10da0:	01000584 	movi	r4,22
   10da4:	acfffe04 	addi	r19,r21,-8
   10da8:	1420703a 	and	r16,r2,r16
   10dac:	20c0332e 	bgeu	r4,r3,10e7c <_realloc_r+0x128>
   10db0:	047ffe04 	movi	r17,-8
   10db4:	1c62703a 	and	r17,r3,r17
   10db8:	8807883a 	mov	r3,r17
   10dbc:	88005816 	blt	r17,zero,10f20 <_realloc_r+0x1cc>
   10dc0:	8c805736 	bltu	r17,r18,10f20 <_realloc_r+0x1cc>
   10dc4:	80c0300e 	bge	r16,r3,10e88 <_realloc_r+0x134>
   10dc8:	07020034 	movhi	fp,2048
   10dcc:	e7033804 	addi	fp,fp,3296
   10dd0:	e1c00217 	ldw	r7,8(fp)
   10dd4:	9c09883a 	add	r4,r19,r16
   10dd8:	22000117 	ldw	r8,4(r4)
   10ddc:	21c06326 	beq	r4,r7,10f6c <_realloc_r+0x218>
   10de0:	017fff84 	movi	r5,-2
   10de4:	414a703a 	and	r5,r8,r5
   10de8:	214b883a 	add	r5,r4,r5
   10dec:	29800117 	ldw	r6,4(r5)
   10df0:	3180004c 	andi	r6,r6,1
   10df4:	30003f26 	beq	r6,zero,10ef4 <_realloc_r+0x1a0>
   10df8:	1080004c 	andi	r2,r2,1
   10dfc:	10008326 	beq	r2,zero,1100c <_realloc_r+0x2b8>
   10e00:	900b883a 	mov	r5,r18
   10e04:	a009883a 	mov	r4,r20
   10e08:	000a5b00 	call	a5b0 <_malloc_r>
   10e0c:	1025883a 	mov	r18,r2
   10e10:	10011e26 	beq	r2,zero,1128c <_realloc_r+0x538>
   10e14:	a93fff17 	ldw	r4,-4(r21)
   10e18:	10fffe04 	addi	r3,r2,-8
   10e1c:	00bfff84 	movi	r2,-2
   10e20:	2084703a 	and	r2,r4,r2
   10e24:	9885883a 	add	r2,r19,r2
   10e28:	1880ee26 	beq	r3,r2,111e4 <_realloc_r+0x490>
   10e2c:	81bfff04 	addi	r6,r16,-4
   10e30:	00800904 	movi	r2,36
   10e34:	1180b836 	bltu	r2,r6,11118 <_realloc_r+0x3c4>
   10e38:	00c004c4 	movi	r3,19
   10e3c:	19809636 	bltu	r3,r6,11098 <_realloc_r+0x344>
   10e40:	9005883a 	mov	r2,r18
   10e44:	a807883a 	mov	r3,r21
   10e48:	19000017 	ldw	r4,0(r3)
   10e4c:	11000015 	stw	r4,0(r2)
   10e50:	19000117 	ldw	r4,4(r3)
   10e54:	11000115 	stw	r4,4(r2)
   10e58:	18c00217 	ldw	r3,8(r3)
   10e5c:	10c00215 	stw	r3,8(r2)
   10e60:	a80b883a 	mov	r5,r21
   10e64:	a009883a 	mov	r4,r20
   10e68:	00099800 	call	9980 <_free_r>
   10e6c:	a009883a 	mov	r4,r20
   10e70:	00140f00 	call	140f0 <__malloc_unlock>
   10e74:	9005883a 	mov	r2,r18
   10e78:	00001206 	br	10ec4 <_realloc_r+0x170>
   10e7c:	00c00404 	movi	r3,16
   10e80:	1823883a 	mov	r17,r3
   10e84:	003fce06 	br	10dc0 <__alt_data_end+0xf0010dc0>
   10e88:	a825883a 	mov	r18,r21
   10e8c:	8445c83a 	sub	r2,r16,r17
   10e90:	00c003c4 	movi	r3,15
   10e94:	18802636 	bltu	r3,r2,10f30 <_realloc_r+0x1dc>
   10e98:	99800117 	ldw	r6,4(r19)
   10e9c:	9c07883a 	add	r3,r19,r16
   10ea0:	3180004c 	andi	r6,r6,1
   10ea4:	3420b03a 	or	r16,r6,r16
   10ea8:	9c000115 	stw	r16,4(r19)
   10eac:	18800117 	ldw	r2,4(r3)
   10eb0:	10800054 	ori	r2,r2,1
   10eb4:	18800115 	stw	r2,4(r3)
   10eb8:	a009883a 	mov	r4,r20
   10ebc:	00140f00 	call	140f0 <__malloc_unlock>
   10ec0:	9005883a 	mov	r2,r18
   10ec4:	dfc00917 	ldw	ra,36(sp)
   10ec8:	df000817 	ldw	fp,32(sp)
   10ecc:	ddc00717 	ldw	r23,28(sp)
   10ed0:	dd800617 	ldw	r22,24(sp)
   10ed4:	dd400517 	ldw	r21,20(sp)
   10ed8:	dd000417 	ldw	r20,16(sp)
   10edc:	dcc00317 	ldw	r19,12(sp)
   10ee0:	dc800217 	ldw	r18,8(sp)
   10ee4:	dc400117 	ldw	r17,4(sp)
   10ee8:	dc000017 	ldw	r16,0(sp)
   10eec:	dec00a04 	addi	sp,sp,40
   10ef0:	f800283a 	ret
   10ef4:	017fff04 	movi	r5,-4
   10ef8:	414a703a 	and	r5,r8,r5
   10efc:	814d883a 	add	r6,r16,r5
   10f00:	30c01f16 	blt	r6,r3,10f80 <_realloc_r+0x22c>
   10f04:	20800317 	ldw	r2,12(r4)
   10f08:	20c00217 	ldw	r3,8(r4)
   10f0c:	a825883a 	mov	r18,r21
   10f10:	3021883a 	mov	r16,r6
   10f14:	18800315 	stw	r2,12(r3)
   10f18:	10c00215 	stw	r3,8(r2)
   10f1c:	003fdb06 	br	10e8c <__alt_data_end+0xf0010e8c>
   10f20:	00800304 	movi	r2,12
   10f24:	a0800015 	stw	r2,0(r20)
   10f28:	0005883a 	mov	r2,zero
   10f2c:	003fe506 	br	10ec4 <__alt_data_end+0xf0010ec4>
   10f30:	98c00117 	ldw	r3,4(r19)
   10f34:	9c4b883a 	add	r5,r19,r17
   10f38:	11000054 	ori	r4,r2,1
   10f3c:	18c0004c 	andi	r3,r3,1
   10f40:	1c62b03a 	or	r17,r3,r17
   10f44:	9c400115 	stw	r17,4(r19)
   10f48:	29000115 	stw	r4,4(r5)
   10f4c:	2885883a 	add	r2,r5,r2
   10f50:	10c00117 	ldw	r3,4(r2)
   10f54:	29400204 	addi	r5,r5,8
   10f58:	a009883a 	mov	r4,r20
   10f5c:	18c00054 	ori	r3,r3,1
   10f60:	10c00115 	stw	r3,4(r2)
   10f64:	00099800 	call	9980 <_free_r>
   10f68:	003fd306 	br	10eb8 <__alt_data_end+0xf0010eb8>
   10f6c:	017fff04 	movi	r5,-4
   10f70:	414a703a 	and	r5,r8,r5
   10f74:	89800404 	addi	r6,r17,16
   10f78:	8151883a 	add	r8,r16,r5
   10f7c:	4180590e 	bge	r8,r6,110e4 <_realloc_r+0x390>
   10f80:	1080004c 	andi	r2,r2,1
   10f84:	103f9e1e 	bne	r2,zero,10e00 <__alt_data_end+0xf0010e00>
   10f88:	adbffe17 	ldw	r22,-8(r21)
   10f8c:	00bfff04 	movi	r2,-4
   10f90:	9dadc83a 	sub	r22,r19,r22
   10f94:	b1800117 	ldw	r6,4(r22)
   10f98:	3084703a 	and	r2,r6,r2
   10f9c:	20002026 	beq	r4,zero,11020 <_realloc_r+0x2cc>
   10fa0:	80af883a 	add	r23,r16,r2
   10fa4:	b96f883a 	add	r23,r23,r5
   10fa8:	21c05f26 	beq	r4,r7,11128 <_realloc_r+0x3d4>
   10fac:	b8c01c16 	blt	r23,r3,11020 <_realloc_r+0x2cc>
   10fb0:	20800317 	ldw	r2,12(r4)
   10fb4:	20c00217 	ldw	r3,8(r4)
   10fb8:	81bfff04 	addi	r6,r16,-4
   10fbc:	01000904 	movi	r4,36
   10fc0:	18800315 	stw	r2,12(r3)
   10fc4:	10c00215 	stw	r3,8(r2)
   10fc8:	b0c00217 	ldw	r3,8(r22)
   10fcc:	b0800317 	ldw	r2,12(r22)
   10fd0:	b4800204 	addi	r18,r22,8
   10fd4:	18800315 	stw	r2,12(r3)
   10fd8:	10c00215 	stw	r3,8(r2)
   10fdc:	21801b36 	bltu	r4,r6,1104c <_realloc_r+0x2f8>
   10fe0:	008004c4 	movi	r2,19
   10fe4:	1180352e 	bgeu	r2,r6,110bc <_realloc_r+0x368>
   10fe8:	a8800017 	ldw	r2,0(r21)
   10fec:	b0800215 	stw	r2,8(r22)
   10ff0:	a8800117 	ldw	r2,4(r21)
   10ff4:	b0800315 	stw	r2,12(r22)
   10ff8:	008006c4 	movi	r2,27
   10ffc:	11807f36 	bltu	r2,r6,111fc <_realloc_r+0x4a8>
   11000:	b0800404 	addi	r2,r22,16
   11004:	ad400204 	addi	r21,r21,8
   11008:	00002d06 	br	110c0 <_realloc_r+0x36c>
   1100c:	adbffe17 	ldw	r22,-8(r21)
   11010:	00bfff04 	movi	r2,-4
   11014:	9dadc83a 	sub	r22,r19,r22
   11018:	b1000117 	ldw	r4,4(r22)
   1101c:	2084703a 	and	r2,r4,r2
   11020:	b03f7726 	beq	r22,zero,10e00 <__alt_data_end+0xf0010e00>
   11024:	80af883a 	add	r23,r16,r2
   11028:	b8ff7516 	blt	r23,r3,10e00 <__alt_data_end+0xf0010e00>
   1102c:	b0800317 	ldw	r2,12(r22)
   11030:	b0c00217 	ldw	r3,8(r22)
   11034:	81bfff04 	addi	r6,r16,-4
   11038:	01000904 	movi	r4,36
   1103c:	18800315 	stw	r2,12(r3)
   11040:	10c00215 	stw	r3,8(r2)
   11044:	b4800204 	addi	r18,r22,8
   11048:	21bfe52e 	bgeu	r4,r6,10fe0 <__alt_data_end+0xf0010fe0>
   1104c:	a80b883a 	mov	r5,r21
   11050:	9009883a 	mov	r4,r18
   11054:	000fb9c0 	call	fb9c <memmove>
   11058:	b821883a 	mov	r16,r23
   1105c:	b027883a 	mov	r19,r22
   11060:	003f8a06 	br	10e8c <__alt_data_end+0xf0010e8c>
   11064:	300b883a 	mov	r5,r6
   11068:	dfc00917 	ldw	ra,36(sp)
   1106c:	df000817 	ldw	fp,32(sp)
   11070:	ddc00717 	ldw	r23,28(sp)
   11074:	dd800617 	ldw	r22,24(sp)
   11078:	dd400517 	ldw	r21,20(sp)
   1107c:	dd000417 	ldw	r20,16(sp)
   11080:	dcc00317 	ldw	r19,12(sp)
   11084:	dc800217 	ldw	r18,8(sp)
   11088:	dc400117 	ldw	r17,4(sp)
   1108c:	dc000017 	ldw	r16,0(sp)
   11090:	dec00a04 	addi	sp,sp,40
   11094:	000a5b01 	jmpi	a5b0 <_malloc_r>
   11098:	a8c00017 	ldw	r3,0(r21)
   1109c:	90c00015 	stw	r3,0(r18)
   110a0:	a8c00117 	ldw	r3,4(r21)
   110a4:	90c00115 	stw	r3,4(r18)
   110a8:	00c006c4 	movi	r3,27
   110ac:	19804536 	bltu	r3,r6,111c4 <_realloc_r+0x470>
   110b0:	90800204 	addi	r2,r18,8
   110b4:	a8c00204 	addi	r3,r21,8
   110b8:	003f6306 	br	10e48 <__alt_data_end+0xf0010e48>
   110bc:	9005883a 	mov	r2,r18
   110c0:	a8c00017 	ldw	r3,0(r21)
   110c4:	b821883a 	mov	r16,r23
   110c8:	b027883a 	mov	r19,r22
   110cc:	10c00015 	stw	r3,0(r2)
   110d0:	a8c00117 	ldw	r3,4(r21)
   110d4:	10c00115 	stw	r3,4(r2)
   110d8:	a8c00217 	ldw	r3,8(r21)
   110dc:	10c00215 	stw	r3,8(r2)
   110e0:	003f6a06 	br	10e8c <__alt_data_end+0xf0010e8c>
   110e4:	9c67883a 	add	r19,r19,r17
   110e8:	4445c83a 	sub	r2,r8,r17
   110ec:	e4c00215 	stw	r19,8(fp)
   110f0:	10800054 	ori	r2,r2,1
   110f4:	98800115 	stw	r2,4(r19)
   110f8:	a8bfff17 	ldw	r2,-4(r21)
   110fc:	a009883a 	mov	r4,r20
   11100:	1080004c 	andi	r2,r2,1
   11104:	1462b03a 	or	r17,r2,r17
   11108:	ac7fff15 	stw	r17,-4(r21)
   1110c:	00140f00 	call	140f0 <__malloc_unlock>
   11110:	a805883a 	mov	r2,r21
   11114:	003f6b06 	br	10ec4 <__alt_data_end+0xf0010ec4>
   11118:	a80b883a 	mov	r5,r21
   1111c:	9009883a 	mov	r4,r18
   11120:	000fb9c0 	call	fb9c <memmove>
   11124:	003f4e06 	br	10e60 <__alt_data_end+0xf0010e60>
   11128:	89000404 	addi	r4,r17,16
   1112c:	b93fbc16 	blt	r23,r4,11020 <__alt_data_end+0xf0011020>
   11130:	b0800317 	ldw	r2,12(r22)
   11134:	b0c00217 	ldw	r3,8(r22)
   11138:	81bfff04 	addi	r6,r16,-4
   1113c:	01000904 	movi	r4,36
   11140:	18800315 	stw	r2,12(r3)
   11144:	10c00215 	stw	r3,8(r2)
   11148:	b4800204 	addi	r18,r22,8
   1114c:	21804336 	bltu	r4,r6,1125c <_realloc_r+0x508>
   11150:	008004c4 	movi	r2,19
   11154:	11803f2e 	bgeu	r2,r6,11254 <_realloc_r+0x500>
   11158:	a8800017 	ldw	r2,0(r21)
   1115c:	b0800215 	stw	r2,8(r22)
   11160:	a8800117 	ldw	r2,4(r21)
   11164:	b0800315 	stw	r2,12(r22)
   11168:	008006c4 	movi	r2,27
   1116c:	11803f36 	bltu	r2,r6,1126c <_realloc_r+0x518>
   11170:	b0800404 	addi	r2,r22,16
   11174:	ad400204 	addi	r21,r21,8
   11178:	a8c00017 	ldw	r3,0(r21)
   1117c:	10c00015 	stw	r3,0(r2)
   11180:	a8c00117 	ldw	r3,4(r21)
   11184:	10c00115 	stw	r3,4(r2)
   11188:	a8c00217 	ldw	r3,8(r21)
   1118c:	10c00215 	stw	r3,8(r2)
   11190:	b447883a 	add	r3,r22,r17
   11194:	bc45c83a 	sub	r2,r23,r17
   11198:	e0c00215 	stw	r3,8(fp)
   1119c:	10800054 	ori	r2,r2,1
   111a0:	18800115 	stw	r2,4(r3)
   111a4:	b0800117 	ldw	r2,4(r22)
   111a8:	a009883a 	mov	r4,r20
   111ac:	1080004c 	andi	r2,r2,1
   111b0:	1462b03a 	or	r17,r2,r17
   111b4:	b4400115 	stw	r17,4(r22)
   111b8:	00140f00 	call	140f0 <__malloc_unlock>
   111bc:	9005883a 	mov	r2,r18
   111c0:	003f4006 	br	10ec4 <__alt_data_end+0xf0010ec4>
   111c4:	a8c00217 	ldw	r3,8(r21)
   111c8:	90c00215 	stw	r3,8(r18)
   111cc:	a8c00317 	ldw	r3,12(r21)
   111d0:	90c00315 	stw	r3,12(r18)
   111d4:	30801126 	beq	r6,r2,1121c <_realloc_r+0x4c8>
   111d8:	90800404 	addi	r2,r18,16
   111dc:	a8c00404 	addi	r3,r21,16
   111e0:	003f1906 	br	10e48 <__alt_data_end+0xf0010e48>
   111e4:	90ffff17 	ldw	r3,-4(r18)
   111e8:	00bfff04 	movi	r2,-4
   111ec:	a825883a 	mov	r18,r21
   111f0:	1884703a 	and	r2,r3,r2
   111f4:	80a1883a 	add	r16,r16,r2
   111f8:	003f2406 	br	10e8c <__alt_data_end+0xf0010e8c>
   111fc:	a8800217 	ldw	r2,8(r21)
   11200:	b0800415 	stw	r2,16(r22)
   11204:	a8800317 	ldw	r2,12(r21)
   11208:	b0800515 	stw	r2,20(r22)
   1120c:	31000a26 	beq	r6,r4,11238 <_realloc_r+0x4e4>
   11210:	b0800604 	addi	r2,r22,24
   11214:	ad400404 	addi	r21,r21,16
   11218:	003fa906 	br	110c0 <__alt_data_end+0xf00110c0>
   1121c:	a9000417 	ldw	r4,16(r21)
   11220:	90800604 	addi	r2,r18,24
   11224:	a8c00604 	addi	r3,r21,24
   11228:	91000415 	stw	r4,16(r18)
   1122c:	a9000517 	ldw	r4,20(r21)
   11230:	91000515 	stw	r4,20(r18)
   11234:	003f0406 	br	10e48 <__alt_data_end+0xf0010e48>
   11238:	a8c00417 	ldw	r3,16(r21)
   1123c:	ad400604 	addi	r21,r21,24
   11240:	b0800804 	addi	r2,r22,32
   11244:	b0c00615 	stw	r3,24(r22)
   11248:	a8ffff17 	ldw	r3,-4(r21)
   1124c:	b0c00715 	stw	r3,28(r22)
   11250:	003f9b06 	br	110c0 <__alt_data_end+0xf00110c0>
   11254:	9005883a 	mov	r2,r18
   11258:	003fc706 	br	11178 <__alt_data_end+0xf0011178>
   1125c:	a80b883a 	mov	r5,r21
   11260:	9009883a 	mov	r4,r18
   11264:	000fb9c0 	call	fb9c <memmove>
   11268:	003fc906 	br	11190 <__alt_data_end+0xf0011190>
   1126c:	a8800217 	ldw	r2,8(r21)
   11270:	b0800415 	stw	r2,16(r22)
   11274:	a8800317 	ldw	r2,12(r21)
   11278:	b0800515 	stw	r2,20(r22)
   1127c:	31000726 	beq	r6,r4,1129c <_realloc_r+0x548>
   11280:	b0800604 	addi	r2,r22,24
   11284:	ad400404 	addi	r21,r21,16
   11288:	003fbb06 	br	11178 <__alt_data_end+0xf0011178>
   1128c:	a009883a 	mov	r4,r20
   11290:	00140f00 	call	140f0 <__malloc_unlock>
   11294:	0005883a 	mov	r2,zero
   11298:	003f0a06 	br	10ec4 <__alt_data_end+0xf0010ec4>
   1129c:	a8c00417 	ldw	r3,16(r21)
   112a0:	ad400604 	addi	r21,r21,24
   112a4:	b0800804 	addi	r2,r22,32
   112a8:	b0c00615 	stw	r3,24(r22)
   112ac:	a8ffff17 	ldw	r3,-4(r21)
   112b0:	b0c00715 	stw	r3,28(r22)
   112b4:	003fb006 	br	11178 <__alt_data_end+0xf0011178>

000112b8 <__fpclassifyd>:
   112b8:	00a00034 	movhi	r2,32768
   112bc:	10bfffc4 	addi	r2,r2,-1
   112c0:	2884703a 	and	r2,r5,r2
   112c4:	10000726 	beq	r2,zero,112e4 <__fpclassifyd+0x2c>
   112c8:	00fffc34 	movhi	r3,65520
   112cc:	019ff834 	movhi	r6,32736
   112d0:	28c7883a 	add	r3,r5,r3
   112d4:	31bfffc4 	addi	r6,r6,-1
   112d8:	30c00536 	bltu	r6,r3,112f0 <__fpclassifyd+0x38>
   112dc:	00800104 	movi	r2,4
   112e0:	f800283a 	ret
   112e4:	2000021e 	bne	r4,zero,112f0 <__fpclassifyd+0x38>
   112e8:	00800084 	movi	r2,2
   112ec:	f800283a 	ret
   112f0:	00dffc34 	movhi	r3,32752
   112f4:	019ff834 	movhi	r6,32736
   112f8:	28cb883a 	add	r5,r5,r3
   112fc:	31bfffc4 	addi	r6,r6,-1
   11300:	317ff62e 	bgeu	r6,r5,112dc <__alt_data_end+0xf00112dc>
   11304:	01400434 	movhi	r5,16
   11308:	297fffc4 	addi	r5,r5,-1
   1130c:	28800236 	bltu	r5,r2,11318 <__fpclassifyd+0x60>
   11310:	008000c4 	movi	r2,3
   11314:	f800283a 	ret
   11318:	10c00226 	beq	r2,r3,11324 <__fpclassifyd+0x6c>
   1131c:	0005883a 	mov	r2,zero
   11320:	f800283a 	ret
   11324:	2005003a 	cmpeq	r2,r4,zero
   11328:	f800283a 	ret

0001132c <strcmp>:
   1132c:	2144b03a 	or	r2,r4,r5
   11330:	108000cc 	andi	r2,r2,3
   11334:	1000171e 	bne	r2,zero,11394 <strcmp+0x68>
   11338:	20800017 	ldw	r2,0(r4)
   1133c:	28c00017 	ldw	r3,0(r5)
   11340:	10c0141e 	bne	r2,r3,11394 <strcmp+0x68>
   11344:	027fbff4 	movhi	r9,65279
   11348:	4a7fbfc4 	addi	r9,r9,-257
   1134c:	0086303a 	nor	r3,zero,r2
   11350:	02202074 	movhi	r8,32897
   11354:	1245883a 	add	r2,r2,r9
   11358:	42202004 	addi	r8,r8,-32640
   1135c:	10c4703a 	and	r2,r2,r3
   11360:	1204703a 	and	r2,r2,r8
   11364:	10000226 	beq	r2,zero,11370 <strcmp+0x44>
   11368:	00002306 	br	113f8 <strcmp+0xcc>
   1136c:	1000221e 	bne	r2,zero,113f8 <strcmp+0xcc>
   11370:	21000104 	addi	r4,r4,4
   11374:	20c00017 	ldw	r3,0(r4)
   11378:	29400104 	addi	r5,r5,4
   1137c:	29800017 	ldw	r6,0(r5)
   11380:	1a4f883a 	add	r7,r3,r9
   11384:	00c4303a 	nor	r2,zero,r3
   11388:	3884703a 	and	r2,r7,r2
   1138c:	1204703a 	and	r2,r2,r8
   11390:	19bff626 	beq	r3,r6,1136c <__alt_data_end+0xf001136c>
   11394:	20800003 	ldbu	r2,0(r4)
   11398:	10c03fcc 	andi	r3,r2,255
   1139c:	18c0201c 	xori	r3,r3,128
   113a0:	18ffe004 	addi	r3,r3,-128
   113a4:	18000c26 	beq	r3,zero,113d8 <strcmp+0xac>
   113a8:	29800007 	ldb	r6,0(r5)
   113ac:	19800326 	beq	r3,r6,113bc <strcmp+0x90>
   113b0:	00001306 	br	11400 <strcmp+0xd4>
   113b4:	29800007 	ldb	r6,0(r5)
   113b8:	11800b1e 	bne	r2,r6,113e8 <strcmp+0xbc>
   113bc:	21000044 	addi	r4,r4,1
   113c0:	20c00003 	ldbu	r3,0(r4)
   113c4:	29400044 	addi	r5,r5,1
   113c8:	18803fcc 	andi	r2,r3,255
   113cc:	1080201c 	xori	r2,r2,128
   113d0:	10bfe004 	addi	r2,r2,-128
   113d4:	103ff71e 	bne	r2,zero,113b4 <__alt_data_end+0xf00113b4>
   113d8:	0007883a 	mov	r3,zero
   113dc:	28800003 	ldbu	r2,0(r5)
   113e0:	1885c83a 	sub	r2,r3,r2
   113e4:	f800283a 	ret
   113e8:	28800003 	ldbu	r2,0(r5)
   113ec:	18c03fcc 	andi	r3,r3,255
   113f0:	1885c83a 	sub	r2,r3,r2
   113f4:	f800283a 	ret
   113f8:	0005883a 	mov	r2,zero
   113fc:	f800283a 	ret
   11400:	10c03fcc 	andi	r3,r2,255
   11404:	003ff506 	br	113dc <__alt_data_end+0xf00113dc>

00011408 <__sprint_r.part.0>:
   11408:	28801917 	ldw	r2,100(r5)
   1140c:	defff604 	addi	sp,sp,-40
   11410:	dd400515 	stw	r21,20(sp)
   11414:	dfc00915 	stw	ra,36(sp)
   11418:	df000815 	stw	fp,32(sp)
   1141c:	ddc00715 	stw	r23,28(sp)
   11420:	dd800615 	stw	r22,24(sp)
   11424:	dd000415 	stw	r20,16(sp)
   11428:	dcc00315 	stw	r19,12(sp)
   1142c:	dc800215 	stw	r18,8(sp)
   11430:	dc400115 	stw	r17,4(sp)
   11434:	dc000015 	stw	r16,0(sp)
   11438:	1088000c 	andi	r2,r2,8192
   1143c:	302b883a 	mov	r21,r6
   11440:	10002e26 	beq	r2,zero,114fc <__sprint_r.part.0+0xf4>
   11444:	30800217 	ldw	r2,8(r6)
   11448:	35800017 	ldw	r22,0(r6)
   1144c:	10002926 	beq	r2,zero,114f4 <__sprint_r.part.0+0xec>
   11450:	2827883a 	mov	r19,r5
   11454:	2029883a 	mov	r20,r4
   11458:	b5c00104 	addi	r23,r22,4
   1145c:	04bfffc4 	movi	r18,-1
   11460:	bc400017 	ldw	r17,0(r23)
   11464:	b4000017 	ldw	r16,0(r22)
   11468:	0039883a 	mov	fp,zero
   1146c:	8822d0ba 	srli	r17,r17,2
   11470:	8800031e 	bne	r17,zero,11480 <__sprint_r.part.0+0x78>
   11474:	00001806 	br	114d8 <__sprint_r.part.0+0xd0>
   11478:	84000104 	addi	r16,r16,4
   1147c:	8f001526 	beq	r17,fp,114d4 <__sprint_r.part.0+0xcc>
   11480:	81400017 	ldw	r5,0(r16)
   11484:	980d883a 	mov	r6,r19
   11488:	a009883a 	mov	r4,r20
   1148c:	0012c780 	call	12c78 <_fputwc_r>
   11490:	e7000044 	addi	fp,fp,1
   11494:	14bff81e 	bne	r2,r18,11478 <__alt_data_end+0xf0011478>
   11498:	9005883a 	mov	r2,r18
   1149c:	a8000215 	stw	zero,8(r21)
   114a0:	a8000115 	stw	zero,4(r21)
   114a4:	dfc00917 	ldw	ra,36(sp)
   114a8:	df000817 	ldw	fp,32(sp)
   114ac:	ddc00717 	ldw	r23,28(sp)
   114b0:	dd800617 	ldw	r22,24(sp)
   114b4:	dd400517 	ldw	r21,20(sp)
   114b8:	dd000417 	ldw	r20,16(sp)
   114bc:	dcc00317 	ldw	r19,12(sp)
   114c0:	dc800217 	ldw	r18,8(sp)
   114c4:	dc400117 	ldw	r17,4(sp)
   114c8:	dc000017 	ldw	r16,0(sp)
   114cc:	dec00a04 	addi	sp,sp,40
   114d0:	f800283a 	ret
   114d4:	a8800217 	ldw	r2,8(r21)
   114d8:	8c63883a 	add	r17,r17,r17
   114dc:	8c63883a 	add	r17,r17,r17
   114e0:	1445c83a 	sub	r2,r2,r17
   114e4:	a8800215 	stw	r2,8(r21)
   114e8:	b5800204 	addi	r22,r22,8
   114ec:	bdc00204 	addi	r23,r23,8
   114f0:	103fdb1e 	bne	r2,zero,11460 <__alt_data_end+0xf0011460>
   114f4:	0005883a 	mov	r2,zero
   114f8:	003fe806 	br	1149c <__alt_data_end+0xf001149c>
   114fc:	000f46c0 	call	f46c <__sfvwrite_r>
   11500:	003fe606 	br	1149c <__alt_data_end+0xf001149c>

00011504 <__sprint_r>:
   11504:	30c00217 	ldw	r3,8(r6)
   11508:	18000126 	beq	r3,zero,11510 <__sprint_r+0xc>
   1150c:	00114081 	jmpi	11408 <__sprint_r.part.0>
   11510:	30000115 	stw	zero,4(r6)
   11514:	0005883a 	mov	r2,zero
   11518:	f800283a 	ret

0001151c <___vfiprintf_internal_r>:
   1151c:	deffc904 	addi	sp,sp,-220
   11520:	df003515 	stw	fp,212(sp)
   11524:	dd003115 	stw	r20,196(sp)
   11528:	dfc03615 	stw	ra,216(sp)
   1152c:	ddc03415 	stw	r23,208(sp)
   11530:	dd803315 	stw	r22,204(sp)
   11534:	dd403215 	stw	r21,200(sp)
   11538:	dcc03015 	stw	r19,192(sp)
   1153c:	dc802f15 	stw	r18,188(sp)
   11540:	dc402e15 	stw	r17,184(sp)
   11544:	dc002d15 	stw	r16,180(sp)
   11548:	d9002015 	stw	r4,128(sp)
   1154c:	d9c02215 	stw	r7,136(sp)
   11550:	2829883a 	mov	r20,r5
   11554:	3039883a 	mov	fp,r6
   11558:	20000226 	beq	r4,zero,11564 <___vfiprintf_internal_r+0x48>
   1155c:	20800e17 	ldw	r2,56(r4)
   11560:	1000cf26 	beq	r2,zero,118a0 <___vfiprintf_internal_r+0x384>
   11564:	a080030b 	ldhu	r2,12(r20)
   11568:	10c8000c 	andi	r3,r2,8192
   1156c:	1800061e 	bne	r3,zero,11588 <___vfiprintf_internal_r+0x6c>
   11570:	a1001917 	ldw	r4,100(r20)
   11574:	00f7ffc4 	movi	r3,-8193
   11578:	10880014 	ori	r2,r2,8192
   1157c:	20c6703a 	and	r3,r4,r3
   11580:	a080030d 	sth	r2,12(r20)
   11584:	a0c01915 	stw	r3,100(r20)
   11588:	10c0020c 	andi	r3,r2,8
   1158c:	1800a926 	beq	r3,zero,11834 <___vfiprintf_internal_r+0x318>
   11590:	a0c00417 	ldw	r3,16(r20)
   11594:	1800a726 	beq	r3,zero,11834 <___vfiprintf_internal_r+0x318>
   11598:	1080068c 	andi	r2,r2,26
   1159c:	00c00284 	movi	r3,10
   115a0:	10c0ac26 	beq	r2,r3,11854 <___vfiprintf_internal_r+0x338>
   115a4:	da801a04 	addi	r10,sp,104
   115a8:	da801e15 	stw	r10,120(sp)
   115ac:	d8801e17 	ldw	r2,120(sp)
   115b0:	da8019c4 	addi	r10,sp,103
   115b4:	05820034 	movhi	r22,2048
   115b8:	05c20034 	movhi	r23,2048
   115bc:	da801f15 	stw	r10,124(sp)
   115c0:	1295c83a 	sub	r10,r2,r10
   115c4:	b5815104 	addi	r22,r22,1348
   115c8:	bdc14d04 	addi	r23,r23,1332
   115cc:	dec01a15 	stw	sp,104(sp)
   115d0:	d8001c15 	stw	zero,112(sp)
   115d4:	d8001b15 	stw	zero,108(sp)
   115d8:	d8002615 	stw	zero,152(sp)
   115dc:	d8002315 	stw	zero,140(sp)
   115e0:	da802715 	stw	r10,156(sp)
   115e4:	d811883a 	mov	r8,sp
   115e8:	dd002115 	stw	r20,132(sp)
   115ec:	e021883a 	mov	r16,fp
   115f0:	80800007 	ldb	r2,0(r16)
   115f4:	1003ea26 	beq	r2,zero,125a0 <___vfiprintf_internal_r+0x1084>
   115f8:	00c00944 	movi	r3,37
   115fc:	8025883a 	mov	r18,r16
   11600:	10c0021e 	bne	r2,r3,1160c <___vfiprintf_internal_r+0xf0>
   11604:	00001606 	br	11660 <___vfiprintf_internal_r+0x144>
   11608:	10c00326 	beq	r2,r3,11618 <___vfiprintf_internal_r+0xfc>
   1160c:	94800044 	addi	r18,r18,1
   11610:	90800007 	ldb	r2,0(r18)
   11614:	103ffc1e 	bne	r2,zero,11608 <__alt_data_end+0xf0011608>
   11618:	9423c83a 	sub	r17,r18,r16
   1161c:	88001026 	beq	r17,zero,11660 <___vfiprintf_internal_r+0x144>
   11620:	d8c01c17 	ldw	r3,112(sp)
   11624:	d8801b17 	ldw	r2,108(sp)
   11628:	44000015 	stw	r16,0(r8)
   1162c:	88c7883a 	add	r3,r17,r3
   11630:	10800044 	addi	r2,r2,1
   11634:	44400115 	stw	r17,4(r8)
   11638:	d8c01c15 	stw	r3,112(sp)
   1163c:	d8801b15 	stw	r2,108(sp)
   11640:	010001c4 	movi	r4,7
   11644:	2080760e 	bge	r4,r2,11820 <___vfiprintf_internal_r+0x304>
   11648:	1803821e 	bne	r3,zero,12454 <___vfiprintf_internal_r+0xf38>
   1164c:	da802317 	ldw	r10,140(sp)
   11650:	d8001b15 	stw	zero,108(sp)
   11654:	d811883a 	mov	r8,sp
   11658:	5455883a 	add	r10,r10,r17
   1165c:	da802315 	stw	r10,140(sp)
   11660:	90800007 	ldb	r2,0(r18)
   11664:	10044626 	beq	r2,zero,12780 <___vfiprintf_internal_r+0x1264>
   11668:	90c00047 	ldb	r3,1(r18)
   1166c:	94000044 	addi	r16,r18,1
   11670:	d8001d85 	stb	zero,118(sp)
   11674:	0009883a 	mov	r4,zero
   11678:	000f883a 	mov	r7,zero
   1167c:	027fffc4 	movi	r9,-1
   11680:	0023883a 	mov	r17,zero
   11684:	0029883a 	mov	r20,zero
   11688:	01401604 	movi	r5,88
   1168c:	01800244 	movi	r6,9
   11690:	03400a84 	movi	r13,42
   11694:	03001b04 	movi	r12,108
   11698:	84000044 	addi	r16,r16,1
   1169c:	18bff804 	addi	r2,r3,-32
   116a0:	28827336 	bltu	r5,r2,12070 <___vfiprintf_internal_r+0xb54>
   116a4:	100490ba 	slli	r2,r2,2
   116a8:	02800074 	movhi	r10,1
   116ac:	5285af04 	addi	r10,r10,5820
   116b0:	1285883a 	add	r2,r2,r10
   116b4:	10800017 	ldw	r2,0(r2)
   116b8:	1000683a 	jmp	r2
   116bc:	00011da4 	muli	zero,zero,1142
   116c0:	00012070 	cmpltui	zero,zero,1153
   116c4:	00012070 	cmpltui	zero,zero,1153
   116c8:	00011dc4 	movi	zero,1143
   116cc:	00012070 	cmpltui	zero,zero,1153
   116d0:	00012070 	cmpltui	zero,zero,1153
   116d4:	00012070 	cmpltui	zero,zero,1153
   116d8:	00012070 	cmpltui	zero,zero,1153
   116dc:	00012070 	cmpltui	zero,zero,1153
   116e0:	00012070 	cmpltui	zero,zero,1153
   116e4:	00011fac 	andhi	zero,zero,1150
   116e8:	00011fc8 	cmpgei	zero,zero,1151
   116ec:	00012070 	cmpltui	zero,zero,1153
   116f0:	000118b0 	cmpltui	zero,zero,1122
   116f4:	00011fd8 	cmpnei	zero,zero,1151
   116f8:	00012070 	cmpltui	zero,zero,1153
   116fc:	00011dd0 	cmplti	zero,zero,1143
   11700:	00011ddc 	xori	zero,zero,1143
   11704:	00011ddc 	xori	zero,zero,1143
   11708:	00011ddc 	xori	zero,zero,1143
   1170c:	00011ddc 	xori	zero,zero,1143
   11710:	00011ddc 	xori	zero,zero,1143
   11714:	00011ddc 	xori	zero,zero,1143
   11718:	00011ddc 	xori	zero,zero,1143
   1171c:	00011ddc 	xori	zero,zero,1143
   11720:	00011ddc 	xori	zero,zero,1143
   11724:	00012070 	cmpltui	zero,zero,1153
   11728:	00012070 	cmpltui	zero,zero,1153
   1172c:	00012070 	cmpltui	zero,zero,1153
   11730:	00012070 	cmpltui	zero,zero,1153
   11734:	00012070 	cmpltui	zero,zero,1153
   11738:	00012070 	cmpltui	zero,zero,1153
   1173c:	00012070 	cmpltui	zero,zero,1153
   11740:	00012070 	cmpltui	zero,zero,1153
   11744:	00012070 	cmpltui	zero,zero,1153
   11748:	00012070 	cmpltui	zero,zero,1153
   1174c:	00011e08 	cmpgei	zero,zero,1144
   11750:	00012070 	cmpltui	zero,zero,1153
   11754:	00012070 	cmpltui	zero,zero,1153
   11758:	00012070 	cmpltui	zero,zero,1153
   1175c:	00012070 	cmpltui	zero,zero,1153
   11760:	00012070 	cmpltui	zero,zero,1153
   11764:	00012070 	cmpltui	zero,zero,1153
   11768:	00012070 	cmpltui	zero,zero,1153
   1176c:	00012070 	cmpltui	zero,zero,1153
   11770:	00012070 	cmpltui	zero,zero,1153
   11774:	00012070 	cmpltui	zero,zero,1153
   11778:	00011e40 	call	11e4 <xPortGetFreeHeapSize+0x14>
   1177c:	00012070 	cmpltui	zero,zero,1153
   11780:	00012070 	cmpltui	zero,zero,1153
   11784:	00012070 	cmpltui	zero,zero,1153
   11788:	00012070 	cmpltui	zero,zero,1153
   1178c:	00012070 	cmpltui	zero,zero,1153
   11790:	00011e98 	cmpnei	zero,zero,1146
   11794:	00012070 	cmpltui	zero,zero,1153
   11798:	00012070 	cmpltui	zero,zero,1153
   1179c:	00011f08 	cmpgei	zero,zero,1148
   117a0:	00012070 	cmpltui	zero,zero,1153
   117a4:	00012070 	cmpltui	zero,zero,1153
   117a8:	00012070 	cmpltui	zero,zero,1153
   117ac:	00012070 	cmpltui	zero,zero,1153
   117b0:	00012070 	cmpltui	zero,zero,1153
   117b4:	00012070 	cmpltui	zero,zero,1153
   117b8:	00012070 	cmpltui	zero,zero,1153
   117bc:	00012070 	cmpltui	zero,zero,1153
   117c0:	00012070 	cmpltui	zero,zero,1153
   117c4:	00012070 	cmpltui	zero,zero,1153
   117c8:	00011cb4 	movhi	zero,1138
   117cc:	00011ce0 	cmpeqi	zero,zero,1139
   117d0:	00012070 	cmpltui	zero,zero,1153
   117d4:	00012070 	cmpltui	zero,zero,1153
   117d8:	00012070 	cmpltui	zero,zero,1153
   117dc:	00012018 	cmpnei	zero,zero,1152
   117e0:	00011ce0 	cmpeqi	zero,zero,1139
   117e4:	00012070 	cmpltui	zero,zero,1153
   117e8:	00012070 	cmpltui	zero,zero,1153
   117ec:	00011b74 	movhi	zero,1133
   117f0:	00012070 	cmpltui	zero,zero,1153
   117f4:	00011b84 	movi	zero,1134
   117f8:	00011bc0 	call	11bc <vPortFree+0x6c>
   117fc:	000118bc 	xorhi	zero,zero,1122
   11800:	00011b68 	cmpgeui	zero,zero,1133
   11804:	00012070 	cmpltui	zero,zero,1153
   11808:	00011f44 	movi	zero,1149
   1180c:	00012070 	cmpltui	zero,zero,1153
   11810:	00011f9c 	xori	zero,zero,1150
   11814:	00012070 	cmpltui	zero,zero,1153
   11818:	00012070 	cmpltui	zero,zero,1153
   1181c:	00011c60 	cmpeqi	zero,zero,1137
   11820:	42000204 	addi	r8,r8,8
   11824:	da802317 	ldw	r10,140(sp)
   11828:	5455883a 	add	r10,r10,r17
   1182c:	da802315 	stw	r10,140(sp)
   11830:	003f8b06 	br	11660 <__alt_data_end+0xf0011660>
   11834:	d9002017 	ldw	r4,128(sp)
   11838:	a00b883a 	mov	r5,r20
   1183c:	000d9900 	call	d990 <__swsetup_r>
   11840:	1003b11e 	bne	r2,zero,12708 <___vfiprintf_internal_r+0x11ec>
   11844:	a080030b 	ldhu	r2,12(r20)
   11848:	00c00284 	movi	r3,10
   1184c:	1080068c 	andi	r2,r2,26
   11850:	10ff541e 	bne	r2,r3,115a4 <__alt_data_end+0xf00115a4>
   11854:	a080038f 	ldh	r2,14(r20)
   11858:	103f5216 	blt	r2,zero,115a4 <__alt_data_end+0xf00115a4>
   1185c:	d9c02217 	ldw	r7,136(sp)
   11860:	d9002017 	ldw	r4,128(sp)
   11864:	e00d883a 	mov	r6,fp
   11868:	a00b883a 	mov	r5,r20
   1186c:	00129940 	call	12994 <__sbprintf>
   11870:	dfc03617 	ldw	ra,216(sp)
   11874:	df003517 	ldw	fp,212(sp)
   11878:	ddc03417 	ldw	r23,208(sp)
   1187c:	dd803317 	ldw	r22,204(sp)
   11880:	dd403217 	ldw	r21,200(sp)
   11884:	dd003117 	ldw	r20,196(sp)
   11888:	dcc03017 	ldw	r19,192(sp)
   1188c:	dc802f17 	ldw	r18,188(sp)
   11890:	dc402e17 	ldw	r17,184(sp)
   11894:	dc002d17 	ldw	r16,180(sp)
   11898:	dec03704 	addi	sp,sp,220
   1189c:	f800283a 	ret
   118a0:	00096b40 	call	96b4 <__sinit>
   118a4:	003f2f06 	br	11564 <__alt_data_end+0xf0011564>
   118a8:	0463c83a 	sub	r17,zero,r17
   118ac:	d8802215 	stw	r2,136(sp)
   118b0:	a5000114 	ori	r20,r20,4
   118b4:	80c00007 	ldb	r3,0(r16)
   118b8:	003f7706 	br	11698 <__alt_data_end+0xf0011698>
   118bc:	00800c04 	movi	r2,48
   118c0:	da802217 	ldw	r10,136(sp)
   118c4:	d8801d05 	stb	r2,116(sp)
   118c8:	00801e04 	movi	r2,120
   118cc:	d8801d45 	stb	r2,117(sp)
   118d0:	d8001d85 	stb	zero,118(sp)
   118d4:	50c00104 	addi	r3,r10,4
   118d8:	54800017 	ldw	r18,0(r10)
   118dc:	0027883a 	mov	r19,zero
   118e0:	a0800094 	ori	r2,r20,2
   118e4:	48030b16 	blt	r9,zero,12514 <___vfiprintf_internal_r+0xff8>
   118e8:	00bfdfc4 	movi	r2,-129
   118ec:	a096703a 	and	r11,r20,r2
   118f0:	d8c02215 	stw	r3,136(sp)
   118f4:	5d000094 	ori	r20,r11,2
   118f8:	90032b1e 	bne	r18,zero,125a8 <___vfiprintf_internal_r+0x108c>
   118fc:	00820034 	movhi	r2,2048
   11900:	1080ed04 	addi	r2,r2,948
   11904:	d8802615 	stw	r2,152(sp)
   11908:	0039883a 	mov	fp,zero
   1190c:	48017b1e 	bne	r9,zero,11efc <___vfiprintf_internal_r+0x9e0>
   11910:	0013883a 	mov	r9,zero
   11914:	0027883a 	mov	r19,zero
   11918:	dd401a04 	addi	r21,sp,104
   1191c:	4825883a 	mov	r18,r9
   11920:	4cc0010e 	bge	r9,r19,11928 <___vfiprintf_internal_r+0x40c>
   11924:	9825883a 	mov	r18,r19
   11928:	e7003fcc 	andi	fp,fp,255
   1192c:	e700201c 	xori	fp,fp,128
   11930:	e73fe004 	addi	fp,fp,-128
   11934:	e0000126 	beq	fp,zero,1193c <___vfiprintf_internal_r+0x420>
   11938:	94800044 	addi	r18,r18,1
   1193c:	a380008c 	andi	r14,r20,2
   11940:	70000126 	beq	r14,zero,11948 <___vfiprintf_internal_r+0x42c>
   11944:	94800084 	addi	r18,r18,2
   11948:	a700210c 	andi	fp,r20,132
   1194c:	e001df1e 	bne	fp,zero,120cc <___vfiprintf_internal_r+0xbb0>
   11950:	8c87c83a 	sub	r3,r17,r18
   11954:	00c1dd0e 	bge	zero,r3,120cc <___vfiprintf_internal_r+0xbb0>
   11958:	01c00404 	movi	r7,16
   1195c:	d8801c17 	ldw	r2,112(sp)
   11960:	38c3ad0e 	bge	r7,r3,12818 <___vfiprintf_internal_r+0x12fc>
   11964:	02820034 	movhi	r10,2048
   11968:	52815104 	addi	r10,r10,1348
   1196c:	dc002915 	stw	r16,164(sp)
   11970:	d9801b17 	ldw	r6,108(sp)
   11974:	da802415 	stw	r10,144(sp)
   11978:	03c001c4 	movi	r15,7
   1197c:	da402515 	stw	r9,148(sp)
   11980:	db802815 	stw	r14,160(sp)
   11984:	1821883a 	mov	r16,r3
   11988:	00000506 	br	119a0 <___vfiprintf_internal_r+0x484>
   1198c:	31400084 	addi	r5,r6,2
   11990:	42000204 	addi	r8,r8,8
   11994:	200d883a 	mov	r6,r4
   11998:	843ffc04 	addi	r16,r16,-16
   1199c:	3c000d0e 	bge	r7,r16,119d4 <___vfiprintf_internal_r+0x4b8>
   119a0:	10800404 	addi	r2,r2,16
   119a4:	31000044 	addi	r4,r6,1
   119a8:	45800015 	stw	r22,0(r8)
   119ac:	41c00115 	stw	r7,4(r8)
   119b0:	d8801c15 	stw	r2,112(sp)
   119b4:	d9001b15 	stw	r4,108(sp)
   119b8:	793ff40e 	bge	r15,r4,1198c <__alt_data_end+0xf001198c>
   119bc:	1001b51e 	bne	r2,zero,12094 <___vfiprintf_internal_r+0xb78>
   119c0:	843ffc04 	addi	r16,r16,-16
   119c4:	000d883a 	mov	r6,zero
   119c8:	01400044 	movi	r5,1
   119cc:	d811883a 	mov	r8,sp
   119d0:	3c3ff316 	blt	r7,r16,119a0 <__alt_data_end+0xf00119a0>
   119d4:	8007883a 	mov	r3,r16
   119d8:	da402517 	ldw	r9,148(sp)
   119dc:	db802817 	ldw	r14,160(sp)
   119e0:	dc002917 	ldw	r16,164(sp)
   119e4:	da802417 	ldw	r10,144(sp)
   119e8:	1885883a 	add	r2,r3,r2
   119ec:	40c00115 	stw	r3,4(r8)
   119f0:	42800015 	stw	r10,0(r8)
   119f4:	d8801c15 	stw	r2,112(sp)
   119f8:	d9401b15 	stw	r5,108(sp)
   119fc:	00c001c4 	movi	r3,7
   11a00:	19426016 	blt	r3,r5,12384 <___vfiprintf_internal_r+0xe68>
   11a04:	d8c01d87 	ldb	r3,118(sp)
   11a08:	42000204 	addi	r8,r8,8
   11a0c:	29000044 	addi	r4,r5,1
   11a10:	1801b31e 	bne	r3,zero,120e0 <___vfiprintf_internal_r+0xbc4>
   11a14:	7001c026 	beq	r14,zero,12118 <___vfiprintf_internal_r+0xbfc>
   11a18:	d8c01d04 	addi	r3,sp,116
   11a1c:	10800084 	addi	r2,r2,2
   11a20:	40c00015 	stw	r3,0(r8)
   11a24:	00c00084 	movi	r3,2
   11a28:	40c00115 	stw	r3,4(r8)
   11a2c:	d8801c15 	stw	r2,112(sp)
   11a30:	d9001b15 	stw	r4,108(sp)
   11a34:	00c001c4 	movi	r3,7
   11a38:	1902650e 	bge	r3,r4,123d0 <___vfiprintf_internal_r+0xeb4>
   11a3c:	10029a1e 	bne	r2,zero,124a8 <___vfiprintf_internal_r+0xf8c>
   11a40:	00c02004 	movi	r3,128
   11a44:	01000044 	movi	r4,1
   11a48:	000b883a 	mov	r5,zero
   11a4c:	d811883a 	mov	r8,sp
   11a50:	e0c1b31e 	bne	fp,r3,12120 <___vfiprintf_internal_r+0xc04>
   11a54:	8cb9c83a 	sub	fp,r17,r18
   11a58:	0701b10e 	bge	zero,fp,12120 <___vfiprintf_internal_r+0xc04>
   11a5c:	01c00404 	movi	r7,16
   11a60:	3f03890e 	bge	r7,fp,12888 <___vfiprintf_internal_r+0x136c>
   11a64:	00c20034 	movhi	r3,2048
   11a68:	18c14d04 	addi	r3,r3,1332
   11a6c:	d8c02415 	stw	r3,144(sp)
   11a70:	8007883a 	mov	r3,r16
   11a74:	034001c4 	movi	r13,7
   11a78:	e021883a 	mov	r16,fp
   11a7c:	da402515 	stw	r9,148(sp)
   11a80:	1839883a 	mov	fp,r3
   11a84:	00000506 	br	11a9c <___vfiprintf_internal_r+0x580>
   11a88:	29800084 	addi	r6,r5,2
   11a8c:	42000204 	addi	r8,r8,8
   11a90:	180b883a 	mov	r5,r3
   11a94:	843ffc04 	addi	r16,r16,-16
   11a98:	3c000d0e 	bge	r7,r16,11ad0 <___vfiprintf_internal_r+0x5b4>
   11a9c:	10800404 	addi	r2,r2,16
   11aa0:	28c00044 	addi	r3,r5,1
   11aa4:	45c00015 	stw	r23,0(r8)
   11aa8:	41c00115 	stw	r7,4(r8)
   11aac:	d8801c15 	stw	r2,112(sp)
   11ab0:	d8c01b15 	stw	r3,108(sp)
   11ab4:	68fff40e 	bge	r13,r3,11a88 <__alt_data_end+0xf0011a88>
   11ab8:	1002241e 	bne	r2,zero,1234c <___vfiprintf_internal_r+0xe30>
   11abc:	843ffc04 	addi	r16,r16,-16
   11ac0:	01800044 	movi	r6,1
   11ac4:	000b883a 	mov	r5,zero
   11ac8:	d811883a 	mov	r8,sp
   11acc:	3c3ff316 	blt	r7,r16,11a9c <__alt_data_end+0xf0011a9c>
   11ad0:	da402517 	ldw	r9,148(sp)
   11ad4:	e007883a 	mov	r3,fp
   11ad8:	8039883a 	mov	fp,r16
   11adc:	1821883a 	mov	r16,r3
   11ae0:	d8c02417 	ldw	r3,144(sp)
   11ae4:	1705883a 	add	r2,r2,fp
   11ae8:	47000115 	stw	fp,4(r8)
   11aec:	40c00015 	stw	r3,0(r8)
   11af0:	d8801c15 	stw	r2,112(sp)
   11af4:	d9801b15 	stw	r6,108(sp)
   11af8:	00c001c4 	movi	r3,7
   11afc:	19827616 	blt	r3,r6,124d8 <___vfiprintf_internal_r+0xfbc>
   11b00:	4cf9c83a 	sub	fp,r9,r19
   11b04:	42000204 	addi	r8,r8,8
   11b08:	31000044 	addi	r4,r6,1
   11b0c:	300b883a 	mov	r5,r6
   11b10:	07018516 	blt	zero,fp,12128 <___vfiprintf_internal_r+0xc0c>
   11b14:	9885883a 	add	r2,r19,r2
   11b18:	45400015 	stw	r21,0(r8)
   11b1c:	44c00115 	stw	r19,4(r8)
   11b20:	d8801c15 	stw	r2,112(sp)
   11b24:	d9001b15 	stw	r4,108(sp)
   11b28:	00c001c4 	movi	r3,7
   11b2c:	1901dd0e 	bge	r3,r4,122a4 <___vfiprintf_internal_r+0xd88>
   11b30:	1002401e 	bne	r2,zero,12434 <___vfiprintf_internal_r+0xf18>
   11b34:	d8001b15 	stw	zero,108(sp)
   11b38:	a2c0010c 	andi	r11,r20,4
   11b3c:	58000226 	beq	r11,zero,11b48 <___vfiprintf_internal_r+0x62c>
   11b40:	8ca7c83a 	sub	r19,r17,r18
   11b44:	04c2f216 	blt	zero,r19,12710 <___vfiprintf_internal_r+0x11f4>
   11b48:	8c80010e 	bge	r17,r18,11b50 <___vfiprintf_internal_r+0x634>
   11b4c:	9023883a 	mov	r17,r18
   11b50:	da802317 	ldw	r10,140(sp)
   11b54:	5455883a 	add	r10,r10,r17
   11b58:	da802315 	stw	r10,140(sp)
   11b5c:	d8001b15 	stw	zero,108(sp)
   11b60:	d811883a 	mov	r8,sp
   11b64:	003ea206 	br	115f0 <__alt_data_end+0xf00115f0>
   11b68:	a5000814 	ori	r20,r20,32
   11b6c:	80c00007 	ldb	r3,0(r16)
   11b70:	003ec906 	br	11698 <__alt_data_end+0xf0011698>
   11b74:	80c00007 	ldb	r3,0(r16)
   11b78:	1b030926 	beq	r3,r12,127a0 <___vfiprintf_internal_r+0x1284>
   11b7c:	a5000414 	ori	r20,r20,16
   11b80:	003ec506 	br	11698 <__alt_data_end+0xf0011698>
   11b84:	21003fcc 	andi	r4,r4,255
   11b88:	20035e1e 	bne	r4,zero,12904 <___vfiprintf_internal_r+0x13e8>
   11b8c:	a080080c 	andi	r2,r20,32
   11b90:	1002a526 	beq	r2,zero,12628 <___vfiprintf_internal_r+0x110c>
   11b94:	da802217 	ldw	r10,136(sp)
   11b98:	50800017 	ldw	r2,0(r10)
   11b9c:	da802317 	ldw	r10,140(sp)
   11ba0:	5007d7fa 	srai	r3,r10,31
   11ba4:	da802217 	ldw	r10,136(sp)
   11ba8:	10c00115 	stw	r3,4(r2)
   11bac:	52800104 	addi	r10,r10,4
   11bb0:	da802215 	stw	r10,136(sp)
   11bb4:	da802317 	ldw	r10,140(sp)
   11bb8:	12800015 	stw	r10,0(r2)
   11bbc:	003e8c06 	br	115f0 <__alt_data_end+0xf00115f0>
   11bc0:	21003fcc 	andi	r4,r4,255
   11bc4:	2003511e 	bne	r4,zero,1290c <___vfiprintf_internal_r+0x13f0>
   11bc8:	a080080c 	andi	r2,r20,32
   11bcc:	1000a126 	beq	r2,zero,11e54 <___vfiprintf_internal_r+0x938>
   11bd0:	da802217 	ldw	r10,136(sp)
   11bd4:	d8001d85 	stb	zero,118(sp)
   11bd8:	50800204 	addi	r2,r10,8
   11bdc:	54800017 	ldw	r18,0(r10)
   11be0:	54c00117 	ldw	r19,4(r10)
   11be4:	4802b416 	blt	r9,zero,126b8 <___vfiprintf_internal_r+0x119c>
   11be8:	013fdfc4 	movi	r4,-129
   11bec:	94c6b03a 	or	r3,r18,r19
   11bf0:	d8802215 	stw	r2,136(sp)
   11bf4:	a128703a 	and	r20,r20,r4
   11bf8:	1800a226 	beq	r3,zero,11e84 <___vfiprintf_internal_r+0x968>
   11bfc:	0039883a 	mov	fp,zero
   11c00:	dd401a04 	addi	r21,sp,104
   11c04:	9006d0fa 	srli	r3,r18,3
   11c08:	9808977a 	slli	r4,r19,29
   11c0c:	9826d0fa 	srli	r19,r19,3
   11c10:	948001cc 	andi	r18,r18,7
   11c14:	90800c04 	addi	r2,r18,48
   11c18:	ad7fffc4 	addi	r21,r21,-1
   11c1c:	20e4b03a 	or	r18,r4,r3
   11c20:	a8800005 	stb	r2,0(r21)
   11c24:	94c6b03a 	or	r3,r18,r19
   11c28:	183ff61e 	bne	r3,zero,11c04 <__alt_data_end+0xf0011c04>
   11c2c:	a0c0004c 	andi	r3,r20,1
   11c30:	18005926 	beq	r3,zero,11d98 <___vfiprintf_internal_r+0x87c>
   11c34:	10803fcc 	andi	r2,r2,255
   11c38:	1080201c 	xori	r2,r2,128
   11c3c:	10bfe004 	addi	r2,r2,-128
   11c40:	00c00c04 	movi	r3,48
   11c44:	10c05426 	beq	r2,r3,11d98 <___vfiprintf_internal_r+0x87c>
   11c48:	da801e17 	ldw	r10,120(sp)
   11c4c:	a8bfffc4 	addi	r2,r21,-1
   11c50:	a8ffffc5 	stb	r3,-1(r21)
   11c54:	50a7c83a 	sub	r19,r10,r2
   11c58:	102b883a 	mov	r21,r2
   11c5c:	003f2f06 	br	1191c <__alt_data_end+0xf001191c>
   11c60:	21003fcc 	andi	r4,r4,255
   11c64:	2003421e 	bne	r4,zero,12970 <___vfiprintf_internal_r+0x1454>
   11c68:	00820034 	movhi	r2,2048
   11c6c:	1080ed04 	addi	r2,r2,948
   11c70:	d8802615 	stw	r2,152(sp)
   11c74:	a080080c 	andi	r2,r20,32
   11c78:	1000aa26 	beq	r2,zero,11f24 <___vfiprintf_internal_r+0xa08>
   11c7c:	da802217 	ldw	r10,136(sp)
   11c80:	54800017 	ldw	r18,0(r10)
   11c84:	54c00117 	ldw	r19,4(r10)
   11c88:	52800204 	addi	r10,r10,8
   11c8c:	da802215 	stw	r10,136(sp)
   11c90:	a080004c 	andi	r2,r20,1
   11c94:	1001d226 	beq	r2,zero,123e0 <___vfiprintf_internal_r+0xec4>
   11c98:	94c4b03a 	or	r2,r18,r19
   11c9c:	1002351e 	bne	r2,zero,12574 <___vfiprintf_internal_r+0x1058>
   11ca0:	d8001d85 	stb	zero,118(sp)
   11ca4:	48022216 	blt	r9,zero,12530 <___vfiprintf_internal_r+0x1014>
   11ca8:	00bfdfc4 	movi	r2,-129
   11cac:	a0a8703a 	and	r20,r20,r2
   11cb0:	003f1506 	br	11908 <__alt_data_end+0xf0011908>
   11cb4:	da802217 	ldw	r10,136(sp)
   11cb8:	04800044 	movi	r18,1
   11cbc:	d8001d85 	stb	zero,118(sp)
   11cc0:	50800017 	ldw	r2,0(r10)
   11cc4:	52800104 	addi	r10,r10,4
   11cc8:	da802215 	stw	r10,136(sp)
   11ccc:	d8801005 	stb	r2,64(sp)
   11cd0:	9027883a 	mov	r19,r18
   11cd4:	dd401004 	addi	r21,sp,64
   11cd8:	0013883a 	mov	r9,zero
   11cdc:	003f1706 	br	1193c <__alt_data_end+0xf001193c>
   11ce0:	21003fcc 	andi	r4,r4,255
   11ce4:	2003201e 	bne	r4,zero,12968 <___vfiprintf_internal_r+0x144c>
   11ce8:	a080080c 	andi	r2,r20,32
   11cec:	10004b26 	beq	r2,zero,11e1c <___vfiprintf_internal_r+0x900>
   11cf0:	da802217 	ldw	r10,136(sp)
   11cf4:	50800117 	ldw	r2,4(r10)
   11cf8:	54800017 	ldw	r18,0(r10)
   11cfc:	52800204 	addi	r10,r10,8
   11d00:	da802215 	stw	r10,136(sp)
   11d04:	1027883a 	mov	r19,r2
   11d08:	10022c16 	blt	r2,zero,125bc <___vfiprintf_internal_r+0x10a0>
   11d0c:	df001d83 	ldbu	fp,118(sp)
   11d10:	48007216 	blt	r9,zero,11edc <___vfiprintf_internal_r+0x9c0>
   11d14:	00ffdfc4 	movi	r3,-129
   11d18:	94c4b03a 	or	r2,r18,r19
   11d1c:	a0e8703a 	and	r20,r20,r3
   11d20:	1000cc26 	beq	r2,zero,12054 <___vfiprintf_internal_r+0xb38>
   11d24:	98021026 	beq	r19,zero,12568 <___vfiprintf_internal_r+0x104c>
   11d28:	dc402415 	stw	r17,144(sp)
   11d2c:	dc002515 	stw	r16,148(sp)
   11d30:	9823883a 	mov	r17,r19
   11d34:	9021883a 	mov	r16,r18
   11d38:	dd401a04 	addi	r21,sp,104
   11d3c:	4825883a 	mov	r18,r9
   11d40:	4027883a 	mov	r19,r8
   11d44:	8009883a 	mov	r4,r16
   11d48:	880b883a 	mov	r5,r17
   11d4c:	01800284 	movi	r6,10
   11d50:	000f883a 	mov	r7,zero
   11d54:	00135d40 	call	135d4 <__umoddi3>
   11d58:	10800c04 	addi	r2,r2,48
   11d5c:	ad7fffc4 	addi	r21,r21,-1
   11d60:	8009883a 	mov	r4,r16
   11d64:	880b883a 	mov	r5,r17
   11d68:	a8800005 	stb	r2,0(r21)
   11d6c:	01800284 	movi	r6,10
   11d70:	000f883a 	mov	r7,zero
   11d74:	001305c0 	call	1305c <__udivdi3>
   11d78:	1021883a 	mov	r16,r2
   11d7c:	10c4b03a 	or	r2,r2,r3
   11d80:	1823883a 	mov	r17,r3
   11d84:	103fef1e 	bne	r2,zero,11d44 <__alt_data_end+0xf0011d44>
   11d88:	dc402417 	ldw	r17,144(sp)
   11d8c:	dc002517 	ldw	r16,148(sp)
   11d90:	9013883a 	mov	r9,r18
   11d94:	9811883a 	mov	r8,r19
   11d98:	da801e17 	ldw	r10,120(sp)
   11d9c:	5567c83a 	sub	r19,r10,r21
   11da0:	003ede06 	br	1191c <__alt_data_end+0xf001191c>
   11da4:	38803fcc 	andi	r2,r7,255
   11da8:	1080201c 	xori	r2,r2,128
   11dac:	10bfe004 	addi	r2,r2,-128
   11db0:	1002371e 	bne	r2,zero,12690 <___vfiprintf_internal_r+0x1174>
   11db4:	01000044 	movi	r4,1
   11db8:	01c00804 	movi	r7,32
   11dbc:	80c00007 	ldb	r3,0(r16)
   11dc0:	003e3506 	br	11698 <__alt_data_end+0xf0011698>
   11dc4:	a5000054 	ori	r20,r20,1
   11dc8:	80c00007 	ldb	r3,0(r16)
   11dcc:	003e3206 	br	11698 <__alt_data_end+0xf0011698>
   11dd0:	a5002014 	ori	r20,r20,128
   11dd4:	80c00007 	ldb	r3,0(r16)
   11dd8:	003e2f06 	br	11698 <__alt_data_end+0xf0011698>
   11ddc:	8015883a 	mov	r10,r16
   11de0:	0023883a 	mov	r17,zero
   11de4:	18bff404 	addi	r2,r3,-48
   11de8:	50c00007 	ldb	r3,0(r10)
   11dec:	8c4002a4 	muli	r17,r17,10
   11df0:	84000044 	addi	r16,r16,1
   11df4:	8015883a 	mov	r10,r16
   11df8:	1463883a 	add	r17,r2,r17
   11dfc:	18bff404 	addi	r2,r3,-48
   11e00:	30bff92e 	bgeu	r6,r2,11de8 <__alt_data_end+0xf0011de8>
   11e04:	003e2506 	br	1169c <__alt_data_end+0xf001169c>
   11e08:	21003fcc 	andi	r4,r4,255
   11e0c:	2002d41e 	bne	r4,zero,12960 <___vfiprintf_internal_r+0x1444>
   11e10:	a5000414 	ori	r20,r20,16
   11e14:	a080080c 	andi	r2,r20,32
   11e18:	103fb51e 	bne	r2,zero,11cf0 <__alt_data_end+0xf0011cf0>
   11e1c:	a080040c 	andi	r2,r20,16
   11e20:	1001f826 	beq	r2,zero,12604 <___vfiprintf_internal_r+0x10e8>
   11e24:	da802217 	ldw	r10,136(sp)
   11e28:	54800017 	ldw	r18,0(r10)
   11e2c:	52800104 	addi	r10,r10,4
   11e30:	da802215 	stw	r10,136(sp)
   11e34:	9027d7fa 	srai	r19,r18,31
   11e38:	9805883a 	mov	r2,r19
   11e3c:	003fb206 	br	11d08 <__alt_data_end+0xf0011d08>
   11e40:	21003fcc 	andi	r4,r4,255
   11e44:	2002c41e 	bne	r4,zero,12958 <___vfiprintf_internal_r+0x143c>
   11e48:	a5000414 	ori	r20,r20,16
   11e4c:	a080080c 	andi	r2,r20,32
   11e50:	103f5f1e 	bne	r2,zero,11bd0 <__alt_data_end+0xf0011bd0>
   11e54:	a080040c 	andi	r2,r20,16
   11e58:	10020f26 	beq	r2,zero,12698 <___vfiprintf_internal_r+0x117c>
   11e5c:	da802217 	ldw	r10,136(sp)
   11e60:	d8001d85 	stb	zero,118(sp)
   11e64:	0027883a 	mov	r19,zero
   11e68:	50800104 	addi	r2,r10,4
   11e6c:	54800017 	ldw	r18,0(r10)
   11e70:	48021116 	blt	r9,zero,126b8 <___vfiprintf_internal_r+0x119c>
   11e74:	00ffdfc4 	movi	r3,-129
   11e78:	d8802215 	stw	r2,136(sp)
   11e7c:	a0e8703a 	and	r20,r20,r3
   11e80:	903f5e1e 	bne	r18,zero,11bfc <__alt_data_end+0xf0011bfc>
   11e84:	0039883a 	mov	fp,zero
   11e88:	4802a626 	beq	r9,zero,12924 <___vfiprintf_internal_r+0x1408>
   11e8c:	0025883a 	mov	r18,zero
   11e90:	0027883a 	mov	r19,zero
   11e94:	003f5a06 	br	11c00 <__alt_data_end+0xf0011c00>
   11e98:	21003fcc 	andi	r4,r4,255
   11e9c:	20029f1e 	bne	r4,zero,1291c <___vfiprintf_internal_r+0x1400>
   11ea0:	a5000414 	ori	r20,r20,16
   11ea4:	a080080c 	andi	r2,r20,32
   11ea8:	10005e1e 	bne	r2,zero,12024 <___vfiprintf_internal_r+0xb08>
   11eac:	a080040c 	andi	r2,r20,16
   11eb0:	1001a21e 	bne	r2,zero,1253c <___vfiprintf_internal_r+0x1020>
   11eb4:	a080100c 	andi	r2,r20,64
   11eb8:	d8001d85 	stb	zero,118(sp)
   11ebc:	da802217 	ldw	r10,136(sp)
   11ec0:	1002231e 	bne	r2,zero,12750 <___vfiprintf_internal_r+0x1234>
   11ec4:	50800104 	addi	r2,r10,4
   11ec8:	54800017 	ldw	r18,0(r10)
   11ecc:	0027883a 	mov	r19,zero
   11ed0:	4801a00e 	bge	r9,zero,12554 <___vfiprintf_internal_r+0x1038>
   11ed4:	d8802215 	stw	r2,136(sp)
   11ed8:	0039883a 	mov	fp,zero
   11edc:	94c4b03a 	or	r2,r18,r19
   11ee0:	103f901e 	bne	r2,zero,11d24 <__alt_data_end+0xf0011d24>
   11ee4:	00800044 	movi	r2,1
   11ee8:	10803fcc 	andi	r2,r2,255
   11eec:	00c00044 	movi	r3,1
   11ef0:	10c05926 	beq	r2,r3,12058 <___vfiprintf_internal_r+0xb3c>
   11ef4:	00c00084 	movi	r3,2
   11ef8:	10ffe41e 	bne	r2,r3,11e8c <__alt_data_end+0xf0011e8c>
   11efc:	0025883a 	mov	r18,zero
   11f00:	0027883a 	mov	r19,zero
   11f04:	00013d06 	br	123fc <___vfiprintf_internal_r+0xee0>
   11f08:	21003fcc 	andi	r4,r4,255
   11f0c:	2002811e 	bne	r4,zero,12914 <___vfiprintf_internal_r+0x13f8>
   11f10:	00820034 	movhi	r2,2048
   11f14:	1080e804 	addi	r2,r2,928
   11f18:	d8802615 	stw	r2,152(sp)
   11f1c:	a080080c 	andi	r2,r20,32
   11f20:	103f561e 	bne	r2,zero,11c7c <__alt_data_end+0xf0011c7c>
   11f24:	a080040c 	andi	r2,r20,16
   11f28:	1001d126 	beq	r2,zero,12670 <___vfiprintf_internal_r+0x1154>
   11f2c:	da802217 	ldw	r10,136(sp)
   11f30:	0027883a 	mov	r19,zero
   11f34:	54800017 	ldw	r18,0(r10)
   11f38:	52800104 	addi	r10,r10,4
   11f3c:	da802215 	stw	r10,136(sp)
   11f40:	003f5306 	br	11c90 <__alt_data_end+0xf0011c90>
   11f44:	da802217 	ldw	r10,136(sp)
   11f48:	d8001d85 	stb	zero,118(sp)
   11f4c:	55400017 	ldw	r21,0(r10)
   11f50:	50c00104 	addi	r3,r10,4
   11f54:	a8024226 	beq	r21,zero,12860 <___vfiprintf_internal_r+0x1344>
   11f58:	48021816 	blt	r9,zero,127bc <___vfiprintf_internal_r+0x12a0>
   11f5c:	480d883a 	mov	r6,r9
   11f60:	000b883a 	mov	r5,zero
   11f64:	a809883a 	mov	r4,r21
   11f68:	d8c02a15 	stw	r3,168(sp)
   11f6c:	da002b15 	stw	r8,172(sp)
   11f70:	da402c15 	stw	r9,176(sp)
   11f74:	000fab80 	call	fab8 <memchr>
   11f78:	d8c02a17 	ldw	r3,168(sp)
   11f7c:	da002b17 	ldw	r8,172(sp)
   11f80:	da402c17 	ldw	r9,176(sp)
   11f84:	10024826 	beq	r2,zero,128a8 <___vfiprintf_internal_r+0x138c>
   11f88:	1567c83a 	sub	r19,r2,r21
   11f8c:	df001d83 	ldbu	fp,118(sp)
   11f90:	d8c02215 	stw	r3,136(sp)
   11f94:	0013883a 	mov	r9,zero
   11f98:	003e6006 	br	1191c <__alt_data_end+0xf001191c>
   11f9c:	21003fcc 	andi	r4,r4,255
   11fa0:	203fc026 	beq	r4,zero,11ea4 <__alt_data_end+0xf0011ea4>
   11fa4:	d9c01d85 	stb	r7,118(sp)
   11fa8:	003fbe06 	br	11ea4 <__alt_data_end+0xf0011ea4>
   11fac:	da802217 	ldw	r10,136(sp)
   11fb0:	54400017 	ldw	r17,0(r10)
   11fb4:	50800104 	addi	r2,r10,4
   11fb8:	883e3b16 	blt	r17,zero,118a8 <__alt_data_end+0xf00118a8>
   11fbc:	d8802215 	stw	r2,136(sp)
   11fc0:	80c00007 	ldb	r3,0(r16)
   11fc4:	003db406 	br	11698 <__alt_data_end+0xf0011698>
   11fc8:	01000044 	movi	r4,1
   11fcc:	01c00ac4 	movi	r7,43
   11fd0:	80c00007 	ldb	r3,0(r16)
   11fd4:	003db006 	br	11698 <__alt_data_end+0xf0011698>
   11fd8:	80c00007 	ldb	r3,0(r16)
   11fdc:	82800044 	addi	r10,r16,1
   11fe0:	1b423c26 	beq	r3,r13,128d4 <___vfiprintf_internal_r+0x13b8>
   11fe4:	18bff404 	addi	r2,r3,-48
   11fe8:	0013883a 	mov	r9,zero
   11fec:	30822b36 	bltu	r6,r2,1289c <___vfiprintf_internal_r+0x1380>
   11ff0:	50c00007 	ldb	r3,0(r10)
   11ff4:	4a4002a4 	muli	r9,r9,10
   11ff8:	54000044 	addi	r16,r10,1
   11ffc:	8015883a 	mov	r10,r16
   12000:	4893883a 	add	r9,r9,r2
   12004:	18bff404 	addi	r2,r3,-48
   12008:	30bff92e 	bgeu	r6,r2,11ff0 <__alt_data_end+0xf0011ff0>
   1200c:	483da30e 	bge	r9,zero,1169c <__alt_data_end+0xf001169c>
   12010:	027fffc4 	movi	r9,-1
   12014:	003da106 	br	1169c <__alt_data_end+0xf001169c>
   12018:	a5001014 	ori	r20,r20,64
   1201c:	80c00007 	ldb	r3,0(r16)
   12020:	003d9d06 	br	11698 <__alt_data_end+0xf0011698>
   12024:	da802217 	ldw	r10,136(sp)
   12028:	d8001d85 	stb	zero,118(sp)
   1202c:	50c00204 	addi	r3,r10,8
   12030:	54800017 	ldw	r18,0(r10)
   12034:	54c00117 	ldw	r19,4(r10)
   12038:	4801ca16 	blt	r9,zero,12764 <___vfiprintf_internal_r+0x1248>
   1203c:	013fdfc4 	movi	r4,-129
   12040:	94c4b03a 	or	r2,r18,r19
   12044:	d8c02215 	stw	r3,136(sp)
   12048:	a128703a 	and	r20,r20,r4
   1204c:	0039883a 	mov	fp,zero
   12050:	103f341e 	bne	r2,zero,11d24 <__alt_data_end+0xf0011d24>
   12054:	483e2e26 	beq	r9,zero,11910 <__alt_data_end+0xf0011910>
   12058:	0025883a 	mov	r18,zero
   1205c:	94800c04 	addi	r18,r18,48
   12060:	dc8019c5 	stb	r18,103(sp)
   12064:	dcc02717 	ldw	r19,156(sp)
   12068:	dd4019c4 	addi	r21,sp,103
   1206c:	003e2b06 	br	1191c <__alt_data_end+0xf001191c>
   12070:	21003fcc 	andi	r4,r4,255
   12074:	2002361e 	bne	r4,zero,12950 <___vfiprintf_internal_r+0x1434>
   12078:	1801c126 	beq	r3,zero,12780 <___vfiprintf_internal_r+0x1264>
   1207c:	04800044 	movi	r18,1
   12080:	d8c01005 	stb	r3,64(sp)
   12084:	d8001d85 	stb	zero,118(sp)
   12088:	9027883a 	mov	r19,r18
   1208c:	dd401004 	addi	r21,sp,64
   12090:	003f1106 	br	11cd8 <__alt_data_end+0xf0011cd8>
   12094:	d9402117 	ldw	r5,132(sp)
   12098:	d9002017 	ldw	r4,128(sp)
   1209c:	d9801a04 	addi	r6,sp,104
   120a0:	d9c02b15 	stw	r7,172(sp)
   120a4:	dbc02a15 	stw	r15,168(sp)
   120a8:	00114080 	call	11408 <__sprint_r.part.0>
   120ac:	d9c02b17 	ldw	r7,172(sp)
   120b0:	dbc02a17 	ldw	r15,168(sp)
   120b4:	10006d1e 	bne	r2,zero,1226c <___vfiprintf_internal_r+0xd50>
   120b8:	d9801b17 	ldw	r6,108(sp)
   120bc:	d8801c17 	ldw	r2,112(sp)
   120c0:	d811883a 	mov	r8,sp
   120c4:	31400044 	addi	r5,r6,1
   120c8:	003e3306 	br	11998 <__alt_data_end+0xf0011998>
   120cc:	d9401b17 	ldw	r5,108(sp)
   120d0:	d8801c17 	ldw	r2,112(sp)
   120d4:	29000044 	addi	r4,r5,1
   120d8:	d8c01d87 	ldb	r3,118(sp)
   120dc:	183e4d26 	beq	r3,zero,11a14 <__alt_data_end+0xf0011a14>
   120e0:	00c00044 	movi	r3,1
   120e4:	d9401d84 	addi	r5,sp,118
   120e8:	10c5883a 	add	r2,r2,r3
   120ec:	41400015 	stw	r5,0(r8)
   120f0:	40c00115 	stw	r3,4(r8)
   120f4:	d8801c15 	stw	r2,112(sp)
   120f8:	d9001b15 	stw	r4,108(sp)
   120fc:	014001c4 	movi	r5,7
   12100:	2900a90e 	bge	r5,r4,123a8 <___vfiprintf_internal_r+0xe8c>
   12104:	1000da1e 	bne	r2,zero,12470 <___vfiprintf_internal_r+0xf54>
   12108:	7000ab1e 	bne	r14,zero,123b8 <___vfiprintf_internal_r+0xe9c>
   1210c:	000b883a 	mov	r5,zero
   12110:	1809883a 	mov	r4,r3
   12114:	d811883a 	mov	r8,sp
   12118:	00c02004 	movi	r3,128
   1211c:	e0fe4d26 	beq	fp,r3,11a54 <__alt_data_end+0xf0011a54>
   12120:	4cf9c83a 	sub	fp,r9,r19
   12124:	073e7b0e 	bge	zero,fp,11b14 <__alt_data_end+0xf0011b14>
   12128:	01c00404 	movi	r7,16
   1212c:	3f01900e 	bge	r7,fp,12770 <___vfiprintf_internal_r+0x1254>
   12130:	00c20034 	movhi	r3,2048
   12134:	18c14d04 	addi	r3,r3,1332
   12138:	d8c02415 	stw	r3,144(sp)
   1213c:	034001c4 	movi	r13,7
   12140:	00000506 	br	12158 <___vfiprintf_internal_r+0xc3c>
   12144:	29000084 	addi	r4,r5,2
   12148:	42000204 	addi	r8,r8,8
   1214c:	180b883a 	mov	r5,r3
   12150:	e73ffc04 	addi	fp,fp,-16
   12154:	3f000d0e 	bge	r7,fp,1218c <___vfiprintf_internal_r+0xc70>
   12158:	10800404 	addi	r2,r2,16
   1215c:	28c00044 	addi	r3,r5,1
   12160:	45c00015 	stw	r23,0(r8)
   12164:	41c00115 	stw	r7,4(r8)
   12168:	d8801c15 	stw	r2,112(sp)
   1216c:	d8c01b15 	stw	r3,108(sp)
   12170:	68fff40e 	bge	r13,r3,12144 <__alt_data_end+0xf0012144>
   12174:	1000101e 	bne	r2,zero,121b8 <___vfiprintf_internal_r+0xc9c>
   12178:	e73ffc04 	addi	fp,fp,-16
   1217c:	01000044 	movi	r4,1
   12180:	000b883a 	mov	r5,zero
   12184:	d811883a 	mov	r8,sp
   12188:	3f3ff316 	blt	r7,fp,12158 <__alt_data_end+0xf0012158>
   1218c:	da802417 	ldw	r10,144(sp)
   12190:	1705883a 	add	r2,r2,fp
   12194:	47000115 	stw	fp,4(r8)
   12198:	42800015 	stw	r10,0(r8)
   1219c:	d8801c15 	stw	r2,112(sp)
   121a0:	d9001b15 	stw	r4,108(sp)
   121a4:	00c001c4 	movi	r3,7
   121a8:	19003616 	blt	r3,r4,12284 <___vfiprintf_internal_r+0xd68>
   121ac:	42000204 	addi	r8,r8,8
   121b0:	21000044 	addi	r4,r4,1
   121b4:	003e5706 	br	11b14 <__alt_data_end+0xf0011b14>
   121b8:	d9402117 	ldw	r5,132(sp)
   121bc:	d9002017 	ldw	r4,128(sp)
   121c0:	d9801a04 	addi	r6,sp,104
   121c4:	d9c02b15 	stw	r7,172(sp)
   121c8:	db402a15 	stw	r13,168(sp)
   121cc:	00114080 	call	11408 <__sprint_r.part.0>
   121d0:	d9c02b17 	ldw	r7,172(sp)
   121d4:	db402a17 	ldw	r13,168(sp)
   121d8:	1000241e 	bne	r2,zero,1226c <___vfiprintf_internal_r+0xd50>
   121dc:	d9401b17 	ldw	r5,108(sp)
   121e0:	d8801c17 	ldw	r2,112(sp)
   121e4:	d811883a 	mov	r8,sp
   121e8:	29000044 	addi	r4,r5,1
   121ec:	003fd806 	br	12150 <__alt_data_end+0xf0012150>
   121f0:	d9401b17 	ldw	r5,108(sp)
   121f4:	00c20034 	movhi	r3,2048
   121f8:	18c15104 	addi	r3,r3,1348
   121fc:	d8c02415 	stw	r3,144(sp)
   12200:	29400044 	addi	r5,r5,1
   12204:	d8c02417 	ldw	r3,144(sp)
   12208:	14c5883a 	add	r2,r2,r19
   1220c:	44c00115 	stw	r19,4(r8)
   12210:	40c00015 	stw	r3,0(r8)
   12214:	d8801c15 	stw	r2,112(sp)
   12218:	d9401b15 	stw	r5,108(sp)
   1221c:	00c001c4 	movi	r3,7
   12220:	1940070e 	bge	r3,r5,12240 <___vfiprintf_internal_r+0xd24>
   12224:	103e4826 	beq	r2,zero,11b48 <__alt_data_end+0xf0011b48>
   12228:	d9402117 	ldw	r5,132(sp)
   1222c:	d9002017 	ldw	r4,128(sp)
   12230:	d9801a04 	addi	r6,sp,104
   12234:	00114080 	call	11408 <__sprint_r.part.0>
   12238:	10000c1e 	bne	r2,zero,1226c <___vfiprintf_internal_r+0xd50>
   1223c:	d8801c17 	ldw	r2,112(sp)
   12240:	8c80010e 	bge	r17,r18,12248 <___vfiprintf_internal_r+0xd2c>
   12244:	9023883a 	mov	r17,r18
   12248:	da802317 	ldw	r10,140(sp)
   1224c:	5455883a 	add	r10,r10,r17
   12250:	da802315 	stw	r10,140(sp)
   12254:	103e4126 	beq	r2,zero,11b5c <__alt_data_end+0xf0011b5c>
   12258:	d9402117 	ldw	r5,132(sp)
   1225c:	d9002017 	ldw	r4,128(sp)
   12260:	d9801a04 	addi	r6,sp,104
   12264:	00114080 	call	11408 <__sprint_r.part.0>
   12268:	103e3c26 	beq	r2,zero,11b5c <__alt_data_end+0xf0011b5c>
   1226c:	dd002117 	ldw	r20,132(sp)
   12270:	a080030b 	ldhu	r2,12(r20)
   12274:	1080100c 	andi	r2,r2,64
   12278:	1001231e 	bne	r2,zero,12708 <___vfiprintf_internal_r+0x11ec>
   1227c:	d8802317 	ldw	r2,140(sp)
   12280:	003d7b06 	br	11870 <__alt_data_end+0xf0011870>
   12284:	1000991e 	bne	r2,zero,124ec <___vfiprintf_internal_r+0xfd0>
   12288:	00c00044 	movi	r3,1
   1228c:	9805883a 	mov	r2,r19
   12290:	dd400015 	stw	r21,0(sp)
   12294:	dcc00115 	stw	r19,4(sp)
   12298:	dcc01c15 	stw	r19,112(sp)
   1229c:	d8c01b15 	stw	r3,108(sp)
   122a0:	d811883a 	mov	r8,sp
   122a4:	42000204 	addi	r8,r8,8
   122a8:	a2c0010c 	andi	r11,r20,4
   122ac:	583fe426 	beq	r11,zero,12240 <__alt_data_end+0xf0012240>
   122b0:	8ca7c83a 	sub	r19,r17,r18
   122b4:	04ffe20e 	bge	zero,r19,12240 <__alt_data_end+0xf0012240>
   122b8:	01c00404 	movi	r7,16
   122bc:	3cffcc0e 	bge	r7,r19,121f0 <__alt_data_end+0xf00121f0>
   122c0:	02820034 	movhi	r10,2048
   122c4:	52815104 	addi	r10,r10,1348
   122c8:	d9001b17 	ldw	r4,108(sp)
   122cc:	da802415 	stw	r10,144(sp)
   122d0:	382b883a 	mov	r21,r7
   122d4:	050001c4 	movi	r20,7
   122d8:	df002017 	ldw	fp,128(sp)
   122dc:	00000506 	br	122f4 <___vfiprintf_internal_r+0xdd8>
   122e0:	21400084 	addi	r5,r4,2
   122e4:	42000204 	addi	r8,r8,8
   122e8:	1809883a 	mov	r4,r3
   122ec:	9cfffc04 	addi	r19,r19,-16
   122f0:	acffc40e 	bge	r21,r19,12204 <__alt_data_end+0xf0012204>
   122f4:	10800404 	addi	r2,r2,16
   122f8:	20c00044 	addi	r3,r4,1
   122fc:	45800015 	stw	r22,0(r8)
   12300:	45400115 	stw	r21,4(r8)
   12304:	d8801c15 	stw	r2,112(sp)
   12308:	d8c01b15 	stw	r3,108(sp)
   1230c:	a0fff40e 	bge	r20,r3,122e0 <__alt_data_end+0xf00122e0>
   12310:	1000041e 	bne	r2,zero,12324 <___vfiprintf_internal_r+0xe08>
   12314:	01400044 	movi	r5,1
   12318:	0009883a 	mov	r4,zero
   1231c:	d811883a 	mov	r8,sp
   12320:	003ff206 	br	122ec <__alt_data_end+0xf00122ec>
   12324:	d9402117 	ldw	r5,132(sp)
   12328:	d9801a04 	addi	r6,sp,104
   1232c:	e009883a 	mov	r4,fp
   12330:	00114080 	call	11408 <__sprint_r.part.0>
   12334:	103fcd1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12338:	d9001b17 	ldw	r4,108(sp)
   1233c:	d8801c17 	ldw	r2,112(sp)
   12340:	d811883a 	mov	r8,sp
   12344:	21400044 	addi	r5,r4,1
   12348:	003fe806 	br	122ec <__alt_data_end+0xf00122ec>
   1234c:	d9402117 	ldw	r5,132(sp)
   12350:	d9002017 	ldw	r4,128(sp)
   12354:	d9801a04 	addi	r6,sp,104
   12358:	d9c02b15 	stw	r7,172(sp)
   1235c:	db402a15 	stw	r13,168(sp)
   12360:	00114080 	call	11408 <__sprint_r.part.0>
   12364:	d9c02b17 	ldw	r7,172(sp)
   12368:	db402a17 	ldw	r13,168(sp)
   1236c:	103fbf1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12370:	d9401b17 	ldw	r5,108(sp)
   12374:	d8801c17 	ldw	r2,112(sp)
   12378:	d811883a 	mov	r8,sp
   1237c:	29800044 	addi	r6,r5,1
   12380:	003dc406 	br	11a94 <__alt_data_end+0xf0011a94>
   12384:	1000d21e 	bne	r2,zero,126d0 <___vfiprintf_internal_r+0x11b4>
   12388:	d8c01d87 	ldb	r3,118(sp)
   1238c:	18009526 	beq	r3,zero,125e4 <___vfiprintf_internal_r+0x10c8>
   12390:	00800044 	movi	r2,1
   12394:	d8c01d84 	addi	r3,sp,118
   12398:	1009883a 	mov	r4,r2
   1239c:	d8c00015 	stw	r3,0(sp)
   123a0:	d8800115 	stw	r2,4(sp)
   123a4:	d811883a 	mov	r8,sp
   123a8:	200b883a 	mov	r5,r4
   123ac:	42000204 	addi	r8,r8,8
   123b0:	21000044 	addi	r4,r4,1
   123b4:	003d9706 	br	11a14 <__alt_data_end+0xf0011a14>
   123b8:	d9001d04 	addi	r4,sp,116
   123bc:	00800084 	movi	r2,2
   123c0:	d9000015 	stw	r4,0(sp)
   123c4:	d8800115 	stw	r2,4(sp)
   123c8:	1809883a 	mov	r4,r3
   123cc:	d811883a 	mov	r8,sp
   123d0:	200b883a 	mov	r5,r4
   123d4:	42000204 	addi	r8,r8,8
   123d8:	21000044 	addi	r4,r4,1
   123dc:	003f4e06 	br	12118 <__alt_data_end+0xf0012118>
   123e0:	d8001d85 	stb	zero,118(sp)
   123e4:	48005016 	blt	r9,zero,12528 <___vfiprintf_internal_r+0x100c>
   123e8:	00ffdfc4 	movi	r3,-129
   123ec:	94c4b03a 	or	r2,r18,r19
   123f0:	a0e8703a 	and	r20,r20,r3
   123f4:	103d4426 	beq	r2,zero,11908 <__alt_data_end+0xf0011908>
   123f8:	0039883a 	mov	fp,zero
   123fc:	d9002617 	ldw	r4,152(sp)
   12400:	dd401a04 	addi	r21,sp,104
   12404:	908003cc 	andi	r2,r18,15
   12408:	9806973a 	slli	r3,r19,28
   1240c:	2085883a 	add	r2,r4,r2
   12410:	9024d13a 	srli	r18,r18,4
   12414:	10800003 	ldbu	r2,0(r2)
   12418:	9826d13a 	srli	r19,r19,4
   1241c:	ad7fffc4 	addi	r21,r21,-1
   12420:	1ca4b03a 	or	r18,r3,r18
   12424:	a8800005 	stb	r2,0(r21)
   12428:	94c4b03a 	or	r2,r18,r19
   1242c:	103ff51e 	bne	r2,zero,12404 <__alt_data_end+0xf0012404>
   12430:	003e5906 	br	11d98 <__alt_data_end+0xf0011d98>
   12434:	d9402117 	ldw	r5,132(sp)
   12438:	d9002017 	ldw	r4,128(sp)
   1243c:	d9801a04 	addi	r6,sp,104
   12440:	00114080 	call	11408 <__sprint_r.part.0>
   12444:	103f891e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12448:	d8801c17 	ldw	r2,112(sp)
   1244c:	d811883a 	mov	r8,sp
   12450:	003f9506 	br	122a8 <__alt_data_end+0xf00122a8>
   12454:	d9402117 	ldw	r5,132(sp)
   12458:	d9002017 	ldw	r4,128(sp)
   1245c:	d9801a04 	addi	r6,sp,104
   12460:	00114080 	call	11408 <__sprint_r.part.0>
   12464:	103f811e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12468:	d811883a 	mov	r8,sp
   1246c:	003ced06 	br	11824 <__alt_data_end+0xf0011824>
   12470:	d9402117 	ldw	r5,132(sp)
   12474:	d9002017 	ldw	r4,128(sp)
   12478:	d9801a04 	addi	r6,sp,104
   1247c:	da402c15 	stw	r9,176(sp)
   12480:	db802a15 	stw	r14,168(sp)
   12484:	00114080 	call	11408 <__sprint_r.part.0>
   12488:	da402c17 	ldw	r9,176(sp)
   1248c:	db802a17 	ldw	r14,168(sp)
   12490:	103f761e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12494:	d9401b17 	ldw	r5,108(sp)
   12498:	d8801c17 	ldw	r2,112(sp)
   1249c:	d811883a 	mov	r8,sp
   124a0:	29000044 	addi	r4,r5,1
   124a4:	003d5b06 	br	11a14 <__alt_data_end+0xf0011a14>
   124a8:	d9402117 	ldw	r5,132(sp)
   124ac:	d9002017 	ldw	r4,128(sp)
   124b0:	d9801a04 	addi	r6,sp,104
   124b4:	da402c15 	stw	r9,176(sp)
   124b8:	00114080 	call	11408 <__sprint_r.part.0>
   124bc:	da402c17 	ldw	r9,176(sp)
   124c0:	103f6a1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   124c4:	d9401b17 	ldw	r5,108(sp)
   124c8:	d8801c17 	ldw	r2,112(sp)
   124cc:	d811883a 	mov	r8,sp
   124d0:	29000044 	addi	r4,r5,1
   124d4:	003f1006 	br	12118 <__alt_data_end+0xf0012118>
   124d8:	1000c31e 	bne	r2,zero,127e8 <___vfiprintf_internal_r+0x12cc>
   124dc:	01000044 	movi	r4,1
   124e0:	000b883a 	mov	r5,zero
   124e4:	d811883a 	mov	r8,sp
   124e8:	003f0d06 	br	12120 <__alt_data_end+0xf0012120>
   124ec:	d9402117 	ldw	r5,132(sp)
   124f0:	d9002017 	ldw	r4,128(sp)
   124f4:	d9801a04 	addi	r6,sp,104
   124f8:	00114080 	call	11408 <__sprint_r.part.0>
   124fc:	103f5b1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12500:	d9001b17 	ldw	r4,108(sp)
   12504:	d8801c17 	ldw	r2,112(sp)
   12508:	d811883a 	mov	r8,sp
   1250c:	21000044 	addi	r4,r4,1
   12510:	003d8006 	br	11b14 <__alt_data_end+0xf0011b14>
   12514:	01020034 	movhi	r4,2048
   12518:	2100ed04 	addi	r4,r4,948
   1251c:	d9002615 	stw	r4,152(sp)
   12520:	d8c02215 	stw	r3,136(sp)
   12524:	1029883a 	mov	r20,r2
   12528:	94c4b03a 	or	r2,r18,r19
   1252c:	103fb21e 	bne	r2,zero,123f8 <__alt_data_end+0xf00123f8>
   12530:	0039883a 	mov	fp,zero
   12534:	00800084 	movi	r2,2
   12538:	003e6b06 	br	11ee8 <__alt_data_end+0xf0011ee8>
   1253c:	da802217 	ldw	r10,136(sp)
   12540:	d8001d85 	stb	zero,118(sp)
   12544:	0027883a 	mov	r19,zero
   12548:	50800104 	addi	r2,r10,4
   1254c:	54800017 	ldw	r18,0(r10)
   12550:	483e6016 	blt	r9,zero,11ed4 <__alt_data_end+0xf0011ed4>
   12554:	00ffdfc4 	movi	r3,-129
   12558:	d8802215 	stw	r2,136(sp)
   1255c:	a0e8703a 	and	r20,r20,r3
   12560:	0039883a 	mov	fp,zero
   12564:	903ebb26 	beq	r18,zero,12054 <__alt_data_end+0xf0012054>
   12568:	00800244 	movi	r2,9
   1256c:	14bdee36 	bltu	r2,r18,11d28 <__alt_data_end+0xf0011d28>
   12570:	003eba06 	br	1205c <__alt_data_end+0xf001205c>
   12574:	00800c04 	movi	r2,48
   12578:	d8c01d45 	stb	r3,117(sp)
   1257c:	d8801d05 	stb	r2,116(sp)
   12580:	d8001d85 	stb	zero,118(sp)
   12584:	a0c00094 	ori	r3,r20,2
   12588:	4800a916 	blt	r9,zero,12830 <___vfiprintf_internal_r+0x1314>
   1258c:	00bfdfc4 	movi	r2,-129
   12590:	a096703a 	and	r11,r20,r2
   12594:	5d000094 	ori	r20,r11,2
   12598:	0039883a 	mov	fp,zero
   1259c:	003f9706 	br	123fc <__alt_data_end+0xf00123fc>
   125a0:	8025883a 	mov	r18,r16
   125a4:	003c2e06 	br	11660 <__alt_data_end+0xf0011660>
   125a8:	00820034 	movhi	r2,2048
   125ac:	1080ed04 	addi	r2,r2,948
   125b0:	0039883a 	mov	fp,zero
   125b4:	d8802615 	stw	r2,152(sp)
   125b8:	003f9006 	br	123fc <__alt_data_end+0xf00123fc>
   125bc:	04a5c83a 	sub	r18,zero,r18
   125c0:	07000b44 	movi	fp,45
   125c4:	9004c03a 	cmpne	r2,r18,zero
   125c8:	04e7c83a 	sub	r19,zero,r19
   125cc:	df001d85 	stb	fp,118(sp)
   125d0:	98a7c83a 	sub	r19,r19,r2
   125d4:	48009f16 	blt	r9,zero,12854 <___vfiprintf_internal_r+0x1338>
   125d8:	00bfdfc4 	movi	r2,-129
   125dc:	a0a8703a 	and	r20,r20,r2
   125e0:	003dd006 	br	11d24 <__alt_data_end+0xf0011d24>
   125e4:	70004c26 	beq	r14,zero,12718 <___vfiprintf_internal_r+0x11fc>
   125e8:	00800084 	movi	r2,2
   125ec:	d8c01d04 	addi	r3,sp,116
   125f0:	d8c00015 	stw	r3,0(sp)
   125f4:	d8800115 	stw	r2,4(sp)
   125f8:	01000044 	movi	r4,1
   125fc:	d811883a 	mov	r8,sp
   12600:	003f7306 	br	123d0 <__alt_data_end+0xf00123d0>
   12604:	a080100c 	andi	r2,r20,64
   12608:	da802217 	ldw	r10,136(sp)
   1260c:	103e0626 	beq	r2,zero,11e28 <__alt_data_end+0xf0011e28>
   12610:	5480000f 	ldh	r18,0(r10)
   12614:	52800104 	addi	r10,r10,4
   12618:	da802215 	stw	r10,136(sp)
   1261c:	9027d7fa 	srai	r19,r18,31
   12620:	9805883a 	mov	r2,r19
   12624:	003db806 	br	11d08 <__alt_data_end+0xf0011d08>
   12628:	a080040c 	andi	r2,r20,16
   1262c:	1000091e 	bne	r2,zero,12654 <___vfiprintf_internal_r+0x1138>
   12630:	a2c0100c 	andi	r11,r20,64
   12634:	58000726 	beq	r11,zero,12654 <___vfiprintf_internal_r+0x1138>
   12638:	da802217 	ldw	r10,136(sp)
   1263c:	50800017 	ldw	r2,0(r10)
   12640:	52800104 	addi	r10,r10,4
   12644:	da802215 	stw	r10,136(sp)
   12648:	da802317 	ldw	r10,140(sp)
   1264c:	1280000d 	sth	r10,0(r2)
   12650:	003be706 	br	115f0 <__alt_data_end+0xf00115f0>
   12654:	da802217 	ldw	r10,136(sp)
   12658:	50800017 	ldw	r2,0(r10)
   1265c:	52800104 	addi	r10,r10,4
   12660:	da802215 	stw	r10,136(sp)
   12664:	da802317 	ldw	r10,140(sp)
   12668:	12800015 	stw	r10,0(r2)
   1266c:	003be006 	br	115f0 <__alt_data_end+0xf00115f0>
   12670:	a080100c 	andi	r2,r20,64
   12674:	da802217 	ldw	r10,136(sp)
   12678:	10003026 	beq	r2,zero,1273c <___vfiprintf_internal_r+0x1220>
   1267c:	5480000b 	ldhu	r18,0(r10)
   12680:	52800104 	addi	r10,r10,4
   12684:	0027883a 	mov	r19,zero
   12688:	da802215 	stw	r10,136(sp)
   1268c:	003d8006 	br	11c90 <__alt_data_end+0xf0011c90>
   12690:	80c00007 	ldb	r3,0(r16)
   12694:	003c0006 	br	11698 <__alt_data_end+0xf0011698>
   12698:	a080100c 	andi	r2,r20,64
   1269c:	d8001d85 	stb	zero,118(sp)
   126a0:	da802217 	ldw	r10,136(sp)
   126a4:	1000201e 	bne	r2,zero,12728 <___vfiprintf_internal_r+0x120c>
   126a8:	50800104 	addi	r2,r10,4
   126ac:	54800017 	ldw	r18,0(r10)
   126b0:	0027883a 	mov	r19,zero
   126b4:	483def0e 	bge	r9,zero,11e74 <__alt_data_end+0xf0011e74>
   126b8:	94c6b03a 	or	r3,r18,r19
   126bc:	d8802215 	stw	r2,136(sp)
   126c0:	183d4e1e 	bne	r3,zero,11bfc <__alt_data_end+0xf0011bfc>
   126c4:	0039883a 	mov	fp,zero
   126c8:	0005883a 	mov	r2,zero
   126cc:	003e0606 	br	11ee8 <__alt_data_end+0xf0011ee8>
   126d0:	d9402117 	ldw	r5,132(sp)
   126d4:	d9002017 	ldw	r4,128(sp)
   126d8:	d9801a04 	addi	r6,sp,104
   126dc:	da402c15 	stw	r9,176(sp)
   126e0:	db802a15 	stw	r14,168(sp)
   126e4:	00114080 	call	11408 <__sprint_r.part.0>
   126e8:	da402c17 	ldw	r9,176(sp)
   126ec:	db802a17 	ldw	r14,168(sp)
   126f0:	103ede1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   126f4:	d9401b17 	ldw	r5,108(sp)
   126f8:	d8801c17 	ldw	r2,112(sp)
   126fc:	d811883a 	mov	r8,sp
   12700:	29000044 	addi	r4,r5,1
   12704:	003e7406 	br	120d8 <__alt_data_end+0xf00120d8>
   12708:	00bfffc4 	movi	r2,-1
   1270c:	003c5806 	br	11870 <__alt_data_end+0xf0011870>
   12710:	d811883a 	mov	r8,sp
   12714:	003ee806 	br	122b8 <__alt_data_end+0xf00122b8>
   12718:	000b883a 	mov	r5,zero
   1271c:	01000044 	movi	r4,1
   12720:	d811883a 	mov	r8,sp
   12724:	003e7c06 	br	12118 <__alt_data_end+0xf0012118>
   12728:	50800104 	addi	r2,r10,4
   1272c:	5480000b 	ldhu	r18,0(r10)
   12730:	0027883a 	mov	r19,zero
   12734:	483dcf0e 	bge	r9,zero,11e74 <__alt_data_end+0xf0011e74>
   12738:	003fdf06 	br	126b8 <__alt_data_end+0xf00126b8>
   1273c:	54800017 	ldw	r18,0(r10)
   12740:	52800104 	addi	r10,r10,4
   12744:	0027883a 	mov	r19,zero
   12748:	da802215 	stw	r10,136(sp)
   1274c:	003d5006 	br	11c90 <__alt_data_end+0xf0011c90>
   12750:	50800104 	addi	r2,r10,4
   12754:	5480000b 	ldhu	r18,0(r10)
   12758:	0027883a 	mov	r19,zero
   1275c:	483f7d0e 	bge	r9,zero,12554 <__alt_data_end+0xf0012554>
   12760:	003ddc06 	br	11ed4 <__alt_data_end+0xf0011ed4>
   12764:	d8c02215 	stw	r3,136(sp)
   12768:	0039883a 	mov	fp,zero
   1276c:	003ddb06 	br	11edc <__alt_data_end+0xf0011edc>
   12770:	02820034 	movhi	r10,2048
   12774:	52814d04 	addi	r10,r10,1332
   12778:	da802415 	stw	r10,144(sp)
   1277c:	003e8306 	br	1218c <__alt_data_end+0xf001218c>
   12780:	d8801c17 	ldw	r2,112(sp)
   12784:	dd002117 	ldw	r20,132(sp)
   12788:	103eb926 	beq	r2,zero,12270 <__alt_data_end+0xf0012270>
   1278c:	d9002017 	ldw	r4,128(sp)
   12790:	d9801a04 	addi	r6,sp,104
   12794:	a00b883a 	mov	r5,r20
   12798:	00114080 	call	11408 <__sprint_r.part.0>
   1279c:	003eb406 	br	12270 <__alt_data_end+0xf0012270>
   127a0:	80c00043 	ldbu	r3,1(r16)
   127a4:	a5000814 	ori	r20,r20,32
   127a8:	84000044 	addi	r16,r16,1
   127ac:	18c03fcc 	andi	r3,r3,255
   127b0:	18c0201c 	xori	r3,r3,128
   127b4:	18ffe004 	addi	r3,r3,-128
   127b8:	003bb706 	br	11698 <__alt_data_end+0xf0011698>
   127bc:	a809883a 	mov	r4,r21
   127c0:	d8c02a15 	stw	r3,168(sp)
   127c4:	da002b15 	stw	r8,172(sp)
   127c8:	000b5c80 	call	b5c8 <strlen>
   127cc:	d8c02a17 	ldw	r3,168(sp)
   127d0:	1027883a 	mov	r19,r2
   127d4:	df001d83 	ldbu	fp,118(sp)
   127d8:	d8c02215 	stw	r3,136(sp)
   127dc:	0013883a 	mov	r9,zero
   127e0:	da002b17 	ldw	r8,172(sp)
   127e4:	003c4d06 	br	1191c <__alt_data_end+0xf001191c>
   127e8:	d9402117 	ldw	r5,132(sp)
   127ec:	d9002017 	ldw	r4,128(sp)
   127f0:	d9801a04 	addi	r6,sp,104
   127f4:	da402c15 	stw	r9,176(sp)
   127f8:	00114080 	call	11408 <__sprint_r.part.0>
   127fc:	da402c17 	ldw	r9,176(sp)
   12800:	103e9a1e 	bne	r2,zero,1226c <__alt_data_end+0xf001226c>
   12804:	d9401b17 	ldw	r5,108(sp)
   12808:	d8801c17 	ldw	r2,112(sp)
   1280c:	d811883a 	mov	r8,sp
   12810:	29000044 	addi	r4,r5,1
   12814:	003e4206 	br	12120 <__alt_data_end+0xf0012120>
   12818:	d9401b17 	ldw	r5,108(sp)
   1281c:	01020034 	movhi	r4,2048
   12820:	21015104 	addi	r4,r4,1348
   12824:	d9002415 	stw	r4,144(sp)
   12828:	29400044 	addi	r5,r5,1
   1282c:	003c6d06 	br	119e4 <__alt_data_end+0xf00119e4>
   12830:	0039883a 	mov	fp,zero
   12834:	00800084 	movi	r2,2
   12838:	10803fcc 	andi	r2,r2,255
   1283c:	01000044 	movi	r4,1
   12840:	11001e26 	beq	r2,r4,128bc <___vfiprintf_internal_r+0x13a0>
   12844:	01000084 	movi	r4,2
   12848:	11001e1e 	bne	r2,r4,128c4 <___vfiprintf_internal_r+0x13a8>
   1284c:	1829883a 	mov	r20,r3
   12850:	003eea06 	br	123fc <__alt_data_end+0xf00123fc>
   12854:	a007883a 	mov	r3,r20
   12858:	00800044 	movi	r2,1
   1285c:	003ff606 	br	12838 <__alt_data_end+0xf0012838>
   12860:	00800184 	movi	r2,6
   12864:	1240012e 	bgeu	r2,r9,1286c <___vfiprintf_internal_r+0x1350>
   12868:	1013883a 	mov	r9,r2
   1286c:	4827883a 	mov	r19,r9
   12870:	4825883a 	mov	r18,r9
   12874:	48001516 	blt	r9,zero,128cc <___vfiprintf_internal_r+0x13b0>
   12878:	05420034 	movhi	r21,2048
   1287c:	d8c02215 	stw	r3,136(sp)
   12880:	ad40f204 	addi	r21,r21,968
   12884:	003d1406 	br	11cd8 <__alt_data_end+0xf0011cd8>
   12888:	02820034 	movhi	r10,2048
   1288c:	52814d04 	addi	r10,r10,1332
   12890:	da802415 	stw	r10,144(sp)
   12894:	200d883a 	mov	r6,r4
   12898:	003c9106 	br	11ae0 <__alt_data_end+0xf0011ae0>
   1289c:	5021883a 	mov	r16,r10
   128a0:	0013883a 	mov	r9,zero
   128a4:	003b7d06 	br	1169c <__alt_data_end+0xf001169c>
   128a8:	4827883a 	mov	r19,r9
   128ac:	df001d83 	ldbu	fp,118(sp)
   128b0:	d8c02215 	stw	r3,136(sp)
   128b4:	0013883a 	mov	r9,zero
   128b8:	003c1806 	br	1191c <__alt_data_end+0xf001191c>
   128bc:	1829883a 	mov	r20,r3
   128c0:	003d1806 	br	11d24 <__alt_data_end+0xf0011d24>
   128c4:	1829883a 	mov	r20,r3
   128c8:	003ccd06 	br	11c00 <__alt_data_end+0xf0011c00>
   128cc:	0025883a 	mov	r18,zero
   128d0:	003fe906 	br	12878 <__alt_data_end+0xf0012878>
   128d4:	d8802217 	ldw	r2,136(sp)
   128d8:	80c00043 	ldbu	r3,1(r16)
   128dc:	5021883a 	mov	r16,r10
   128e0:	12400017 	ldw	r9,0(r2)
   128e4:	10800104 	addi	r2,r2,4
   128e8:	d8802215 	stw	r2,136(sp)
   128ec:	483faf0e 	bge	r9,zero,127ac <__alt_data_end+0xf00127ac>
   128f0:	18c03fcc 	andi	r3,r3,255
   128f4:	18c0201c 	xori	r3,r3,128
   128f8:	027fffc4 	movi	r9,-1
   128fc:	18ffe004 	addi	r3,r3,-128
   12900:	003b6506 	br	11698 <__alt_data_end+0xf0011698>
   12904:	d9c01d85 	stb	r7,118(sp)
   12908:	003ca006 	br	11b8c <__alt_data_end+0xf0011b8c>
   1290c:	d9c01d85 	stb	r7,118(sp)
   12910:	003cad06 	br	11bc8 <__alt_data_end+0xf0011bc8>
   12914:	d9c01d85 	stb	r7,118(sp)
   12918:	003d7d06 	br	11f10 <__alt_data_end+0xf0011f10>
   1291c:	d9c01d85 	stb	r7,118(sp)
   12920:	003d5f06 	br	11ea0 <__alt_data_end+0xf0011ea0>
   12924:	a080004c 	andi	r2,r20,1
   12928:	0039883a 	mov	fp,zero
   1292c:	10000526 	beq	r2,zero,12944 <___vfiprintf_internal_r+0x1428>
   12930:	00800c04 	movi	r2,48
   12934:	d88019c5 	stb	r2,103(sp)
   12938:	dcc02717 	ldw	r19,156(sp)
   1293c:	dd4019c4 	addi	r21,sp,103
   12940:	003bf606 	br	1191c <__alt_data_end+0xf001191c>
   12944:	0027883a 	mov	r19,zero
   12948:	dd401a04 	addi	r21,sp,104
   1294c:	003bf306 	br	1191c <__alt_data_end+0xf001191c>
   12950:	d9c01d85 	stb	r7,118(sp)
   12954:	003dc806 	br	12078 <__alt_data_end+0xf0012078>
   12958:	d9c01d85 	stb	r7,118(sp)
   1295c:	003d3a06 	br	11e48 <__alt_data_end+0xf0011e48>
   12960:	d9c01d85 	stb	r7,118(sp)
   12964:	003d2a06 	br	11e10 <__alt_data_end+0xf0011e10>
   12968:	d9c01d85 	stb	r7,118(sp)
   1296c:	003cde06 	br	11ce8 <__alt_data_end+0xf0011ce8>
   12970:	d9c01d85 	stb	r7,118(sp)
   12974:	003cbc06 	br	11c68 <__alt_data_end+0xf0011c68>

00012978 <__vfiprintf_internal>:
   12978:	00820034 	movhi	r2,2048
   1297c:	1089c804 	addi	r2,r2,10016
   12980:	300f883a 	mov	r7,r6
   12984:	280d883a 	mov	r6,r5
   12988:	200b883a 	mov	r5,r4
   1298c:	11000017 	ldw	r4,0(r2)
   12990:	001151c1 	jmpi	1151c <___vfiprintf_internal_r>

00012994 <__sbprintf>:
   12994:	2880030b 	ldhu	r2,12(r5)
   12998:	2ac01917 	ldw	r11,100(r5)
   1299c:	2a80038b 	ldhu	r10,14(r5)
   129a0:	2a400717 	ldw	r9,28(r5)
   129a4:	2a000917 	ldw	r8,36(r5)
   129a8:	defee204 	addi	sp,sp,-1144
   129ac:	00c10004 	movi	r3,1024
   129b0:	dc011a15 	stw	r16,1128(sp)
   129b4:	10bfff4c 	andi	r2,r2,65533
   129b8:	2821883a 	mov	r16,r5
   129bc:	d8cb883a 	add	r5,sp,r3
   129c0:	dc811c15 	stw	r18,1136(sp)
   129c4:	dc411b15 	stw	r17,1132(sp)
   129c8:	dfc11d15 	stw	ra,1140(sp)
   129cc:	2025883a 	mov	r18,r4
   129d0:	d881030d 	sth	r2,1036(sp)
   129d4:	dac11915 	stw	r11,1124(sp)
   129d8:	da81038d 	sth	r10,1038(sp)
   129dc:	da410715 	stw	r9,1052(sp)
   129e0:	da010915 	stw	r8,1060(sp)
   129e4:	dec10015 	stw	sp,1024(sp)
   129e8:	dec10415 	stw	sp,1040(sp)
   129ec:	d8c10215 	stw	r3,1032(sp)
   129f0:	d8c10515 	stw	r3,1044(sp)
   129f4:	d8010615 	stw	zero,1048(sp)
   129f8:	001151c0 	call	1151c <___vfiprintf_internal_r>
   129fc:	1023883a 	mov	r17,r2
   12a00:	10000416 	blt	r2,zero,12a14 <__sbprintf+0x80>
   12a04:	d9410004 	addi	r5,sp,1024
   12a08:	9009883a 	mov	r4,r18
   12a0c:	00092d80 	call	92d8 <_fflush_r>
   12a10:	10000d1e 	bne	r2,zero,12a48 <__sbprintf+0xb4>
   12a14:	d881030b 	ldhu	r2,1036(sp)
   12a18:	1080100c 	andi	r2,r2,64
   12a1c:	10000326 	beq	r2,zero,12a2c <__sbprintf+0x98>
   12a20:	8080030b 	ldhu	r2,12(r16)
   12a24:	10801014 	ori	r2,r2,64
   12a28:	8080030d 	sth	r2,12(r16)
   12a2c:	8805883a 	mov	r2,r17
   12a30:	dfc11d17 	ldw	ra,1140(sp)
   12a34:	dc811c17 	ldw	r18,1136(sp)
   12a38:	dc411b17 	ldw	r17,1132(sp)
   12a3c:	dc011a17 	ldw	r16,1128(sp)
   12a40:	dec11e04 	addi	sp,sp,1144
   12a44:	f800283a 	ret
   12a48:	047fffc4 	movi	r17,-1
   12a4c:	003ff106 	br	12a14 <__alt_data_end+0xf0012a14>

00012a50 <_calloc_r>:
   12a50:	298b383a 	mul	r5,r5,r6
   12a54:	defffe04 	addi	sp,sp,-8
   12a58:	dfc00115 	stw	ra,4(sp)
   12a5c:	dc000015 	stw	r16,0(sp)
   12a60:	000a5b00 	call	a5b0 <_malloc_r>
   12a64:	10002926 	beq	r2,zero,12b0c <_calloc_r+0xbc>
   12a68:	11bfff17 	ldw	r6,-4(r2)
   12a6c:	1021883a 	mov	r16,r2
   12a70:	00bfff04 	movi	r2,-4
   12a74:	308c703a 	and	r6,r6,r2
   12a78:	00c00904 	movi	r3,36
   12a7c:	308d883a 	add	r6,r6,r2
   12a80:	19801636 	bltu	r3,r6,12adc <_calloc_r+0x8c>
   12a84:	008004c4 	movi	r2,19
   12a88:	11800b2e 	bgeu	r2,r6,12ab8 <_calloc_r+0x68>
   12a8c:	80000015 	stw	zero,0(r16)
   12a90:	80000115 	stw	zero,4(r16)
   12a94:	008006c4 	movi	r2,27
   12a98:	11801a2e 	bgeu	r2,r6,12b04 <_calloc_r+0xb4>
   12a9c:	80000215 	stw	zero,8(r16)
   12aa0:	80000315 	stw	zero,12(r16)
   12aa4:	30c0151e 	bne	r6,r3,12afc <_calloc_r+0xac>
   12aa8:	80000415 	stw	zero,16(r16)
   12aac:	80800604 	addi	r2,r16,24
   12ab0:	80000515 	stw	zero,20(r16)
   12ab4:	00000106 	br	12abc <_calloc_r+0x6c>
   12ab8:	8005883a 	mov	r2,r16
   12abc:	10000015 	stw	zero,0(r2)
   12ac0:	10000115 	stw	zero,4(r2)
   12ac4:	10000215 	stw	zero,8(r2)
   12ac8:	8005883a 	mov	r2,r16
   12acc:	dfc00117 	ldw	ra,4(sp)
   12ad0:	dc000017 	ldw	r16,0(sp)
   12ad4:	dec00204 	addi	sp,sp,8
   12ad8:	f800283a 	ret
   12adc:	000b883a 	mov	r5,zero
   12ae0:	8009883a 	mov	r4,r16
   12ae4:	000af800 	call	af80 <memset>
   12ae8:	8005883a 	mov	r2,r16
   12aec:	dfc00117 	ldw	ra,4(sp)
   12af0:	dc000017 	ldw	r16,0(sp)
   12af4:	dec00204 	addi	sp,sp,8
   12af8:	f800283a 	ret
   12afc:	80800404 	addi	r2,r16,16
   12b00:	003fee06 	br	12abc <__alt_data_end+0xf0012abc>
   12b04:	80800204 	addi	r2,r16,8
   12b08:	003fec06 	br	12abc <__alt_data_end+0xf0012abc>
   12b0c:	0005883a 	mov	r2,zero
   12b10:	003fee06 	br	12acc <__alt_data_end+0xf0012acc>

00012b14 <__fputwc>:
   12b14:	defff804 	addi	sp,sp,-32
   12b18:	dcc00415 	stw	r19,16(sp)
   12b1c:	dc800315 	stw	r18,12(sp)
   12b20:	dc000115 	stw	r16,4(sp)
   12b24:	dfc00715 	stw	ra,28(sp)
   12b28:	dd400615 	stw	r21,24(sp)
   12b2c:	dd000515 	stw	r20,20(sp)
   12b30:	dc400215 	stw	r17,8(sp)
   12b34:	2027883a 	mov	r19,r4
   12b38:	2825883a 	mov	r18,r5
   12b3c:	3021883a 	mov	r16,r6
   12b40:	000fa040 	call	fa04 <__locale_mb_cur_max>
   12b44:	00c00044 	movi	r3,1
   12b48:	10c03e26 	beq	r2,r3,12c44 <__fputwc+0x130>
   12b4c:	81c01704 	addi	r7,r16,92
   12b50:	900d883a 	mov	r6,r18
   12b54:	d80b883a 	mov	r5,sp
   12b58:	9809883a 	mov	r4,r19
   12b5c:	0012e740 	call	12e74 <_wcrtomb_r>
   12b60:	1029883a 	mov	r20,r2
   12b64:	00bfffc4 	movi	r2,-1
   12b68:	a0802026 	beq	r20,r2,12bec <__fputwc+0xd8>
   12b6c:	d9400003 	ldbu	r5,0(sp)
   12b70:	a0001c26 	beq	r20,zero,12be4 <__fputwc+0xd0>
   12b74:	0023883a 	mov	r17,zero
   12b78:	05400284 	movi	r21,10
   12b7c:	00000906 	br	12ba4 <__fputwc+0x90>
   12b80:	80800017 	ldw	r2,0(r16)
   12b84:	11400005 	stb	r5,0(r2)
   12b88:	80c00017 	ldw	r3,0(r16)
   12b8c:	18c00044 	addi	r3,r3,1
   12b90:	80c00015 	stw	r3,0(r16)
   12b94:	8c400044 	addi	r17,r17,1
   12b98:	dc45883a 	add	r2,sp,r17
   12b9c:	8d00112e 	bgeu	r17,r20,12be4 <__fputwc+0xd0>
   12ba0:	11400003 	ldbu	r5,0(r2)
   12ba4:	80c00217 	ldw	r3,8(r16)
   12ba8:	18ffffc4 	addi	r3,r3,-1
   12bac:	80c00215 	stw	r3,8(r16)
   12bb0:	183ff30e 	bge	r3,zero,12b80 <__alt_data_end+0xf0012b80>
   12bb4:	80800617 	ldw	r2,24(r16)
   12bb8:	18801916 	blt	r3,r2,12c20 <__fputwc+0x10c>
   12bbc:	80800017 	ldw	r2,0(r16)
   12bc0:	11400005 	stb	r5,0(r2)
   12bc4:	80800017 	ldw	r2,0(r16)
   12bc8:	10c00003 	ldbu	r3,0(r2)
   12bcc:	10800044 	addi	r2,r2,1
   12bd0:	1d402326 	beq	r3,r21,12c60 <__fputwc+0x14c>
   12bd4:	80800015 	stw	r2,0(r16)
   12bd8:	8c400044 	addi	r17,r17,1
   12bdc:	dc45883a 	add	r2,sp,r17
   12be0:	8d3fef36 	bltu	r17,r20,12ba0 <__alt_data_end+0xf0012ba0>
   12be4:	9005883a 	mov	r2,r18
   12be8:	00000406 	br	12bfc <__fputwc+0xe8>
   12bec:	80c0030b 	ldhu	r3,12(r16)
   12bf0:	a005883a 	mov	r2,r20
   12bf4:	18c01014 	ori	r3,r3,64
   12bf8:	80c0030d 	sth	r3,12(r16)
   12bfc:	dfc00717 	ldw	ra,28(sp)
   12c00:	dd400617 	ldw	r21,24(sp)
   12c04:	dd000517 	ldw	r20,20(sp)
   12c08:	dcc00417 	ldw	r19,16(sp)
   12c0c:	dc800317 	ldw	r18,12(sp)
   12c10:	dc400217 	ldw	r17,8(sp)
   12c14:	dc000117 	ldw	r16,4(sp)
   12c18:	dec00804 	addi	sp,sp,32
   12c1c:	f800283a 	ret
   12c20:	800d883a 	mov	r6,r16
   12c24:	29403fcc 	andi	r5,r5,255
   12c28:	9809883a 	mov	r4,r19
   12c2c:	0012d1c0 	call	12d1c <__swbuf_r>
   12c30:	10bfffe0 	cmpeqi	r2,r2,-1
   12c34:	10803fcc 	andi	r2,r2,255
   12c38:	103fd626 	beq	r2,zero,12b94 <__alt_data_end+0xf0012b94>
   12c3c:	00bfffc4 	movi	r2,-1
   12c40:	003fee06 	br	12bfc <__alt_data_end+0xf0012bfc>
   12c44:	90ffffc4 	addi	r3,r18,-1
   12c48:	01003f84 	movi	r4,254
   12c4c:	20ffbf36 	bltu	r4,r3,12b4c <__alt_data_end+0xf0012b4c>
   12c50:	900b883a 	mov	r5,r18
   12c54:	dc800005 	stb	r18,0(sp)
   12c58:	1029883a 	mov	r20,r2
   12c5c:	003fc506 	br	12b74 <__alt_data_end+0xf0012b74>
   12c60:	800d883a 	mov	r6,r16
   12c64:	a80b883a 	mov	r5,r21
   12c68:	9809883a 	mov	r4,r19
   12c6c:	0012d1c0 	call	12d1c <__swbuf_r>
   12c70:	10bfffe0 	cmpeqi	r2,r2,-1
   12c74:	003fef06 	br	12c34 <__alt_data_end+0xf0012c34>

00012c78 <_fputwc_r>:
   12c78:	3080030b 	ldhu	r2,12(r6)
   12c7c:	10c8000c 	andi	r3,r2,8192
   12c80:	1800051e 	bne	r3,zero,12c98 <_fputwc_r+0x20>
   12c84:	30c01917 	ldw	r3,100(r6)
   12c88:	10880014 	ori	r2,r2,8192
   12c8c:	3080030d 	sth	r2,12(r6)
   12c90:	18880014 	ori	r2,r3,8192
   12c94:	30801915 	stw	r2,100(r6)
   12c98:	0012b141 	jmpi	12b14 <__fputwc>

00012c9c <fputwc>:
   12c9c:	00820034 	movhi	r2,2048
   12ca0:	defffc04 	addi	sp,sp,-16
   12ca4:	1089c804 	addi	r2,r2,10016
   12ca8:	dc000115 	stw	r16,4(sp)
   12cac:	14000017 	ldw	r16,0(r2)
   12cb0:	dc400215 	stw	r17,8(sp)
   12cb4:	dfc00315 	stw	ra,12(sp)
   12cb8:	2023883a 	mov	r17,r4
   12cbc:	80000226 	beq	r16,zero,12cc8 <fputwc+0x2c>
   12cc0:	80800e17 	ldw	r2,56(r16)
   12cc4:	10001026 	beq	r2,zero,12d08 <fputwc+0x6c>
   12cc8:	2880030b 	ldhu	r2,12(r5)
   12ccc:	10c8000c 	andi	r3,r2,8192
   12cd0:	1800051e 	bne	r3,zero,12ce8 <fputwc+0x4c>
   12cd4:	28c01917 	ldw	r3,100(r5)
   12cd8:	10880014 	ori	r2,r2,8192
   12cdc:	2880030d 	sth	r2,12(r5)
   12ce0:	18880014 	ori	r2,r3,8192
   12ce4:	28801915 	stw	r2,100(r5)
   12ce8:	280d883a 	mov	r6,r5
   12cec:	8009883a 	mov	r4,r16
   12cf0:	880b883a 	mov	r5,r17
   12cf4:	dfc00317 	ldw	ra,12(sp)
   12cf8:	dc400217 	ldw	r17,8(sp)
   12cfc:	dc000117 	ldw	r16,4(sp)
   12d00:	dec00404 	addi	sp,sp,16
   12d04:	0012b141 	jmpi	12b14 <__fputwc>
   12d08:	8009883a 	mov	r4,r16
   12d0c:	d9400015 	stw	r5,0(sp)
   12d10:	00096b40 	call	96b4 <__sinit>
   12d14:	d9400017 	ldw	r5,0(sp)
   12d18:	003feb06 	br	12cc8 <__alt_data_end+0xf0012cc8>

00012d1c <__swbuf_r>:
   12d1c:	defffb04 	addi	sp,sp,-20
   12d20:	dcc00315 	stw	r19,12(sp)
   12d24:	dc800215 	stw	r18,8(sp)
   12d28:	dc000015 	stw	r16,0(sp)
   12d2c:	dfc00415 	stw	ra,16(sp)
   12d30:	dc400115 	stw	r17,4(sp)
   12d34:	2025883a 	mov	r18,r4
   12d38:	2827883a 	mov	r19,r5
   12d3c:	3021883a 	mov	r16,r6
   12d40:	20000226 	beq	r4,zero,12d4c <__swbuf_r+0x30>
   12d44:	20800e17 	ldw	r2,56(r4)
   12d48:	10004226 	beq	r2,zero,12e54 <__swbuf_r+0x138>
   12d4c:	80800617 	ldw	r2,24(r16)
   12d50:	8100030b 	ldhu	r4,12(r16)
   12d54:	80800215 	stw	r2,8(r16)
   12d58:	2080020c 	andi	r2,r4,8
   12d5c:	10003626 	beq	r2,zero,12e38 <__swbuf_r+0x11c>
   12d60:	80c00417 	ldw	r3,16(r16)
   12d64:	18003426 	beq	r3,zero,12e38 <__swbuf_r+0x11c>
   12d68:	2088000c 	andi	r2,r4,8192
   12d6c:	9c403fcc 	andi	r17,r19,255
   12d70:	10001a26 	beq	r2,zero,12ddc <__swbuf_r+0xc0>
   12d74:	80800017 	ldw	r2,0(r16)
   12d78:	81000517 	ldw	r4,20(r16)
   12d7c:	10c7c83a 	sub	r3,r2,r3
   12d80:	1900200e 	bge	r3,r4,12e04 <__swbuf_r+0xe8>
   12d84:	18c00044 	addi	r3,r3,1
   12d88:	81000217 	ldw	r4,8(r16)
   12d8c:	11400044 	addi	r5,r2,1
   12d90:	81400015 	stw	r5,0(r16)
   12d94:	213fffc4 	addi	r4,r4,-1
   12d98:	81000215 	stw	r4,8(r16)
   12d9c:	14c00005 	stb	r19,0(r2)
   12da0:	80800517 	ldw	r2,20(r16)
   12da4:	10c01e26 	beq	r2,r3,12e20 <__swbuf_r+0x104>
   12da8:	8080030b 	ldhu	r2,12(r16)
   12dac:	1080004c 	andi	r2,r2,1
   12db0:	10000226 	beq	r2,zero,12dbc <__swbuf_r+0xa0>
   12db4:	00800284 	movi	r2,10
   12db8:	88801926 	beq	r17,r2,12e20 <__swbuf_r+0x104>
   12dbc:	8805883a 	mov	r2,r17
   12dc0:	dfc00417 	ldw	ra,16(sp)
   12dc4:	dcc00317 	ldw	r19,12(sp)
   12dc8:	dc800217 	ldw	r18,8(sp)
   12dcc:	dc400117 	ldw	r17,4(sp)
   12dd0:	dc000017 	ldw	r16,0(sp)
   12dd4:	dec00504 	addi	sp,sp,20
   12dd8:	f800283a 	ret
   12ddc:	81401917 	ldw	r5,100(r16)
   12de0:	00b7ffc4 	movi	r2,-8193
   12de4:	21080014 	ori	r4,r4,8192
   12de8:	2884703a 	and	r2,r5,r2
   12dec:	80801915 	stw	r2,100(r16)
   12df0:	80800017 	ldw	r2,0(r16)
   12df4:	8100030d 	sth	r4,12(r16)
   12df8:	81000517 	ldw	r4,20(r16)
   12dfc:	10c7c83a 	sub	r3,r2,r3
   12e00:	193fe016 	blt	r3,r4,12d84 <__alt_data_end+0xf0012d84>
   12e04:	800b883a 	mov	r5,r16
   12e08:	9009883a 	mov	r4,r18
   12e0c:	00092d80 	call	92d8 <_fflush_r>
   12e10:	1000071e 	bne	r2,zero,12e30 <__swbuf_r+0x114>
   12e14:	80800017 	ldw	r2,0(r16)
   12e18:	00c00044 	movi	r3,1
   12e1c:	003fda06 	br	12d88 <__alt_data_end+0xf0012d88>
   12e20:	800b883a 	mov	r5,r16
   12e24:	9009883a 	mov	r4,r18
   12e28:	00092d80 	call	92d8 <_fflush_r>
   12e2c:	103fe326 	beq	r2,zero,12dbc <__alt_data_end+0xf0012dbc>
   12e30:	00bfffc4 	movi	r2,-1
   12e34:	003fe206 	br	12dc0 <__alt_data_end+0xf0012dc0>
   12e38:	800b883a 	mov	r5,r16
   12e3c:	9009883a 	mov	r4,r18
   12e40:	000d9900 	call	d990 <__swsetup_r>
   12e44:	103ffa1e 	bne	r2,zero,12e30 <__alt_data_end+0xf0012e30>
   12e48:	8100030b 	ldhu	r4,12(r16)
   12e4c:	80c00417 	ldw	r3,16(r16)
   12e50:	003fc506 	br	12d68 <__alt_data_end+0xf0012d68>
   12e54:	00096b40 	call	96b4 <__sinit>
   12e58:	003fbc06 	br	12d4c <__alt_data_end+0xf0012d4c>

00012e5c <__swbuf>:
   12e5c:	00820034 	movhi	r2,2048
   12e60:	1089c804 	addi	r2,r2,10016
   12e64:	280d883a 	mov	r6,r5
   12e68:	200b883a 	mov	r5,r4
   12e6c:	11000017 	ldw	r4,0(r2)
   12e70:	0012d1c1 	jmpi	12d1c <__swbuf_r>

00012e74 <_wcrtomb_r>:
   12e74:	defff604 	addi	sp,sp,-40
   12e78:	00820034 	movhi	r2,2048
   12e7c:	dc800815 	stw	r18,32(sp)
   12e80:	dc400715 	stw	r17,28(sp)
   12e84:	dc000615 	stw	r16,24(sp)
   12e88:	1089cc04 	addi	r2,r2,10032
   12e8c:	dfc00915 	stw	ra,36(sp)
   12e90:	2021883a 	mov	r16,r4
   12e94:	3823883a 	mov	r17,r7
   12e98:	14800017 	ldw	r18,0(r2)
   12e9c:	28001426 	beq	r5,zero,12ef0 <_wcrtomb_r+0x7c>
   12ea0:	d9400415 	stw	r5,16(sp)
   12ea4:	d9800515 	stw	r6,20(sp)
   12ea8:	000f9f80 	call	f9f8 <__locale_charset>
   12eac:	d9800517 	ldw	r6,20(sp)
   12eb0:	d9400417 	ldw	r5,16(sp)
   12eb4:	100f883a 	mov	r7,r2
   12eb8:	dc400015 	stw	r17,0(sp)
   12ebc:	8009883a 	mov	r4,r16
   12ec0:	903ee83a 	callr	r18
   12ec4:	00ffffc4 	movi	r3,-1
   12ec8:	10c0031e 	bne	r2,r3,12ed8 <_wcrtomb_r+0x64>
   12ecc:	88000015 	stw	zero,0(r17)
   12ed0:	00c02284 	movi	r3,138
   12ed4:	80c00015 	stw	r3,0(r16)
   12ed8:	dfc00917 	ldw	ra,36(sp)
   12edc:	dc800817 	ldw	r18,32(sp)
   12ee0:	dc400717 	ldw	r17,28(sp)
   12ee4:	dc000617 	ldw	r16,24(sp)
   12ee8:	dec00a04 	addi	sp,sp,40
   12eec:	f800283a 	ret
   12ef0:	000f9f80 	call	f9f8 <__locale_charset>
   12ef4:	100f883a 	mov	r7,r2
   12ef8:	dc400015 	stw	r17,0(sp)
   12efc:	000d883a 	mov	r6,zero
   12f00:	d9400104 	addi	r5,sp,4
   12f04:	8009883a 	mov	r4,r16
   12f08:	903ee83a 	callr	r18
   12f0c:	003fed06 	br	12ec4 <__alt_data_end+0xf0012ec4>

00012f10 <wcrtomb>:
   12f10:	defff604 	addi	sp,sp,-40
   12f14:	00820034 	movhi	r2,2048
   12f18:	dc800615 	stw	r18,24(sp)
   12f1c:	dc400515 	stw	r17,20(sp)
   12f20:	1089c804 	addi	r2,r2,10016
   12f24:	dfc00915 	stw	ra,36(sp)
   12f28:	dd000815 	stw	r20,32(sp)
   12f2c:	dcc00715 	stw	r19,28(sp)
   12f30:	dc000415 	stw	r16,16(sp)
   12f34:	3025883a 	mov	r18,r6
   12f38:	14400017 	ldw	r17,0(r2)
   12f3c:	20001926 	beq	r4,zero,12fa4 <wcrtomb+0x94>
   12f40:	00820034 	movhi	r2,2048
   12f44:	1089cc04 	addi	r2,r2,10032
   12f48:	15000017 	ldw	r20,0(r2)
   12f4c:	2021883a 	mov	r16,r4
   12f50:	2827883a 	mov	r19,r5
   12f54:	000f9f80 	call	f9f8 <__locale_charset>
   12f58:	100f883a 	mov	r7,r2
   12f5c:	dc800015 	stw	r18,0(sp)
   12f60:	980d883a 	mov	r6,r19
   12f64:	800b883a 	mov	r5,r16
   12f68:	8809883a 	mov	r4,r17
   12f6c:	a03ee83a 	callr	r20
   12f70:	00ffffc4 	movi	r3,-1
   12f74:	10c0031e 	bne	r2,r3,12f84 <wcrtomb+0x74>
   12f78:	90000015 	stw	zero,0(r18)
   12f7c:	00c02284 	movi	r3,138
   12f80:	88c00015 	stw	r3,0(r17)
   12f84:	dfc00917 	ldw	ra,36(sp)
   12f88:	dd000817 	ldw	r20,32(sp)
   12f8c:	dcc00717 	ldw	r19,28(sp)
   12f90:	dc800617 	ldw	r18,24(sp)
   12f94:	dc400517 	ldw	r17,20(sp)
   12f98:	dc000417 	ldw	r16,16(sp)
   12f9c:	dec00a04 	addi	sp,sp,40
   12fa0:	f800283a 	ret
   12fa4:	00820034 	movhi	r2,2048
   12fa8:	1089cc04 	addi	r2,r2,10032
   12fac:	14000017 	ldw	r16,0(r2)
   12fb0:	000f9f80 	call	f9f8 <__locale_charset>
   12fb4:	100f883a 	mov	r7,r2
   12fb8:	dc800015 	stw	r18,0(sp)
   12fbc:	000d883a 	mov	r6,zero
   12fc0:	d9400104 	addi	r5,sp,4
   12fc4:	8809883a 	mov	r4,r17
   12fc8:	803ee83a 	callr	r16
   12fcc:	003fe806 	br	12f70 <__alt_data_end+0xf0012f70>

00012fd0 <__ascii_wctomb>:
   12fd0:	28000526 	beq	r5,zero,12fe8 <__ascii_wctomb+0x18>
   12fd4:	00803fc4 	movi	r2,255
   12fd8:	11800536 	bltu	r2,r6,12ff0 <__ascii_wctomb+0x20>
   12fdc:	29800005 	stb	r6,0(r5)
   12fe0:	00800044 	movi	r2,1
   12fe4:	f800283a 	ret
   12fe8:	0005883a 	mov	r2,zero
   12fec:	f800283a 	ret
   12ff0:	00802284 	movi	r2,138
   12ff4:	20800015 	stw	r2,0(r4)
   12ff8:	00bfffc4 	movi	r2,-1
   12ffc:	f800283a 	ret

00013000 <_wctomb_r>:
   13000:	00820034 	movhi	r2,2048
   13004:	defff904 	addi	sp,sp,-28
   13008:	1089cc04 	addi	r2,r2,10032
   1300c:	dfc00615 	stw	ra,24(sp)
   13010:	dc400515 	stw	r17,20(sp)
   13014:	dc000415 	stw	r16,16(sp)
   13018:	3823883a 	mov	r17,r7
   1301c:	14000017 	ldw	r16,0(r2)
   13020:	d9000115 	stw	r4,4(sp)
   13024:	d9400215 	stw	r5,8(sp)
   13028:	d9800315 	stw	r6,12(sp)
   1302c:	000f9f80 	call	f9f8 <__locale_charset>
   13030:	d9800317 	ldw	r6,12(sp)
   13034:	d9400217 	ldw	r5,8(sp)
   13038:	d9000117 	ldw	r4,4(sp)
   1303c:	100f883a 	mov	r7,r2
   13040:	dc400015 	stw	r17,0(sp)
   13044:	803ee83a 	callr	r16
   13048:	dfc00617 	ldw	ra,24(sp)
   1304c:	dc400517 	ldw	r17,20(sp)
   13050:	dc000417 	ldw	r16,16(sp)
   13054:	dec00704 	addi	sp,sp,28
   13058:	f800283a 	ret

0001305c <__udivdi3>:
   1305c:	defff504 	addi	sp,sp,-44
   13060:	dcc00415 	stw	r19,16(sp)
   13064:	dc000115 	stw	r16,4(sp)
   13068:	dfc00a15 	stw	ra,40(sp)
   1306c:	df000915 	stw	fp,36(sp)
   13070:	ddc00815 	stw	r23,32(sp)
   13074:	dd800715 	stw	r22,28(sp)
   13078:	dd400615 	stw	r21,24(sp)
   1307c:	dd000515 	stw	r20,20(sp)
   13080:	dc800315 	stw	r18,12(sp)
   13084:	dc400215 	stw	r17,8(sp)
   13088:	2027883a 	mov	r19,r4
   1308c:	2821883a 	mov	r16,r5
   13090:	3800411e 	bne	r7,zero,13198 <__udivdi3+0x13c>
   13094:	3023883a 	mov	r17,r6
   13098:	2025883a 	mov	r18,r4
   1309c:	2980522e 	bgeu	r5,r6,131e8 <__udivdi3+0x18c>
   130a0:	00bfffd4 	movui	r2,65535
   130a4:	282d883a 	mov	r22,r5
   130a8:	1180a836 	bltu	r2,r6,1334c <__udivdi3+0x2f0>
   130ac:	00803fc4 	movi	r2,255
   130b0:	1185803a 	cmpltu	r2,r2,r6
   130b4:	100490fa 	slli	r2,r2,3
   130b8:	3086d83a 	srl	r3,r6,r2
   130bc:	01020034 	movhi	r4,2048
   130c0:	2100a144 	addi	r4,r4,645
   130c4:	20c7883a 	add	r3,r4,r3
   130c8:	18c00003 	ldbu	r3,0(r3)
   130cc:	1885883a 	add	r2,r3,r2
   130d0:	00c00804 	movi	r3,32
   130d4:	1887c83a 	sub	r3,r3,r2
   130d8:	18000526 	beq	r3,zero,130f0 <__udivdi3+0x94>
   130dc:	80e0983a 	sll	r16,r16,r3
   130e0:	9884d83a 	srl	r2,r19,r2
   130e4:	30e2983a 	sll	r17,r6,r3
   130e8:	98e4983a 	sll	r18,r19,r3
   130ec:	142cb03a 	or	r22,r2,r16
   130f0:	882ad43a 	srli	r21,r17,16
   130f4:	b009883a 	mov	r4,r22
   130f8:	8d3fffcc 	andi	r20,r17,65535
   130fc:	a80b883a 	mov	r5,r21
   13100:	0008f600 	call	8f60 <__umodsi3>
   13104:	b009883a 	mov	r4,r22
   13108:	a80b883a 	mov	r5,r21
   1310c:	1027883a 	mov	r19,r2
   13110:	0008efc0 	call	8efc <__udivsi3>
   13114:	102d883a 	mov	r22,r2
   13118:	9826943a 	slli	r19,r19,16
   1311c:	9004d43a 	srli	r2,r18,16
   13120:	a5a1383a 	mul	r16,r20,r22
   13124:	14c4b03a 	or	r2,r2,r19
   13128:	1400052e 	bgeu	r2,r16,13140 <__udivdi3+0xe4>
   1312c:	1445883a 	add	r2,r2,r17
   13130:	b0ffffc4 	addi	r3,r22,-1
   13134:	14400136 	bltu	r2,r17,1313c <__udivdi3+0xe0>
   13138:	14012336 	bltu	r2,r16,135c8 <__udivdi3+0x56c>
   1313c:	182d883a 	mov	r22,r3
   13140:	1421c83a 	sub	r16,r2,r16
   13144:	a80b883a 	mov	r5,r21
   13148:	8009883a 	mov	r4,r16
   1314c:	0008f600 	call	8f60 <__umodsi3>
   13150:	1027883a 	mov	r19,r2
   13154:	a80b883a 	mov	r5,r21
   13158:	8009883a 	mov	r4,r16
   1315c:	0008efc0 	call	8efc <__udivsi3>
   13160:	9826943a 	slli	r19,r19,16
   13164:	a0a9383a 	mul	r20,r20,r2
   13168:	94bfffcc 	andi	r18,r18,65535
   1316c:	94e4b03a 	or	r18,r18,r19
   13170:	9500052e 	bgeu	r18,r20,13188 <__udivdi3+0x12c>
   13174:	8ca5883a 	add	r18,r17,r18
   13178:	10ffffc4 	addi	r3,r2,-1
   1317c:	9440f136 	bltu	r18,r17,13544 <__udivdi3+0x4e8>
   13180:	9500f02e 	bgeu	r18,r20,13544 <__udivdi3+0x4e8>
   13184:	10bfff84 	addi	r2,r2,-2
   13188:	b00c943a 	slli	r6,r22,16
   1318c:	0007883a 	mov	r3,zero
   13190:	3084b03a 	or	r2,r6,r2
   13194:	00005906 	br	132fc <__udivdi3+0x2a0>
   13198:	29c05636 	bltu	r5,r7,132f4 <__udivdi3+0x298>
   1319c:	00bfffd4 	movui	r2,65535
   131a0:	11c0622e 	bgeu	r2,r7,1332c <__udivdi3+0x2d0>
   131a4:	00804034 	movhi	r2,256
   131a8:	10bfffc4 	addi	r2,r2,-1
   131ac:	11c0ee36 	bltu	r2,r7,13568 <__udivdi3+0x50c>
   131b0:	00800404 	movi	r2,16
   131b4:	3886d83a 	srl	r3,r7,r2
   131b8:	01020034 	movhi	r4,2048
   131bc:	2100a144 	addi	r4,r4,645
   131c0:	20c7883a 	add	r3,r4,r3
   131c4:	18c00003 	ldbu	r3,0(r3)
   131c8:	05400804 	movi	r21,32
   131cc:	1885883a 	add	r2,r3,r2
   131d0:	a8abc83a 	sub	r21,r21,r2
   131d4:	a800621e 	bne	r21,zero,13360 <__udivdi3+0x304>
   131d8:	3c00e936 	bltu	r7,r16,13580 <__udivdi3+0x524>
   131dc:	9985403a 	cmpgeu	r2,r19,r6
   131e0:	0007883a 	mov	r3,zero
   131e4:	00004506 	br	132fc <__udivdi3+0x2a0>
   131e8:	3000041e 	bne	r6,zero,131fc <__udivdi3+0x1a0>
   131ec:	000b883a 	mov	r5,zero
   131f0:	01000044 	movi	r4,1
   131f4:	0008efc0 	call	8efc <__udivsi3>
   131f8:	1023883a 	mov	r17,r2
   131fc:	00bfffd4 	movui	r2,65535
   13200:	14404e2e 	bgeu	r2,r17,1333c <__udivdi3+0x2e0>
   13204:	00804034 	movhi	r2,256
   13208:	10bfffc4 	addi	r2,r2,-1
   1320c:	1440d836 	bltu	r2,r17,13570 <__udivdi3+0x514>
   13210:	00800404 	movi	r2,16
   13214:	8886d83a 	srl	r3,r17,r2
   13218:	01020034 	movhi	r4,2048
   1321c:	2100a144 	addi	r4,r4,645
   13220:	20c7883a 	add	r3,r4,r3
   13224:	18c00003 	ldbu	r3,0(r3)
   13228:	1885883a 	add	r2,r3,r2
   1322c:	00c00804 	movi	r3,32
   13230:	1887c83a 	sub	r3,r3,r2
   13234:	18008f1e 	bne	r3,zero,13474 <__udivdi3+0x418>
   13238:	882ad43a 	srli	r21,r17,16
   1323c:	8461c83a 	sub	r16,r16,r17
   13240:	8d3fffcc 	andi	r20,r17,65535
   13244:	00c00044 	movi	r3,1
   13248:	8009883a 	mov	r4,r16
   1324c:	a80b883a 	mov	r5,r21
   13250:	d8c00015 	stw	r3,0(sp)
   13254:	0008f600 	call	8f60 <__umodsi3>
   13258:	8009883a 	mov	r4,r16
   1325c:	a80b883a 	mov	r5,r21
   13260:	1027883a 	mov	r19,r2
   13264:	0008efc0 	call	8efc <__udivsi3>
   13268:	9826943a 	slli	r19,r19,16
   1326c:	9008d43a 	srli	r4,r18,16
   13270:	1521383a 	mul	r16,r2,r20
   13274:	102d883a 	mov	r22,r2
   13278:	24c8b03a 	or	r4,r4,r19
   1327c:	d8c00017 	ldw	r3,0(sp)
   13280:	2400052e 	bgeu	r4,r16,13298 <__udivdi3+0x23c>
   13284:	2449883a 	add	r4,r4,r17
   13288:	b0bfffc4 	addi	r2,r22,-1
   1328c:	24400136 	bltu	r4,r17,13294 <__udivdi3+0x238>
   13290:	2400ca36 	bltu	r4,r16,135bc <__udivdi3+0x560>
   13294:	102d883a 	mov	r22,r2
   13298:	2421c83a 	sub	r16,r4,r16
   1329c:	a80b883a 	mov	r5,r21
   132a0:	8009883a 	mov	r4,r16
   132a4:	d8c00015 	stw	r3,0(sp)
   132a8:	0008f600 	call	8f60 <__umodsi3>
   132ac:	1027883a 	mov	r19,r2
   132b0:	a80b883a 	mov	r5,r21
   132b4:	8009883a 	mov	r4,r16
   132b8:	0008efc0 	call	8efc <__udivsi3>
   132bc:	9826943a 	slli	r19,r19,16
   132c0:	1529383a 	mul	r20,r2,r20
   132c4:	94bfffcc 	andi	r18,r18,65535
   132c8:	94e4b03a 	or	r18,r18,r19
   132cc:	d8c00017 	ldw	r3,0(sp)
   132d0:	9500052e 	bgeu	r18,r20,132e8 <__udivdi3+0x28c>
   132d4:	8ca5883a 	add	r18,r17,r18
   132d8:	113fffc4 	addi	r4,r2,-1
   132dc:	94409736 	bltu	r18,r17,1353c <__udivdi3+0x4e0>
   132e0:	9500962e 	bgeu	r18,r20,1353c <__udivdi3+0x4e0>
   132e4:	10bfff84 	addi	r2,r2,-2
   132e8:	b00c943a 	slli	r6,r22,16
   132ec:	3084b03a 	or	r2,r6,r2
   132f0:	00000206 	br	132fc <__udivdi3+0x2a0>
   132f4:	0007883a 	mov	r3,zero
   132f8:	0005883a 	mov	r2,zero
   132fc:	dfc00a17 	ldw	ra,40(sp)
   13300:	df000917 	ldw	fp,36(sp)
   13304:	ddc00817 	ldw	r23,32(sp)
   13308:	dd800717 	ldw	r22,28(sp)
   1330c:	dd400617 	ldw	r21,24(sp)
   13310:	dd000517 	ldw	r20,20(sp)
   13314:	dcc00417 	ldw	r19,16(sp)
   13318:	dc800317 	ldw	r18,12(sp)
   1331c:	dc400217 	ldw	r17,8(sp)
   13320:	dc000117 	ldw	r16,4(sp)
   13324:	dec00b04 	addi	sp,sp,44
   13328:	f800283a 	ret
   1332c:	00803fc4 	movi	r2,255
   13330:	11c5803a 	cmpltu	r2,r2,r7
   13334:	100490fa 	slli	r2,r2,3
   13338:	003f9e06 	br	131b4 <__alt_data_end+0xf00131b4>
   1333c:	00803fc4 	movi	r2,255
   13340:	1445803a 	cmpltu	r2,r2,r17
   13344:	100490fa 	slli	r2,r2,3
   13348:	003fb206 	br	13214 <__alt_data_end+0xf0013214>
   1334c:	00804034 	movhi	r2,256
   13350:	10bfffc4 	addi	r2,r2,-1
   13354:	11808836 	bltu	r2,r6,13578 <__udivdi3+0x51c>
   13358:	00800404 	movi	r2,16
   1335c:	003f5606 	br	130b8 <__alt_data_end+0xf00130b8>
   13360:	30aed83a 	srl	r23,r6,r2
   13364:	3d4e983a 	sll	r7,r7,r21
   13368:	80acd83a 	srl	r22,r16,r2
   1336c:	9884d83a 	srl	r2,r19,r2
   13370:	3deeb03a 	or	r23,r7,r23
   13374:	b824d43a 	srli	r18,r23,16
   13378:	8560983a 	sll	r16,r16,r21
   1337c:	b009883a 	mov	r4,r22
   13380:	900b883a 	mov	r5,r18
   13384:	3568983a 	sll	r20,r6,r21
   13388:	1420b03a 	or	r16,r2,r16
   1338c:	0008f600 	call	8f60 <__umodsi3>
   13390:	b009883a 	mov	r4,r22
   13394:	900b883a 	mov	r5,r18
   13398:	1023883a 	mov	r17,r2
   1339c:	0008efc0 	call	8efc <__udivsi3>
   133a0:	8808943a 	slli	r4,r17,16
   133a4:	bf3fffcc 	andi	fp,r23,65535
   133a8:	8006d43a 	srli	r3,r16,16
   133ac:	e0a3383a 	mul	r17,fp,r2
   133b0:	100d883a 	mov	r6,r2
   133b4:	1906b03a 	or	r3,r3,r4
   133b8:	1c40042e 	bgeu	r3,r17,133cc <__udivdi3+0x370>
   133bc:	1dc7883a 	add	r3,r3,r23
   133c0:	10bfffc4 	addi	r2,r2,-1
   133c4:	1dc0752e 	bgeu	r3,r23,1359c <__udivdi3+0x540>
   133c8:	100d883a 	mov	r6,r2
   133cc:	1c63c83a 	sub	r17,r3,r17
   133d0:	900b883a 	mov	r5,r18
   133d4:	8809883a 	mov	r4,r17
   133d8:	d9800015 	stw	r6,0(sp)
   133dc:	0008f600 	call	8f60 <__umodsi3>
   133e0:	102d883a 	mov	r22,r2
   133e4:	8809883a 	mov	r4,r17
   133e8:	900b883a 	mov	r5,r18
   133ec:	0008efc0 	call	8efc <__udivsi3>
   133f0:	b02c943a 	slli	r22,r22,16
   133f4:	e089383a 	mul	r4,fp,r2
   133f8:	843fffcc 	andi	r16,r16,65535
   133fc:	85a0b03a 	or	r16,r16,r22
   13400:	d9800017 	ldw	r6,0(sp)
   13404:	8100042e 	bgeu	r16,r4,13418 <__udivdi3+0x3bc>
   13408:	85e1883a 	add	r16,r16,r23
   1340c:	10ffffc4 	addi	r3,r2,-1
   13410:	85c05e2e 	bgeu	r16,r23,1358c <__udivdi3+0x530>
   13414:	1805883a 	mov	r2,r3
   13418:	300c943a 	slli	r6,r6,16
   1341c:	a17fffcc 	andi	r5,r20,65535
   13420:	a028d43a 	srli	r20,r20,16
   13424:	3084b03a 	or	r2,r6,r2
   13428:	10ffffcc 	andi	r3,r2,65535
   1342c:	100cd43a 	srli	r6,r2,16
   13430:	194f383a 	mul	r7,r3,r5
   13434:	1d07383a 	mul	r3,r3,r20
   13438:	314b383a 	mul	r5,r6,r5
   1343c:	3810d43a 	srli	r8,r7,16
   13440:	8121c83a 	sub	r16,r16,r4
   13444:	1947883a 	add	r3,r3,r5
   13448:	40c7883a 	add	r3,r8,r3
   1344c:	350d383a 	mul	r6,r6,r20
   13450:	1940022e 	bgeu	r3,r5,1345c <__udivdi3+0x400>
   13454:	01000074 	movhi	r4,1
   13458:	310d883a 	add	r6,r6,r4
   1345c:	1828d43a 	srli	r20,r3,16
   13460:	a18d883a 	add	r6,r20,r6
   13464:	81803e36 	bltu	r16,r6,13560 <__udivdi3+0x504>
   13468:	81803826 	beq	r16,r6,1354c <__udivdi3+0x4f0>
   1346c:	0007883a 	mov	r3,zero
   13470:	003fa206 	br	132fc <__alt_data_end+0xf00132fc>
   13474:	88e2983a 	sll	r17,r17,r3
   13478:	80a8d83a 	srl	r20,r16,r2
   1347c:	80e0983a 	sll	r16,r16,r3
   13480:	882ad43a 	srli	r21,r17,16
   13484:	9884d83a 	srl	r2,r19,r2
   13488:	a009883a 	mov	r4,r20
   1348c:	a80b883a 	mov	r5,r21
   13490:	142eb03a 	or	r23,r2,r16
   13494:	98e4983a 	sll	r18,r19,r3
   13498:	0008f600 	call	8f60 <__umodsi3>
   1349c:	a009883a 	mov	r4,r20
   134a0:	a80b883a 	mov	r5,r21
   134a4:	1021883a 	mov	r16,r2
   134a8:	0008efc0 	call	8efc <__udivsi3>
   134ac:	1039883a 	mov	fp,r2
   134b0:	8d3fffcc 	andi	r20,r17,65535
   134b4:	8020943a 	slli	r16,r16,16
   134b8:	b804d43a 	srli	r2,r23,16
   134bc:	a72d383a 	mul	r22,r20,fp
   134c0:	1404b03a 	or	r2,r2,r16
   134c4:	1580062e 	bgeu	r2,r22,134e0 <__udivdi3+0x484>
   134c8:	1445883a 	add	r2,r2,r17
   134cc:	e0ffffc4 	addi	r3,fp,-1
   134d0:	14403836 	bltu	r2,r17,135b4 <__udivdi3+0x558>
   134d4:	1580372e 	bgeu	r2,r22,135b4 <__udivdi3+0x558>
   134d8:	e73fff84 	addi	fp,fp,-2
   134dc:	1445883a 	add	r2,r2,r17
   134e0:	15adc83a 	sub	r22,r2,r22
   134e4:	a80b883a 	mov	r5,r21
   134e8:	b009883a 	mov	r4,r22
   134ec:	0008f600 	call	8f60 <__umodsi3>
   134f0:	1027883a 	mov	r19,r2
   134f4:	b009883a 	mov	r4,r22
   134f8:	a80b883a 	mov	r5,r21
   134fc:	0008efc0 	call	8efc <__udivsi3>
   13500:	9826943a 	slli	r19,r19,16
   13504:	a0a1383a 	mul	r16,r20,r2
   13508:	b93fffcc 	andi	r4,r23,65535
   1350c:	24c8b03a 	or	r4,r4,r19
   13510:	2400062e 	bgeu	r4,r16,1352c <__udivdi3+0x4d0>
   13514:	2449883a 	add	r4,r4,r17
   13518:	10ffffc4 	addi	r3,r2,-1
   1351c:	24402336 	bltu	r4,r17,135ac <__udivdi3+0x550>
   13520:	2400222e 	bgeu	r4,r16,135ac <__udivdi3+0x550>
   13524:	10bfff84 	addi	r2,r2,-2
   13528:	2449883a 	add	r4,r4,r17
   1352c:	e038943a 	slli	fp,fp,16
   13530:	2421c83a 	sub	r16,r4,r16
   13534:	e086b03a 	or	r3,fp,r2
   13538:	003f4306 	br	13248 <__alt_data_end+0xf0013248>
   1353c:	2005883a 	mov	r2,r4
   13540:	003f6906 	br	132e8 <__alt_data_end+0xf00132e8>
   13544:	1805883a 	mov	r2,r3
   13548:	003f0f06 	br	13188 <__alt_data_end+0xf0013188>
   1354c:	1806943a 	slli	r3,r3,16
   13550:	9d66983a 	sll	r19,r19,r21
   13554:	39ffffcc 	andi	r7,r7,65535
   13558:	19c7883a 	add	r3,r3,r7
   1355c:	98ffc32e 	bgeu	r19,r3,1346c <__alt_data_end+0xf001346c>
   13560:	10bfffc4 	addi	r2,r2,-1
   13564:	003fc106 	br	1346c <__alt_data_end+0xf001346c>
   13568:	00800604 	movi	r2,24
   1356c:	003f1106 	br	131b4 <__alt_data_end+0xf00131b4>
   13570:	00800604 	movi	r2,24
   13574:	003f2706 	br	13214 <__alt_data_end+0xf0013214>
   13578:	00800604 	movi	r2,24
   1357c:	003ece06 	br	130b8 <__alt_data_end+0xf00130b8>
   13580:	0007883a 	mov	r3,zero
   13584:	00800044 	movi	r2,1
   13588:	003f5c06 	br	132fc <__alt_data_end+0xf00132fc>
   1358c:	813fa12e 	bgeu	r16,r4,13414 <__alt_data_end+0xf0013414>
   13590:	10bfff84 	addi	r2,r2,-2
   13594:	85e1883a 	add	r16,r16,r23
   13598:	003f9f06 	br	13418 <__alt_data_end+0xf0013418>
   1359c:	1c7f8a2e 	bgeu	r3,r17,133c8 <__alt_data_end+0xf00133c8>
   135a0:	31bfff84 	addi	r6,r6,-2
   135a4:	1dc7883a 	add	r3,r3,r23
   135a8:	003f8806 	br	133cc <__alt_data_end+0xf00133cc>
   135ac:	1805883a 	mov	r2,r3
   135b0:	003fde06 	br	1352c <__alt_data_end+0xf001352c>
   135b4:	1839883a 	mov	fp,r3
   135b8:	003fc906 	br	134e0 <__alt_data_end+0xf00134e0>
   135bc:	b5bfff84 	addi	r22,r22,-2
   135c0:	2449883a 	add	r4,r4,r17
   135c4:	003f3406 	br	13298 <__alt_data_end+0xf0013298>
   135c8:	b5bfff84 	addi	r22,r22,-2
   135cc:	1445883a 	add	r2,r2,r17
   135d0:	003edb06 	br	13140 <__alt_data_end+0xf0013140>

000135d4 <__umoddi3>:
   135d4:	defff404 	addi	sp,sp,-48
   135d8:	df000a15 	stw	fp,40(sp)
   135dc:	dc400315 	stw	r17,12(sp)
   135e0:	dc000215 	stw	r16,8(sp)
   135e4:	dfc00b15 	stw	ra,44(sp)
   135e8:	ddc00915 	stw	r23,36(sp)
   135ec:	dd800815 	stw	r22,32(sp)
   135f0:	dd400715 	stw	r21,28(sp)
   135f4:	dd000615 	stw	r20,24(sp)
   135f8:	dcc00515 	stw	r19,20(sp)
   135fc:	dc800415 	stw	r18,16(sp)
   13600:	2021883a 	mov	r16,r4
   13604:	2823883a 	mov	r17,r5
   13608:	2839883a 	mov	fp,r5
   1360c:	38003c1e 	bne	r7,zero,13700 <__umoddi3+0x12c>
   13610:	3027883a 	mov	r19,r6
   13614:	2029883a 	mov	r20,r4
   13618:	2980512e 	bgeu	r5,r6,13760 <__umoddi3+0x18c>
   1361c:	00bfffd4 	movui	r2,65535
   13620:	11809a36 	bltu	r2,r6,1388c <__umoddi3+0x2b8>
   13624:	01003fc4 	movi	r4,255
   13628:	2189803a 	cmpltu	r4,r4,r6
   1362c:	200890fa 	slli	r4,r4,3
   13630:	3104d83a 	srl	r2,r6,r4
   13634:	00c20034 	movhi	r3,2048
   13638:	18c0a144 	addi	r3,r3,645
   1363c:	1885883a 	add	r2,r3,r2
   13640:	10c00003 	ldbu	r3,0(r2)
   13644:	00800804 	movi	r2,32
   13648:	1909883a 	add	r4,r3,r4
   1364c:	1125c83a 	sub	r18,r2,r4
   13650:	90000526 	beq	r18,zero,13668 <__umoddi3+0x94>
   13654:	8ca2983a 	sll	r17,r17,r18
   13658:	8108d83a 	srl	r4,r16,r4
   1365c:	34a6983a 	sll	r19,r6,r18
   13660:	84a8983a 	sll	r20,r16,r18
   13664:	2478b03a 	or	fp,r4,r17
   13668:	982ed43a 	srli	r23,r19,16
   1366c:	e009883a 	mov	r4,fp
   13670:	9dbfffcc 	andi	r22,r19,65535
   13674:	b80b883a 	mov	r5,r23
   13678:	0008f600 	call	8f60 <__umodsi3>
   1367c:	e009883a 	mov	r4,fp
   13680:	b80b883a 	mov	r5,r23
   13684:	102b883a 	mov	r21,r2
   13688:	0008efc0 	call	8efc <__udivsi3>
   1368c:	a806943a 	slli	r3,r21,16
   13690:	a008d43a 	srli	r4,r20,16
   13694:	b085383a 	mul	r2,r22,r2
   13698:	20c8b03a 	or	r4,r4,r3
   1369c:	2080032e 	bgeu	r4,r2,136ac <__umoddi3+0xd8>
   136a0:	24c9883a 	add	r4,r4,r19
   136a4:	24c00136 	bltu	r4,r19,136ac <__umoddi3+0xd8>
   136a8:	20811036 	bltu	r4,r2,13aec <__umoddi3+0x518>
   136ac:	20abc83a 	sub	r21,r4,r2
   136b0:	b80b883a 	mov	r5,r23
   136b4:	a809883a 	mov	r4,r21
   136b8:	0008f600 	call	8f60 <__umodsi3>
   136bc:	1023883a 	mov	r17,r2
   136c0:	b80b883a 	mov	r5,r23
   136c4:	a809883a 	mov	r4,r21
   136c8:	0008efc0 	call	8efc <__udivsi3>
   136cc:	8822943a 	slli	r17,r17,16
   136d0:	b085383a 	mul	r2,r22,r2
   136d4:	a0ffffcc 	andi	r3,r20,65535
   136d8:	1c46b03a 	or	r3,r3,r17
   136dc:	1880042e 	bgeu	r3,r2,136f0 <__umoddi3+0x11c>
   136e0:	1cc7883a 	add	r3,r3,r19
   136e4:	1cc00236 	bltu	r3,r19,136f0 <__umoddi3+0x11c>
   136e8:	1880012e 	bgeu	r3,r2,136f0 <__umoddi3+0x11c>
   136ec:	1cc7883a 	add	r3,r3,r19
   136f0:	1885c83a 	sub	r2,r3,r2
   136f4:	1484d83a 	srl	r2,r2,r18
   136f8:	0007883a 	mov	r3,zero
   136fc:	00004f06 	br	1383c <__umoddi3+0x268>
   13700:	29c04c36 	bltu	r5,r7,13834 <__umoddi3+0x260>
   13704:	00bfffd4 	movui	r2,65535
   13708:	11c0582e 	bgeu	r2,r7,1386c <__umoddi3+0x298>
   1370c:	00804034 	movhi	r2,256
   13710:	10bfffc4 	addi	r2,r2,-1
   13714:	11c0e736 	bltu	r2,r7,13ab4 <__umoddi3+0x4e0>
   13718:	01000404 	movi	r4,16
   1371c:	3904d83a 	srl	r2,r7,r4
   13720:	00c20034 	movhi	r3,2048
   13724:	18c0a144 	addi	r3,r3,645
   13728:	1885883a 	add	r2,r3,r2
   1372c:	14c00003 	ldbu	r19,0(r2)
   13730:	00c00804 	movi	r3,32
   13734:	9927883a 	add	r19,r19,r4
   13738:	1ce9c83a 	sub	r20,r3,r19
   1373c:	a000581e 	bne	r20,zero,138a0 <__umoddi3+0x2cc>
   13740:	3c400136 	bltu	r7,r17,13748 <__umoddi3+0x174>
   13744:	8180eb36 	bltu	r16,r6,13af4 <__umoddi3+0x520>
   13748:	8185c83a 	sub	r2,r16,r6
   1374c:	89e3c83a 	sub	r17,r17,r7
   13750:	8089803a 	cmpltu	r4,r16,r2
   13754:	8939c83a 	sub	fp,r17,r4
   13758:	e007883a 	mov	r3,fp
   1375c:	00003706 	br	1383c <__umoddi3+0x268>
   13760:	3000041e 	bne	r6,zero,13774 <__umoddi3+0x1a0>
   13764:	000b883a 	mov	r5,zero
   13768:	01000044 	movi	r4,1
   1376c:	0008efc0 	call	8efc <__udivsi3>
   13770:	1027883a 	mov	r19,r2
   13774:	00bfffd4 	movui	r2,65535
   13778:	14c0402e 	bgeu	r2,r19,1387c <__umoddi3+0x2a8>
   1377c:	00804034 	movhi	r2,256
   13780:	10bfffc4 	addi	r2,r2,-1
   13784:	14c0cd36 	bltu	r2,r19,13abc <__umoddi3+0x4e8>
   13788:	00800404 	movi	r2,16
   1378c:	9886d83a 	srl	r3,r19,r2
   13790:	01020034 	movhi	r4,2048
   13794:	2100a144 	addi	r4,r4,645
   13798:	20c7883a 	add	r3,r4,r3
   1379c:	18c00003 	ldbu	r3,0(r3)
   137a0:	1887883a 	add	r3,r3,r2
   137a4:	00800804 	movi	r2,32
   137a8:	10e5c83a 	sub	r18,r2,r3
   137ac:	9000901e 	bne	r18,zero,139f0 <__umoddi3+0x41c>
   137b0:	982cd43a 	srli	r22,r19,16
   137b4:	8ce3c83a 	sub	r17,r17,r19
   137b8:	9d7fffcc 	andi	r21,r19,65535
   137bc:	b00b883a 	mov	r5,r22
   137c0:	8809883a 	mov	r4,r17
   137c4:	0008f600 	call	8f60 <__umodsi3>
   137c8:	8809883a 	mov	r4,r17
   137cc:	b00b883a 	mov	r5,r22
   137d0:	1021883a 	mov	r16,r2
   137d4:	0008efc0 	call	8efc <__udivsi3>
   137d8:	8006943a 	slli	r3,r16,16
   137dc:	a008d43a 	srli	r4,r20,16
   137e0:	1545383a 	mul	r2,r2,r21
   137e4:	20c8b03a 	or	r4,r4,r3
   137e8:	2080042e 	bgeu	r4,r2,137fc <__umoddi3+0x228>
   137ec:	24c9883a 	add	r4,r4,r19
   137f0:	24c00236 	bltu	r4,r19,137fc <__umoddi3+0x228>
   137f4:	2080012e 	bgeu	r4,r2,137fc <__umoddi3+0x228>
   137f8:	24c9883a 	add	r4,r4,r19
   137fc:	20a1c83a 	sub	r16,r4,r2
   13800:	b00b883a 	mov	r5,r22
   13804:	8009883a 	mov	r4,r16
   13808:	0008f600 	call	8f60 <__umodsi3>
   1380c:	1023883a 	mov	r17,r2
   13810:	b00b883a 	mov	r5,r22
   13814:	8009883a 	mov	r4,r16
   13818:	0008efc0 	call	8efc <__udivsi3>
   1381c:	8822943a 	slli	r17,r17,16
   13820:	1545383a 	mul	r2,r2,r21
   13824:	a53fffcc 	andi	r20,r20,65535
   13828:	a446b03a 	or	r3,r20,r17
   1382c:	18bfb02e 	bgeu	r3,r2,136f0 <__alt_data_end+0xf00136f0>
   13830:	003fab06 	br	136e0 <__alt_data_end+0xf00136e0>
   13834:	2005883a 	mov	r2,r4
   13838:	2807883a 	mov	r3,r5
   1383c:	dfc00b17 	ldw	ra,44(sp)
   13840:	df000a17 	ldw	fp,40(sp)
   13844:	ddc00917 	ldw	r23,36(sp)
   13848:	dd800817 	ldw	r22,32(sp)
   1384c:	dd400717 	ldw	r21,28(sp)
   13850:	dd000617 	ldw	r20,24(sp)
   13854:	dcc00517 	ldw	r19,20(sp)
   13858:	dc800417 	ldw	r18,16(sp)
   1385c:	dc400317 	ldw	r17,12(sp)
   13860:	dc000217 	ldw	r16,8(sp)
   13864:	dec00c04 	addi	sp,sp,48
   13868:	f800283a 	ret
   1386c:	04c03fc4 	movi	r19,255
   13870:	99c9803a 	cmpltu	r4,r19,r7
   13874:	200890fa 	slli	r4,r4,3
   13878:	003fa806 	br	1371c <__alt_data_end+0xf001371c>
   1387c:	00803fc4 	movi	r2,255
   13880:	14c5803a 	cmpltu	r2,r2,r19
   13884:	100490fa 	slli	r2,r2,3
   13888:	003fc006 	br	1378c <__alt_data_end+0xf001378c>
   1388c:	00804034 	movhi	r2,256
   13890:	10bfffc4 	addi	r2,r2,-1
   13894:	11808b36 	bltu	r2,r6,13ac4 <__umoddi3+0x4f0>
   13898:	01000404 	movi	r4,16
   1389c:	003f6406 	br	13630 <__alt_data_end+0xf0013630>
   138a0:	34c4d83a 	srl	r2,r6,r19
   138a4:	3d0e983a 	sll	r7,r7,r20
   138a8:	8cf8d83a 	srl	fp,r17,r19
   138ac:	8d10983a 	sll	r8,r17,r20
   138b0:	38aab03a 	or	r21,r7,r2
   138b4:	a82cd43a 	srli	r22,r21,16
   138b8:	84e2d83a 	srl	r17,r16,r19
   138bc:	e009883a 	mov	r4,fp
   138c0:	b00b883a 	mov	r5,r22
   138c4:	8a22b03a 	or	r17,r17,r8
   138c8:	3524983a 	sll	r18,r6,r20
   138cc:	0008f600 	call	8f60 <__umodsi3>
   138d0:	e009883a 	mov	r4,fp
   138d4:	b00b883a 	mov	r5,r22
   138d8:	102f883a 	mov	r23,r2
   138dc:	0008efc0 	call	8efc <__udivsi3>
   138e0:	100d883a 	mov	r6,r2
   138e4:	b808943a 	slli	r4,r23,16
   138e8:	aa3fffcc 	andi	r8,r21,65535
   138ec:	8804d43a 	srli	r2,r17,16
   138f0:	41af383a 	mul	r23,r8,r6
   138f4:	8520983a 	sll	r16,r16,r20
   138f8:	1104b03a 	or	r2,r2,r4
   138fc:	15c0042e 	bgeu	r2,r23,13910 <__umoddi3+0x33c>
   13900:	1545883a 	add	r2,r2,r21
   13904:	30ffffc4 	addi	r3,r6,-1
   13908:	1540742e 	bgeu	r2,r21,13adc <__umoddi3+0x508>
   1390c:	180d883a 	mov	r6,r3
   13910:	15efc83a 	sub	r23,r2,r23
   13914:	b00b883a 	mov	r5,r22
   13918:	b809883a 	mov	r4,r23
   1391c:	d9800115 	stw	r6,4(sp)
   13920:	da000015 	stw	r8,0(sp)
   13924:	0008f600 	call	8f60 <__umodsi3>
   13928:	b00b883a 	mov	r5,r22
   1392c:	b809883a 	mov	r4,r23
   13930:	1039883a 	mov	fp,r2
   13934:	0008efc0 	call	8efc <__udivsi3>
   13938:	da000017 	ldw	r8,0(sp)
   1393c:	e038943a 	slli	fp,fp,16
   13940:	100b883a 	mov	r5,r2
   13944:	4089383a 	mul	r4,r8,r2
   13948:	8a3fffcc 	andi	r8,r17,65535
   1394c:	4710b03a 	or	r8,r8,fp
   13950:	d9800117 	ldw	r6,4(sp)
   13954:	4100042e 	bgeu	r8,r4,13968 <__umoddi3+0x394>
   13958:	4551883a 	add	r8,r8,r21
   1395c:	10bfffc4 	addi	r2,r2,-1
   13960:	45405a2e 	bgeu	r8,r21,13acc <__umoddi3+0x4f8>
   13964:	100b883a 	mov	r5,r2
   13968:	300c943a 	slli	r6,r6,16
   1396c:	91ffffcc 	andi	r7,r18,65535
   13970:	9004d43a 	srli	r2,r18,16
   13974:	314cb03a 	or	r6,r6,r5
   13978:	317fffcc 	andi	r5,r6,65535
   1397c:	300cd43a 	srli	r6,r6,16
   13980:	29d3383a 	mul	r9,r5,r7
   13984:	288b383a 	mul	r5,r5,r2
   13988:	31cf383a 	mul	r7,r6,r7
   1398c:	4806d43a 	srli	r3,r9,16
   13990:	4111c83a 	sub	r8,r8,r4
   13994:	29cb883a 	add	r5,r5,r7
   13998:	194b883a 	add	r5,r3,r5
   1399c:	3085383a 	mul	r2,r6,r2
   139a0:	29c0022e 	bgeu	r5,r7,139ac <__umoddi3+0x3d8>
   139a4:	00c00074 	movhi	r3,1
   139a8:	10c5883a 	add	r2,r2,r3
   139ac:	2808d43a 	srli	r4,r5,16
   139b0:	280a943a 	slli	r5,r5,16
   139b4:	4a7fffcc 	andi	r9,r9,65535
   139b8:	2085883a 	add	r2,r4,r2
   139bc:	2a4b883a 	add	r5,r5,r9
   139c0:	40803636 	bltu	r8,r2,13a9c <__umoddi3+0x4c8>
   139c4:	40804d26 	beq	r8,r2,13afc <__umoddi3+0x528>
   139c8:	4089c83a 	sub	r4,r8,r2
   139cc:	280f883a 	mov	r7,r5
   139d0:	81cfc83a 	sub	r7,r16,r7
   139d4:	81c7803a 	cmpltu	r3,r16,r7
   139d8:	20c7c83a 	sub	r3,r4,r3
   139dc:	1cc4983a 	sll	r2,r3,r19
   139e0:	3d0ed83a 	srl	r7,r7,r20
   139e4:	1d06d83a 	srl	r3,r3,r20
   139e8:	11c4b03a 	or	r2,r2,r7
   139ec:	003f9306 	br	1383c <__alt_data_end+0xf001383c>
   139f0:	9ca6983a 	sll	r19,r19,r18
   139f4:	88e8d83a 	srl	r20,r17,r3
   139f8:	80c4d83a 	srl	r2,r16,r3
   139fc:	982cd43a 	srli	r22,r19,16
   13a00:	8ca2983a 	sll	r17,r17,r18
   13a04:	a009883a 	mov	r4,r20
   13a08:	b00b883a 	mov	r5,r22
   13a0c:	1478b03a 	or	fp,r2,r17
   13a10:	0008f600 	call	8f60 <__umodsi3>
   13a14:	a009883a 	mov	r4,r20
   13a18:	b00b883a 	mov	r5,r22
   13a1c:	1023883a 	mov	r17,r2
   13a20:	0008efc0 	call	8efc <__udivsi3>
   13a24:	9d7fffcc 	andi	r21,r19,65535
   13a28:	880a943a 	slli	r5,r17,16
   13a2c:	e008d43a 	srli	r4,fp,16
   13a30:	a885383a 	mul	r2,r21,r2
   13a34:	84a8983a 	sll	r20,r16,r18
   13a38:	2148b03a 	or	r4,r4,r5
   13a3c:	2080042e 	bgeu	r4,r2,13a50 <__umoddi3+0x47c>
   13a40:	24c9883a 	add	r4,r4,r19
   13a44:	24c00236 	bltu	r4,r19,13a50 <__umoddi3+0x47c>
   13a48:	2080012e 	bgeu	r4,r2,13a50 <__umoddi3+0x47c>
   13a4c:	24c9883a 	add	r4,r4,r19
   13a50:	20a3c83a 	sub	r17,r4,r2
   13a54:	b00b883a 	mov	r5,r22
   13a58:	8809883a 	mov	r4,r17
   13a5c:	0008f600 	call	8f60 <__umodsi3>
   13a60:	102f883a 	mov	r23,r2
   13a64:	8809883a 	mov	r4,r17
   13a68:	b00b883a 	mov	r5,r22
   13a6c:	0008efc0 	call	8efc <__udivsi3>
   13a70:	b82e943a 	slli	r23,r23,16
   13a74:	a885383a 	mul	r2,r21,r2
   13a78:	e13fffcc 	andi	r4,fp,65535
   13a7c:	25c8b03a 	or	r4,r4,r23
   13a80:	2080042e 	bgeu	r4,r2,13a94 <__umoddi3+0x4c0>
   13a84:	24c9883a 	add	r4,r4,r19
   13a88:	24c00236 	bltu	r4,r19,13a94 <__umoddi3+0x4c0>
   13a8c:	2080012e 	bgeu	r4,r2,13a94 <__umoddi3+0x4c0>
   13a90:	24c9883a 	add	r4,r4,r19
   13a94:	20a3c83a 	sub	r17,r4,r2
   13a98:	003f4806 	br	137bc <__alt_data_end+0xf00137bc>
   13a9c:	2c8fc83a 	sub	r7,r5,r18
   13aa0:	1545c83a 	sub	r2,r2,r21
   13aa4:	29cb803a 	cmpltu	r5,r5,r7
   13aa8:	1145c83a 	sub	r2,r2,r5
   13aac:	4089c83a 	sub	r4,r8,r2
   13ab0:	003fc706 	br	139d0 <__alt_data_end+0xf00139d0>
   13ab4:	01000604 	movi	r4,24
   13ab8:	003f1806 	br	1371c <__alt_data_end+0xf001371c>
   13abc:	00800604 	movi	r2,24
   13ac0:	003f3206 	br	1378c <__alt_data_end+0xf001378c>
   13ac4:	01000604 	movi	r4,24
   13ac8:	003ed906 	br	13630 <__alt_data_end+0xf0013630>
   13acc:	413fa52e 	bgeu	r8,r4,13964 <__alt_data_end+0xf0013964>
   13ad0:	297fff84 	addi	r5,r5,-2
   13ad4:	4551883a 	add	r8,r8,r21
   13ad8:	003fa306 	br	13968 <__alt_data_end+0xf0013968>
   13adc:	15ff8b2e 	bgeu	r2,r23,1390c <__alt_data_end+0xf001390c>
   13ae0:	31bfff84 	addi	r6,r6,-2
   13ae4:	1545883a 	add	r2,r2,r21
   13ae8:	003f8906 	br	13910 <__alt_data_end+0xf0013910>
   13aec:	24c9883a 	add	r4,r4,r19
   13af0:	003eee06 	br	136ac <__alt_data_end+0xf00136ac>
   13af4:	8005883a 	mov	r2,r16
   13af8:	003f1706 	br	13758 <__alt_data_end+0xf0013758>
   13afc:	817fe736 	bltu	r16,r5,13a9c <__alt_data_end+0xf0013a9c>
   13b00:	280f883a 	mov	r7,r5
   13b04:	0009883a 	mov	r4,zero
   13b08:	003fb106 	br	139d0 <__alt_data_end+0xf00139d0>

00013b0c <__eqdf2>:
   13b0c:	2804d53a 	srli	r2,r5,20
   13b10:	3806d53a 	srli	r3,r7,20
   13b14:	02000434 	movhi	r8,16
   13b18:	423fffc4 	addi	r8,r8,-1
   13b1c:	1081ffcc 	andi	r2,r2,2047
   13b20:	0281ffc4 	movi	r10,2047
   13b24:	2a12703a 	and	r9,r5,r8
   13b28:	18c1ffcc 	andi	r3,r3,2047
   13b2c:	3a10703a 	and	r8,r7,r8
   13b30:	280ad7fa 	srli	r5,r5,31
   13b34:	380ed7fa 	srli	r7,r7,31
   13b38:	12801026 	beq	r2,r10,13b7c <__eqdf2+0x70>
   13b3c:	0281ffc4 	movi	r10,2047
   13b40:	1a800a26 	beq	r3,r10,13b6c <__eqdf2+0x60>
   13b44:	10c00226 	beq	r2,r3,13b50 <__eqdf2+0x44>
   13b48:	00800044 	movi	r2,1
   13b4c:	f800283a 	ret
   13b50:	4a3ffd1e 	bne	r9,r8,13b48 <__alt_data_end+0xf0013b48>
   13b54:	21bffc1e 	bne	r4,r6,13b48 <__alt_data_end+0xf0013b48>
   13b58:	29c00c26 	beq	r5,r7,13b8c <__eqdf2+0x80>
   13b5c:	103ffa1e 	bne	r2,zero,13b48 <__alt_data_end+0xf0013b48>
   13b60:	2244b03a 	or	r2,r4,r9
   13b64:	1004c03a 	cmpne	r2,r2,zero
   13b68:	f800283a 	ret
   13b6c:	3214b03a 	or	r10,r6,r8
   13b70:	503ff426 	beq	r10,zero,13b44 <__alt_data_end+0xf0013b44>
   13b74:	00800044 	movi	r2,1
   13b78:	f800283a 	ret
   13b7c:	2254b03a 	or	r10,r4,r9
   13b80:	503fee26 	beq	r10,zero,13b3c <__alt_data_end+0xf0013b3c>
   13b84:	00800044 	movi	r2,1
   13b88:	f800283a 	ret
   13b8c:	0005883a 	mov	r2,zero
   13b90:	f800283a 	ret

00013b94 <__floatunsidf>:
   13b94:	defffe04 	addi	sp,sp,-8
   13b98:	dc000015 	stw	r16,0(sp)
   13b9c:	dfc00115 	stw	ra,4(sp)
   13ba0:	2021883a 	mov	r16,r4
   13ba4:	20002226 	beq	r4,zero,13c30 <__floatunsidf+0x9c>
   13ba8:	0008da00 	call	8da0 <__clzsi2>
   13bac:	01010784 	movi	r4,1054
   13bb0:	2089c83a 	sub	r4,r4,r2
   13bb4:	01810cc4 	movi	r6,1075
   13bb8:	310dc83a 	sub	r6,r6,r4
   13bbc:	00c007c4 	movi	r3,31
   13bc0:	1980120e 	bge	r3,r6,13c0c <__floatunsidf+0x78>
   13bc4:	00c104c4 	movi	r3,1043
   13bc8:	1907c83a 	sub	r3,r3,r4
   13bcc:	80ca983a 	sll	r5,r16,r3
   13bd0:	00800434 	movhi	r2,16
   13bd4:	10bfffc4 	addi	r2,r2,-1
   13bd8:	2101ffcc 	andi	r4,r4,2047
   13bdc:	0021883a 	mov	r16,zero
   13be0:	288a703a 	and	r5,r5,r2
   13be4:	2008953a 	slli	r4,r4,20
   13be8:	00c00434 	movhi	r3,16
   13bec:	18ffffc4 	addi	r3,r3,-1
   13bf0:	28c6703a 	and	r3,r5,r3
   13bf4:	8005883a 	mov	r2,r16
   13bf8:	1906b03a 	or	r3,r3,r4
   13bfc:	dfc00117 	ldw	ra,4(sp)
   13c00:	dc000017 	ldw	r16,0(sp)
   13c04:	dec00204 	addi	sp,sp,8
   13c08:	f800283a 	ret
   13c0c:	00c002c4 	movi	r3,11
   13c10:	188bc83a 	sub	r5,r3,r2
   13c14:	814ad83a 	srl	r5,r16,r5
   13c18:	00c00434 	movhi	r3,16
   13c1c:	18ffffc4 	addi	r3,r3,-1
   13c20:	81a0983a 	sll	r16,r16,r6
   13c24:	2101ffcc 	andi	r4,r4,2047
   13c28:	28ca703a 	and	r5,r5,r3
   13c2c:	003fed06 	br	13be4 <__alt_data_end+0xf0013be4>
   13c30:	0009883a 	mov	r4,zero
   13c34:	000b883a 	mov	r5,zero
   13c38:	003fea06 	br	13be4 <__alt_data_end+0xf0013be4>

00013c3c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13c3c:	defffe04 	addi	sp,sp,-8
   13c40:	dfc00115 	stw	ra,4(sp)
   13c44:	df000015 	stw	fp,0(sp)
   13c48:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13c4c:	d0a01317 	ldw	r2,-32692(gp)
   13c50:	10000326 	beq	r2,zero,13c60 <alt_get_errno+0x24>
   13c54:	d0a01317 	ldw	r2,-32692(gp)
   13c58:	103ee83a 	callr	r2
   13c5c:	00000106 	br	13c64 <alt_get_errno+0x28>
   13c60:	d0a04e04 	addi	r2,gp,-32456
}
   13c64:	e037883a 	mov	sp,fp
   13c68:	dfc00117 	ldw	ra,4(sp)
   13c6c:	df000017 	ldw	fp,0(sp)
   13c70:	dec00204 	addi	sp,sp,8
   13c74:	f800283a 	ret

00013c78 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   13c78:	defffb04 	addi	sp,sp,-20
   13c7c:	dfc00415 	stw	ra,16(sp)
   13c80:	df000315 	stw	fp,12(sp)
   13c84:	df000304 	addi	fp,sp,12
   13c88:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   13c8c:	e0bfff17 	ldw	r2,-4(fp)
   13c90:	10000616 	blt	r2,zero,13cac <close+0x34>
   13c94:	e0bfff17 	ldw	r2,-4(fp)
   13c98:	10c00324 	muli	r3,r2,12
   13c9c:	00820034 	movhi	r2,2048
   13ca0:	10846204 	addi	r2,r2,4488
   13ca4:	1885883a 	add	r2,r3,r2
   13ca8:	00000106 	br	13cb0 <close+0x38>
   13cac:	0005883a 	mov	r2,zero
   13cb0:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   13cb4:	e0bffd17 	ldw	r2,-12(fp)
   13cb8:	10001926 	beq	r2,zero,13d20 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   13cbc:	e0bffd17 	ldw	r2,-12(fp)
   13cc0:	10800017 	ldw	r2,0(r2)
   13cc4:	10800417 	ldw	r2,16(r2)
   13cc8:	10000626 	beq	r2,zero,13ce4 <close+0x6c>
   13ccc:	e0bffd17 	ldw	r2,-12(fp)
   13cd0:	10800017 	ldw	r2,0(r2)
   13cd4:	10800417 	ldw	r2,16(r2)
   13cd8:	e13ffd17 	ldw	r4,-12(fp)
   13cdc:	103ee83a 	callr	r2
   13ce0:	00000106 	br	13ce8 <close+0x70>
   13ce4:	0005883a 	mov	r2,zero
   13ce8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   13cec:	e13fff17 	ldw	r4,-4(fp)
   13cf0:	00144a00 	call	144a0 <alt_release_fd>
    if (rval < 0)
   13cf4:	e0bffe17 	ldw	r2,-8(fp)
   13cf8:	1000070e 	bge	r2,zero,13d18 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   13cfc:	0013c3c0 	call	13c3c <alt_get_errno>
   13d00:	1007883a 	mov	r3,r2
   13d04:	e0bffe17 	ldw	r2,-8(fp)
   13d08:	0085c83a 	sub	r2,zero,r2
   13d0c:	18800015 	stw	r2,0(r3)
      return -1;
   13d10:	00bfffc4 	movi	r2,-1
   13d14:	00000706 	br	13d34 <close+0xbc>
    }
    return 0;
   13d18:	0005883a 	mov	r2,zero
   13d1c:	00000506 	br	13d34 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13d20:	0013c3c0 	call	13c3c <alt_get_errno>
   13d24:	1007883a 	mov	r3,r2
   13d28:	00801444 	movi	r2,81
   13d2c:	18800015 	stw	r2,0(r3)
    return -1;
   13d30:	00bfffc4 	movi	r2,-1
  }
}
   13d34:	e037883a 	mov	sp,fp
   13d38:	dfc00117 	ldw	ra,4(sp)
   13d3c:	df000017 	ldw	fp,0(sp)
   13d40:	dec00204 	addi	sp,sp,8
   13d44:	f800283a 	ret

00013d48 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   13d48:	defffc04 	addi	sp,sp,-16
   13d4c:	df000315 	stw	fp,12(sp)
   13d50:	df000304 	addi	fp,sp,12
   13d54:	e13ffd15 	stw	r4,-12(fp)
   13d58:	e17ffe15 	stw	r5,-8(fp)
   13d5c:	e1bfff15 	stw	r6,-4(fp)
  return len;
   13d60:	e0bfff17 	ldw	r2,-4(fp)
}
   13d64:	e037883a 	mov	sp,fp
   13d68:	df000017 	ldw	fp,0(sp)
   13d6c:	dec00104 	addi	sp,sp,4
   13d70:	f800283a 	ret

00013d74 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13d74:	defffe04 	addi	sp,sp,-8
   13d78:	dfc00115 	stw	ra,4(sp)
   13d7c:	df000015 	stw	fp,0(sp)
   13d80:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13d84:	d0a01317 	ldw	r2,-32692(gp)
   13d88:	10000326 	beq	r2,zero,13d98 <alt_get_errno+0x24>
   13d8c:	d0a01317 	ldw	r2,-32692(gp)
   13d90:	103ee83a 	callr	r2
   13d94:	00000106 	br	13d9c <alt_get_errno+0x28>
   13d98:	d0a04e04 	addi	r2,gp,-32456
}
   13d9c:	e037883a 	mov	sp,fp
   13da0:	dfc00117 	ldw	ra,4(sp)
   13da4:	df000017 	ldw	fp,0(sp)
   13da8:	dec00204 	addi	sp,sp,8
   13dac:	f800283a 	ret

00013db0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   13db0:	defffb04 	addi	sp,sp,-20
   13db4:	dfc00415 	stw	ra,16(sp)
   13db8:	df000315 	stw	fp,12(sp)
   13dbc:	df000304 	addi	fp,sp,12
   13dc0:	e13ffe15 	stw	r4,-8(fp)
   13dc4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13dc8:	e0bffe17 	ldw	r2,-8(fp)
   13dcc:	10000616 	blt	r2,zero,13de8 <fstat+0x38>
   13dd0:	e0bffe17 	ldw	r2,-8(fp)
   13dd4:	10c00324 	muli	r3,r2,12
   13dd8:	00820034 	movhi	r2,2048
   13ddc:	10846204 	addi	r2,r2,4488
   13de0:	1885883a 	add	r2,r3,r2
   13de4:	00000106 	br	13dec <fstat+0x3c>
   13de8:	0005883a 	mov	r2,zero
   13dec:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   13df0:	e0bffd17 	ldw	r2,-12(fp)
   13df4:	10001026 	beq	r2,zero,13e38 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   13df8:	e0bffd17 	ldw	r2,-12(fp)
   13dfc:	10800017 	ldw	r2,0(r2)
   13e00:	10800817 	ldw	r2,32(r2)
   13e04:	10000726 	beq	r2,zero,13e24 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   13e08:	e0bffd17 	ldw	r2,-12(fp)
   13e0c:	10800017 	ldw	r2,0(r2)
   13e10:	10800817 	ldw	r2,32(r2)
   13e14:	e17fff17 	ldw	r5,-4(fp)
   13e18:	e13ffd17 	ldw	r4,-12(fp)
   13e1c:	103ee83a 	callr	r2
   13e20:	00000a06 	br	13e4c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   13e24:	e0bfff17 	ldw	r2,-4(fp)
   13e28:	00c80004 	movi	r3,8192
   13e2c:	10c00115 	stw	r3,4(r2)
      return 0;
   13e30:	0005883a 	mov	r2,zero
   13e34:	00000506 	br	13e4c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13e38:	0013d740 	call	13d74 <alt_get_errno>
   13e3c:	1007883a 	mov	r3,r2
   13e40:	00801444 	movi	r2,81
   13e44:	18800015 	stw	r2,0(r3)
    return -1;
   13e48:	00bfffc4 	movi	r2,-1
  }
}
   13e4c:	e037883a 	mov	sp,fp
   13e50:	dfc00117 	ldw	ra,4(sp)
   13e54:	df000017 	ldw	fp,0(sp)
   13e58:	dec00204 	addi	sp,sp,8
   13e5c:	f800283a 	ret

00013e60 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13e60:	defffe04 	addi	sp,sp,-8
   13e64:	dfc00115 	stw	ra,4(sp)
   13e68:	df000015 	stw	fp,0(sp)
   13e6c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13e70:	d0a01317 	ldw	r2,-32692(gp)
   13e74:	10000326 	beq	r2,zero,13e84 <alt_get_errno+0x24>
   13e78:	d0a01317 	ldw	r2,-32692(gp)
   13e7c:	103ee83a 	callr	r2
   13e80:	00000106 	br	13e88 <alt_get_errno+0x28>
   13e84:	d0a04e04 	addi	r2,gp,-32456
}
   13e88:	e037883a 	mov	sp,fp
   13e8c:	dfc00117 	ldw	ra,4(sp)
   13e90:	df000017 	ldw	fp,0(sp)
   13e94:	dec00204 	addi	sp,sp,8
   13e98:	f800283a 	ret

00013e9c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   13e9c:	deffed04 	addi	sp,sp,-76
   13ea0:	dfc01215 	stw	ra,72(sp)
   13ea4:	df001115 	stw	fp,68(sp)
   13ea8:	df001104 	addi	fp,sp,68
   13eac:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13eb0:	e0bfff17 	ldw	r2,-4(fp)
   13eb4:	10000616 	blt	r2,zero,13ed0 <isatty+0x34>
   13eb8:	e0bfff17 	ldw	r2,-4(fp)
   13ebc:	10c00324 	muli	r3,r2,12
   13ec0:	00820034 	movhi	r2,2048
   13ec4:	10846204 	addi	r2,r2,4488
   13ec8:	1885883a 	add	r2,r3,r2
   13ecc:	00000106 	br	13ed4 <isatty+0x38>
   13ed0:	0005883a 	mov	r2,zero
   13ed4:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   13ed8:	e0bfef17 	ldw	r2,-68(fp)
   13edc:	10000e26 	beq	r2,zero,13f18 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   13ee0:	e0bfef17 	ldw	r2,-68(fp)
   13ee4:	10800017 	ldw	r2,0(r2)
   13ee8:	10800817 	ldw	r2,32(r2)
   13eec:	1000021e 	bne	r2,zero,13ef8 <isatty+0x5c>
    {
      return 1;
   13ef0:	00800044 	movi	r2,1
   13ef4:	00000d06 	br	13f2c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   13ef8:	e0bff004 	addi	r2,fp,-64
   13efc:	100b883a 	mov	r5,r2
   13f00:	e13fff17 	ldw	r4,-4(fp)
   13f04:	0013db00 	call	13db0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   13f08:	e0bff117 	ldw	r2,-60(fp)
   13f0c:	10880020 	cmpeqi	r2,r2,8192
   13f10:	10803fcc 	andi	r2,r2,255
   13f14:	00000506 	br	13f2c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   13f18:	0013e600 	call	13e60 <alt_get_errno>
   13f1c:	1007883a 	mov	r3,r2
   13f20:	00801444 	movi	r2,81
   13f24:	18800015 	stw	r2,0(r3)
    return 0;
   13f28:	0005883a 	mov	r2,zero
  }
}
   13f2c:	e037883a 	mov	sp,fp
   13f30:	dfc00117 	ldw	ra,4(sp)
   13f34:	df000017 	ldw	fp,0(sp)
   13f38:	dec00204 	addi	sp,sp,8
   13f3c:	f800283a 	ret

00013f40 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13f40:	defffe04 	addi	sp,sp,-8
   13f44:	dfc00115 	stw	ra,4(sp)
   13f48:	df000015 	stw	fp,0(sp)
   13f4c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13f50:	d0a01317 	ldw	r2,-32692(gp)
   13f54:	10000326 	beq	r2,zero,13f64 <alt_get_errno+0x24>
   13f58:	d0a01317 	ldw	r2,-32692(gp)
   13f5c:	103ee83a 	callr	r2
   13f60:	00000106 	br	13f68 <alt_get_errno+0x28>
   13f64:	d0a04e04 	addi	r2,gp,-32456
}
   13f68:	e037883a 	mov	sp,fp
   13f6c:	dfc00117 	ldw	ra,4(sp)
   13f70:	df000017 	ldw	fp,0(sp)
   13f74:	dec00204 	addi	sp,sp,8
   13f78:	f800283a 	ret

00013f7c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   13f7c:	defff904 	addi	sp,sp,-28
   13f80:	dfc00615 	stw	ra,24(sp)
   13f84:	df000515 	stw	fp,20(sp)
   13f88:	df000504 	addi	fp,sp,20
   13f8c:	e13ffd15 	stw	r4,-12(fp)
   13f90:	e17ffe15 	stw	r5,-8(fp)
   13f94:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   13f98:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13f9c:	e0bffd17 	ldw	r2,-12(fp)
   13fa0:	10000616 	blt	r2,zero,13fbc <lseek+0x40>
   13fa4:	e0bffd17 	ldw	r2,-12(fp)
   13fa8:	10c00324 	muli	r3,r2,12
   13fac:	00820034 	movhi	r2,2048
   13fb0:	10846204 	addi	r2,r2,4488
   13fb4:	1885883a 	add	r2,r3,r2
   13fb8:	00000106 	br	13fc0 <lseek+0x44>
   13fbc:	0005883a 	mov	r2,zero
   13fc0:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   13fc4:	e0bffc17 	ldw	r2,-16(fp)
   13fc8:	10001026 	beq	r2,zero,1400c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   13fcc:	e0bffc17 	ldw	r2,-16(fp)
   13fd0:	10800017 	ldw	r2,0(r2)
   13fd4:	10800717 	ldw	r2,28(r2)
   13fd8:	10000926 	beq	r2,zero,14000 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13fdc:	e0bffc17 	ldw	r2,-16(fp)
   13fe0:	10800017 	ldw	r2,0(r2)
   13fe4:	10800717 	ldw	r2,28(r2)
   13fe8:	e1bfff17 	ldw	r6,-4(fp)
   13fec:	e17ffe17 	ldw	r5,-8(fp)
   13ff0:	e13ffc17 	ldw	r4,-16(fp)
   13ff4:	103ee83a 	callr	r2
   13ff8:	e0bffb15 	stw	r2,-20(fp)
   13ffc:	00000506 	br	14014 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   14000:	00bfde84 	movi	r2,-134
   14004:	e0bffb15 	stw	r2,-20(fp)
   14008:	00000206 	br	14014 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   1400c:	00bfebc4 	movi	r2,-81
   14010:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   14014:	e0bffb17 	ldw	r2,-20(fp)
   14018:	1000070e 	bge	r2,zero,14038 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   1401c:	0013f400 	call	13f40 <alt_get_errno>
   14020:	1007883a 	mov	r3,r2
   14024:	e0bffb17 	ldw	r2,-20(fp)
   14028:	0085c83a 	sub	r2,zero,r2
   1402c:	18800015 	stw	r2,0(r3)
    rc = -1;
   14030:	00bfffc4 	movi	r2,-1
   14034:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   14038:	e0bffb17 	ldw	r2,-20(fp)
}
   1403c:	e037883a 	mov	sp,fp
   14040:	dfc00117 	ldw	ra,4(sp)
   14044:	df000017 	ldw	fp,0(sp)
   14048:	dec00204 	addi	sp,sp,8
   1404c:	f800283a 	ret

00014050 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   14050:	defffd04 	addi	sp,sp,-12
   14054:	dfc00215 	stw	ra,8(sp)
   14058:	df000115 	stw	fp,4(sp)
   1405c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   14060:	0009883a 	mov	r4,zero
   14064:	001471c0 	call	1471c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   14068:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   1406c:	00147540 	call	14754 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   14070:	01820034 	movhi	r6,2048
   14074:	31815804 	addi	r6,r6,1376
   14078:	01420034 	movhi	r5,2048
   1407c:	29415804 	addi	r5,r5,1376
   14080:	01020034 	movhi	r4,2048
   14084:	21015804 	addi	r4,r4,1376
   14088:	001a9c80 	call	1a9c8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   1408c:	001a54c0 	call	1a54c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   14090:	010000b4 	movhi	r4,2
   14094:	21296b04 	addi	r4,r4,-23124
   14098:	001b6200 	call	1b620 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   1409c:	d0a05617 	ldw	r2,-32424(gp)
   140a0:	d0e05717 	ldw	r3,-32420(gp)
   140a4:	d1205817 	ldw	r4,-32416(gp)
   140a8:	200d883a 	mov	r6,r4
   140ac:	180b883a 	mov	r5,r3
   140b0:	1009883a 	mov	r4,r2
   140b4:	000655c0 	call	655c <main>
   140b8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   140bc:	01000044 	movi	r4,1
   140c0:	0013c780 	call	13c78 <close>
  exit (result);
   140c4:	e13fff17 	ldw	r4,-4(fp)
   140c8:	001b6340 	call	1b634 <exit>

000140cc <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   140cc:	defffe04 	addi	sp,sp,-8
   140d0:	df000115 	stw	fp,4(sp)
   140d4:	df000104 	addi	fp,sp,4
   140d8:	e13fff15 	stw	r4,-4(fp)
}
   140dc:	0001883a 	nop
   140e0:	e037883a 	mov	sp,fp
   140e4:	df000017 	ldw	fp,0(sp)
   140e8:	dec00104 	addi	sp,sp,4
   140ec:	f800283a 	ret

000140f0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   140f0:	defffe04 	addi	sp,sp,-8
   140f4:	df000115 	stw	fp,4(sp)
   140f8:	df000104 	addi	fp,sp,4
   140fc:	e13fff15 	stw	r4,-4(fp)
}
   14100:	0001883a 	nop
   14104:	e037883a 	mov	sp,fp
   14108:	df000017 	ldw	fp,0(sp)
   1410c:	dec00104 	addi	sp,sp,4
   14110:	f800283a 	ret

00014114 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14114:	defffe04 	addi	sp,sp,-8
   14118:	dfc00115 	stw	ra,4(sp)
   1411c:	df000015 	stw	fp,0(sp)
   14120:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14124:	d0a01317 	ldw	r2,-32692(gp)
   14128:	10000326 	beq	r2,zero,14138 <alt_get_errno+0x24>
   1412c:	d0a01317 	ldw	r2,-32692(gp)
   14130:	103ee83a 	callr	r2
   14134:	00000106 	br	1413c <alt_get_errno+0x28>
   14138:	d0a04e04 	addi	r2,gp,-32456
}
   1413c:	e037883a 	mov	sp,fp
   14140:	dfc00117 	ldw	ra,4(sp)
   14144:	df000017 	ldw	fp,0(sp)
   14148:	dec00204 	addi	sp,sp,8
   1414c:	f800283a 	ret

00014150 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   14150:	defffd04 	addi	sp,sp,-12
   14154:	df000215 	stw	fp,8(sp)
   14158:	df000204 	addi	fp,sp,8
   1415c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   14160:	e0bfff17 	ldw	r2,-4(fp)
   14164:	10800217 	ldw	r2,8(r2)
   14168:	10d00034 	orhi	r3,r2,16384
   1416c:	e0bfff17 	ldw	r2,-4(fp)
   14170:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14174:	e03ffe15 	stw	zero,-8(fp)
   14178:	00001d06 	br	141f0 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1417c:	00820034 	movhi	r2,2048
   14180:	10846204 	addi	r2,r2,4488
   14184:	e0fffe17 	ldw	r3,-8(fp)
   14188:	18c00324 	muli	r3,r3,12
   1418c:	10c5883a 	add	r2,r2,r3
   14190:	10c00017 	ldw	r3,0(r2)
   14194:	e0bfff17 	ldw	r2,-4(fp)
   14198:	10800017 	ldw	r2,0(r2)
   1419c:	1880111e 	bne	r3,r2,141e4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   141a0:	00820034 	movhi	r2,2048
   141a4:	10846204 	addi	r2,r2,4488
   141a8:	e0fffe17 	ldw	r3,-8(fp)
   141ac:	18c00324 	muli	r3,r3,12
   141b0:	10c5883a 	add	r2,r2,r3
   141b4:	10800204 	addi	r2,r2,8
   141b8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   141bc:	1000090e 	bge	r2,zero,141e4 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   141c0:	e0bffe17 	ldw	r2,-8(fp)
   141c4:	10c00324 	muli	r3,r2,12
   141c8:	00820034 	movhi	r2,2048
   141cc:	10846204 	addi	r2,r2,4488
   141d0:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   141d4:	e0bfff17 	ldw	r2,-4(fp)
   141d8:	18800226 	beq	r3,r2,141e4 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   141dc:	00bffcc4 	movi	r2,-13
   141e0:	00000806 	br	14204 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   141e4:	e0bffe17 	ldw	r2,-8(fp)
   141e8:	10800044 	addi	r2,r2,1
   141ec:	e0bffe15 	stw	r2,-8(fp)
   141f0:	d0a01217 	ldw	r2,-32696(gp)
   141f4:	1007883a 	mov	r3,r2
   141f8:	e0bffe17 	ldw	r2,-8(fp)
   141fc:	18bfdf2e 	bgeu	r3,r2,1417c <__alt_data_end+0xf001417c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14200:	0005883a 	mov	r2,zero
}
   14204:	e037883a 	mov	sp,fp
   14208:	df000017 	ldw	fp,0(sp)
   1420c:	dec00104 	addi	sp,sp,4
   14210:	f800283a 	ret

00014214 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14214:	defff604 	addi	sp,sp,-40
   14218:	dfc00915 	stw	ra,36(sp)
   1421c:	df000815 	stw	fp,32(sp)
   14220:	df000804 	addi	fp,sp,32
   14224:	e13ffd15 	stw	r4,-12(fp)
   14228:	e17ffe15 	stw	r5,-8(fp)
   1422c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14230:	00bfffc4 	movi	r2,-1
   14234:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   14238:	00bffb44 	movi	r2,-19
   1423c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   14240:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14244:	d1601004 	addi	r5,gp,-32704
   14248:	e13ffd17 	ldw	r4,-12(fp)
   1424c:	001a60c0 	call	1a60c <alt_find_dev>
   14250:	e0bff815 	stw	r2,-32(fp)
   14254:	e0bff817 	ldw	r2,-32(fp)
   14258:	1000051e 	bne	r2,zero,14270 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1425c:	e13ffd17 	ldw	r4,-12(fp)
   14260:	001a69c0 	call	1a69c <alt_find_file>
   14264:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   14268:	00800044 	movi	r2,1
   1426c:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14270:	e0bff817 	ldw	r2,-32(fp)
   14274:	10002926 	beq	r2,zero,1431c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14278:	e13ff817 	ldw	r4,-32(fp)
   1427c:	001a8600 	call	1a860 <alt_get_fd>
   14280:	e0bff915 	stw	r2,-28(fp)
   14284:	e0bff917 	ldw	r2,-28(fp)
   14288:	1000030e 	bge	r2,zero,14298 <open+0x84>
    {
      status = index;
   1428c:	e0bff917 	ldw	r2,-28(fp)
   14290:	e0bffa15 	stw	r2,-24(fp)
   14294:	00002306 	br	14324 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   14298:	e0bff917 	ldw	r2,-28(fp)
   1429c:	10c00324 	muli	r3,r2,12
   142a0:	00820034 	movhi	r2,2048
   142a4:	10846204 	addi	r2,r2,4488
   142a8:	1885883a 	add	r2,r3,r2
   142ac:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   142b0:	e0fffe17 	ldw	r3,-8(fp)
   142b4:	00900034 	movhi	r2,16384
   142b8:	10bfffc4 	addi	r2,r2,-1
   142bc:	1886703a 	and	r3,r3,r2
   142c0:	e0bffc17 	ldw	r2,-16(fp)
   142c4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   142c8:	e0bffb17 	ldw	r2,-20(fp)
   142cc:	1000051e 	bne	r2,zero,142e4 <open+0xd0>
   142d0:	e13ffc17 	ldw	r4,-16(fp)
   142d4:	00141500 	call	14150 <alt_file_locked>
   142d8:	e0bffa15 	stw	r2,-24(fp)
   142dc:	e0bffa17 	ldw	r2,-24(fp)
   142e0:	10001016 	blt	r2,zero,14324 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   142e4:	e0bff817 	ldw	r2,-32(fp)
   142e8:	10800317 	ldw	r2,12(r2)
   142ec:	10000826 	beq	r2,zero,14310 <open+0xfc>
   142f0:	e0bff817 	ldw	r2,-32(fp)
   142f4:	10800317 	ldw	r2,12(r2)
   142f8:	e1ffff17 	ldw	r7,-4(fp)
   142fc:	e1bffe17 	ldw	r6,-8(fp)
   14300:	e17ffd17 	ldw	r5,-12(fp)
   14304:	e13ffc17 	ldw	r4,-16(fp)
   14308:	103ee83a 	callr	r2
   1430c:	00000106 	br	14314 <open+0x100>
   14310:	0005883a 	mov	r2,zero
   14314:	e0bffa15 	stw	r2,-24(fp)
   14318:	00000206 	br	14324 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1431c:	00bffb44 	movi	r2,-19
   14320:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   14324:	e0bffa17 	ldw	r2,-24(fp)
   14328:	1000090e 	bge	r2,zero,14350 <open+0x13c>
  {
    alt_release_fd (index);  
   1432c:	e13ff917 	ldw	r4,-28(fp)
   14330:	00144a00 	call	144a0 <alt_release_fd>
    ALT_ERRNO = -status;
   14334:	00141140 	call	14114 <alt_get_errno>
   14338:	1007883a 	mov	r3,r2
   1433c:	e0bffa17 	ldw	r2,-24(fp)
   14340:	0085c83a 	sub	r2,zero,r2
   14344:	18800015 	stw	r2,0(r3)
    return -1;
   14348:	00bfffc4 	movi	r2,-1
   1434c:	00000106 	br	14354 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   14350:	e0bff917 	ldw	r2,-28(fp)
}
   14354:	e037883a 	mov	sp,fp
   14358:	dfc00117 	ldw	ra,4(sp)
   1435c:	df000017 	ldw	fp,0(sp)
   14360:	dec00204 	addi	sp,sp,8
   14364:	f800283a 	ret

00014368 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14368:	defffe04 	addi	sp,sp,-8
   1436c:	dfc00115 	stw	ra,4(sp)
   14370:	df000015 	stw	fp,0(sp)
   14374:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14378:	d0a01317 	ldw	r2,-32692(gp)
   1437c:	10000326 	beq	r2,zero,1438c <alt_get_errno+0x24>
   14380:	d0a01317 	ldw	r2,-32692(gp)
   14384:	103ee83a 	callr	r2
   14388:	00000106 	br	14390 <alt_get_errno+0x28>
   1438c:	d0a04e04 	addi	r2,gp,-32456
}
   14390:	e037883a 	mov	sp,fp
   14394:	dfc00117 	ldw	ra,4(sp)
   14398:	df000017 	ldw	fp,0(sp)
   1439c:	dec00204 	addi	sp,sp,8
   143a0:	f800283a 	ret

000143a4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   143a4:	defff904 	addi	sp,sp,-28
   143a8:	dfc00615 	stw	ra,24(sp)
   143ac:	df000515 	stw	fp,20(sp)
   143b0:	df000504 	addi	fp,sp,20
   143b4:	e13ffd15 	stw	r4,-12(fp)
   143b8:	e17ffe15 	stw	r5,-8(fp)
   143bc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   143c0:	e0bffd17 	ldw	r2,-12(fp)
   143c4:	10000616 	blt	r2,zero,143e0 <read+0x3c>
   143c8:	e0bffd17 	ldw	r2,-12(fp)
   143cc:	10c00324 	muli	r3,r2,12
   143d0:	00820034 	movhi	r2,2048
   143d4:	10846204 	addi	r2,r2,4488
   143d8:	1885883a 	add	r2,r3,r2
   143dc:	00000106 	br	143e4 <read+0x40>
   143e0:	0005883a 	mov	r2,zero
   143e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   143e8:	e0bffb17 	ldw	r2,-20(fp)
   143ec:	10002226 	beq	r2,zero,14478 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   143f0:	e0bffb17 	ldw	r2,-20(fp)
   143f4:	10800217 	ldw	r2,8(r2)
   143f8:	108000cc 	andi	r2,r2,3
   143fc:	10800060 	cmpeqi	r2,r2,1
   14400:	1000181e 	bne	r2,zero,14464 <read+0xc0>
        (fd->dev->read))
   14404:	e0bffb17 	ldw	r2,-20(fp)
   14408:	10800017 	ldw	r2,0(r2)
   1440c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   14410:	10001426 	beq	r2,zero,14464 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   14414:	e0bffb17 	ldw	r2,-20(fp)
   14418:	10800017 	ldw	r2,0(r2)
   1441c:	10800517 	ldw	r2,20(r2)
   14420:	e0ffff17 	ldw	r3,-4(fp)
   14424:	180d883a 	mov	r6,r3
   14428:	e17ffe17 	ldw	r5,-8(fp)
   1442c:	e13ffb17 	ldw	r4,-20(fp)
   14430:	103ee83a 	callr	r2
   14434:	e0bffc15 	stw	r2,-16(fp)
   14438:	e0bffc17 	ldw	r2,-16(fp)
   1443c:	1000070e 	bge	r2,zero,1445c <read+0xb8>
        {
          ALT_ERRNO = -rval;
   14440:	00143680 	call	14368 <alt_get_errno>
   14444:	1007883a 	mov	r3,r2
   14448:	e0bffc17 	ldw	r2,-16(fp)
   1444c:	0085c83a 	sub	r2,zero,r2
   14450:	18800015 	stw	r2,0(r3)
          return -1;
   14454:	00bfffc4 	movi	r2,-1
   14458:	00000c06 	br	1448c <read+0xe8>
        }
        return rval;
   1445c:	e0bffc17 	ldw	r2,-16(fp)
   14460:	00000a06 	br	1448c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   14464:	00143680 	call	14368 <alt_get_errno>
   14468:	1007883a 	mov	r3,r2
   1446c:	00800344 	movi	r2,13
   14470:	18800015 	stw	r2,0(r3)
   14474:	00000406 	br	14488 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   14478:	00143680 	call	14368 <alt_get_errno>
   1447c:	1007883a 	mov	r3,r2
   14480:	00801444 	movi	r2,81
   14484:	18800015 	stw	r2,0(r3)
  }
  return -1;
   14488:	00bfffc4 	movi	r2,-1
}
   1448c:	e037883a 	mov	sp,fp
   14490:	dfc00117 	ldw	ra,4(sp)
   14494:	df000017 	ldw	fp,0(sp)
   14498:	dec00204 	addi	sp,sp,8
   1449c:	f800283a 	ret

000144a0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   144a0:	defffe04 	addi	sp,sp,-8
   144a4:	df000115 	stw	fp,4(sp)
   144a8:	df000104 	addi	fp,sp,4
   144ac:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   144b0:	e0bfff17 	ldw	r2,-4(fp)
   144b4:	108000d0 	cmplti	r2,r2,3
   144b8:	10000d1e 	bne	r2,zero,144f0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   144bc:	00820034 	movhi	r2,2048
   144c0:	10846204 	addi	r2,r2,4488
   144c4:	e0ffff17 	ldw	r3,-4(fp)
   144c8:	18c00324 	muli	r3,r3,12
   144cc:	10c5883a 	add	r2,r2,r3
   144d0:	10800204 	addi	r2,r2,8
   144d4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   144d8:	00820034 	movhi	r2,2048
   144dc:	10846204 	addi	r2,r2,4488
   144e0:	e0ffff17 	ldw	r3,-4(fp)
   144e4:	18c00324 	muli	r3,r3,12
   144e8:	10c5883a 	add	r2,r2,r3
   144ec:	10000015 	stw	zero,0(r2)
  }
}
   144f0:	0001883a 	nop
   144f4:	e037883a 	mov	sp,fp
   144f8:	df000017 	ldw	fp,0(sp)
   144fc:	dec00104 	addi	sp,sp,4
   14500:	f800283a 	ret

00014504 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   14504:	defff904 	addi	sp,sp,-28
   14508:	df000615 	stw	fp,24(sp)
   1450c:	df000604 	addi	fp,sp,24
   14510:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14514:	0005303a 	rdctl	r2,status
   14518:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1451c:	e0fffe17 	ldw	r3,-8(fp)
   14520:	00bfff84 	movi	r2,-2
   14524:	1884703a 	and	r2,r3,r2
   14528:	1001703a 	wrctl	status,r2
  
  return context;
   1452c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   14530:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   14534:	d0a01517 	ldw	r2,-32684(gp)
   14538:	10c000c4 	addi	r3,r2,3
   1453c:	00bfff04 	movi	r2,-4
   14540:	1884703a 	and	r2,r3,r2
   14544:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   14548:	d0e01517 	ldw	r3,-32684(gp)
   1454c:	e0bfff17 	ldw	r2,-4(fp)
   14550:	1887883a 	add	r3,r3,r2
   14554:	00840034 	movhi	r2,4096
   14558:	10800004 	addi	r2,r2,0
   1455c:	10c0062e 	bgeu	r2,r3,14578 <sbrk+0x74>
   14560:	e0bffb17 	ldw	r2,-20(fp)
   14564:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14568:	e0bffa17 	ldw	r2,-24(fp)
   1456c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   14570:	00bfffc4 	movi	r2,-1
   14574:	00000b06 	br	145a4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   14578:	d0a01517 	ldw	r2,-32684(gp)
   1457c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   14580:	d0e01517 	ldw	r3,-32684(gp)
   14584:	e0bfff17 	ldw	r2,-4(fp)
   14588:	1885883a 	add	r2,r3,r2
   1458c:	d0a01515 	stw	r2,-32684(gp)
   14590:	e0bffb17 	ldw	r2,-20(fp)
   14594:	e0bffc15 	stw	r2,-16(fp)
   14598:	e0bffc17 	ldw	r2,-16(fp)
   1459c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   145a0:	e0bffd17 	ldw	r2,-12(fp)
} 
   145a4:	e037883a 	mov	sp,fp
   145a8:	df000017 	ldw	fp,0(sp)
   145ac:	dec00104 	addi	sp,sp,4
   145b0:	f800283a 	ret

000145b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   145b4:	defffe04 	addi	sp,sp,-8
   145b8:	dfc00115 	stw	ra,4(sp)
   145bc:	df000015 	stw	fp,0(sp)
   145c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   145c4:	d0a01317 	ldw	r2,-32692(gp)
   145c8:	10000326 	beq	r2,zero,145d8 <alt_get_errno+0x24>
   145cc:	d0a01317 	ldw	r2,-32692(gp)
   145d0:	103ee83a 	callr	r2
   145d4:	00000106 	br	145dc <alt_get_errno+0x28>
   145d8:	d0a04e04 	addi	r2,gp,-32456
}
   145dc:	e037883a 	mov	sp,fp
   145e0:	dfc00117 	ldw	ra,4(sp)
   145e4:	df000017 	ldw	fp,0(sp)
   145e8:	dec00204 	addi	sp,sp,8
   145ec:	f800283a 	ret

000145f0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   145f0:	defff904 	addi	sp,sp,-28
   145f4:	dfc00615 	stw	ra,24(sp)
   145f8:	df000515 	stw	fp,20(sp)
   145fc:	df000504 	addi	fp,sp,20
   14600:	e13ffd15 	stw	r4,-12(fp)
   14604:	e17ffe15 	stw	r5,-8(fp)
   14608:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1460c:	e0bffd17 	ldw	r2,-12(fp)
   14610:	10000616 	blt	r2,zero,1462c <write+0x3c>
   14614:	e0bffd17 	ldw	r2,-12(fp)
   14618:	10c00324 	muli	r3,r2,12
   1461c:	00820034 	movhi	r2,2048
   14620:	10846204 	addi	r2,r2,4488
   14624:	1885883a 	add	r2,r3,r2
   14628:	00000106 	br	14630 <write+0x40>
   1462c:	0005883a 	mov	r2,zero
   14630:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   14634:	e0bffb17 	ldw	r2,-20(fp)
   14638:	10002126 	beq	r2,zero,146c0 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   1463c:	e0bffb17 	ldw	r2,-20(fp)
   14640:	10800217 	ldw	r2,8(r2)
   14644:	108000cc 	andi	r2,r2,3
   14648:	10001826 	beq	r2,zero,146ac <write+0xbc>
   1464c:	e0bffb17 	ldw	r2,-20(fp)
   14650:	10800017 	ldw	r2,0(r2)
   14654:	10800617 	ldw	r2,24(r2)
   14658:	10001426 	beq	r2,zero,146ac <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   1465c:	e0bffb17 	ldw	r2,-20(fp)
   14660:	10800017 	ldw	r2,0(r2)
   14664:	10800617 	ldw	r2,24(r2)
   14668:	e0ffff17 	ldw	r3,-4(fp)
   1466c:	180d883a 	mov	r6,r3
   14670:	e17ffe17 	ldw	r5,-8(fp)
   14674:	e13ffb17 	ldw	r4,-20(fp)
   14678:	103ee83a 	callr	r2
   1467c:	e0bffc15 	stw	r2,-16(fp)
   14680:	e0bffc17 	ldw	r2,-16(fp)
   14684:	1000070e 	bge	r2,zero,146a4 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   14688:	00145b40 	call	145b4 <alt_get_errno>
   1468c:	1007883a 	mov	r3,r2
   14690:	e0bffc17 	ldw	r2,-16(fp)
   14694:	0085c83a 	sub	r2,zero,r2
   14698:	18800015 	stw	r2,0(r3)
        return -1;
   1469c:	00bfffc4 	movi	r2,-1
   146a0:	00000c06 	br	146d4 <write+0xe4>
      }
      return rval;
   146a4:	e0bffc17 	ldw	r2,-16(fp)
   146a8:	00000a06 	br	146d4 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   146ac:	00145b40 	call	145b4 <alt_get_errno>
   146b0:	1007883a 	mov	r3,r2
   146b4:	00800344 	movi	r2,13
   146b8:	18800015 	stw	r2,0(r3)
   146bc:	00000406 	br	146d0 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   146c0:	00145b40 	call	145b4 <alt_get_errno>
   146c4:	1007883a 	mov	r3,r2
   146c8:	00801444 	movi	r2,81
   146cc:	18800015 	stw	r2,0(r3)
  }
  return -1;
   146d0:	00bfffc4 	movi	r2,-1
}
   146d4:	e037883a 	mov	sp,fp
   146d8:	dfc00117 	ldw	ra,4(sp)
   146dc:	df000017 	ldw	fp,0(sp)
   146e0:	dec00204 	addi	sp,sp,8
   146e4:	f800283a 	ret

000146e8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   146e8:	defffd04 	addi	sp,sp,-12
   146ec:	dfc00215 	stw	ra,8(sp)
   146f0:	df000115 	stw	fp,4(sp)
   146f4:	df000104 	addi	fp,sp,4
   146f8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   146fc:	d1601004 	addi	r5,gp,-32704
   14700:	e13fff17 	ldw	r4,-4(fp)
   14704:	001a4a80 	call	1a4a8 <alt_dev_llist_insert>
}
   14708:	e037883a 	mov	sp,fp
   1470c:	dfc00117 	ldw	ra,4(sp)
   14710:	df000017 	ldw	fp,0(sp)
   14714:	dec00204 	addi	sp,sp,8
   14718:	f800283a 	ret

0001471c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   1471c:	defffd04 	addi	sp,sp,-12
   14720:	dfc00215 	stw	ra,8(sp)
   14724:	df000115 	stw	fp,4(sp)
   14728:	df000104 	addi	fp,sp,4
   1472c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   14730:	001ac180 	call	1ac18 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   14734:	00800044 	movi	r2,1
   14738:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   1473c:	0001883a 	nop
   14740:	e037883a 	mov	sp,fp
   14744:	dfc00117 	ldw	ra,4(sp)
   14748:	df000017 	ldw	fp,0(sp)
   1474c:	dec00204 	addi	sp,sp,8
   14750:	f800283a 	ret

00014754 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   14754:	defffd04 	addi	sp,sp,-12
   14758:	dfc00215 	stw	ra,8(sp)
   1475c:	df000115 	stw	fp,4(sp)
   14760:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   14764:	01c0fa04 	movi	r7,1000
   14768:	000d883a 	mov	r6,zero
   1476c:	000b883a 	mov	r5,zero
   14770:	01000134 	movhi	r4,4
   14774:	210c1004 	addi	r4,r4,12352
   14778:	001813c0 	call	1813c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   1477c:	01020034 	movhi	r4,2048
   14780:	2104c204 	addi	r4,r4,4872
   14784:	0014adc0 	call	14adc <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   14788:	01800144 	movi	r6,5
   1478c:	000b883a 	mov	r5,zero
   14790:	01020034 	movhi	r4,2048
   14794:	21050304 	addi	r4,r4,5132
   14798:	00168ec0 	call	168ec <altera_avalon_jtag_uart_init>
   1479c:	01020034 	movhi	r4,2048
   147a0:	2104f904 	addi	r4,r4,5092
   147a4:	00146e80 	call	146e8 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   147a8:	01020034 	movhi	r4,2048
   147ac:	21091b04 	addi	r4,r4,9324
   147b0:	0017f300 	call	17f30 <altera_avalon_lcd_16207_init>
   147b4:	01020034 	movhi	r4,2048
   147b8:	21091104 	addi	r4,r4,9284
   147bc:	00146e80 	call	146e8 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   147c0:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   147c4:	018000c4 	movi	r6,3
   147c8:	000b883a 	mov	r5,zero
   147cc:	01020034 	movhi	r4,2048
   147d0:	21096304 	addi	r4,r4,9612
   147d4:	00182c00 	call	182c0 <altera_avalon_uart_init>
   147d8:	01020034 	movhi	r4,2048
   147dc:	21095904 	addi	r4,r4,9572
   147e0:	00146e80 	call	146e8 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   147e4:	01020034 	movhi	r4,2048
   147e8:	21098a04 	addi	r4,r4,9768
   147ec:	0018bac0 	call	18bac <alt_up_ps2_init>
   147f0:	01020034 	movhi	r4,2048
   147f4:	21098a04 	addi	r4,r4,9768
   147f8:	00146e80 	call	146e8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   147fc:	00820034 	movhi	r2,2048
   14800:	10899804 	addi	r2,r2,9824
   14804:	10800a17 	ldw	r2,40(r2)
   14808:	10800104 	addi	r2,r2,4
   1480c:	10800017 	ldw	r2,0(r2)
   14810:	10ffffcc 	andi	r3,r2,65535
   14814:	00820034 	movhi	r2,2048
   14818:	10899804 	addi	r2,r2,9824
   1481c:	10c00c15 	stw	r3,48(r2)
   14820:	00820034 	movhi	r2,2048
   14824:	10899804 	addi	r2,r2,9824
   14828:	10800a17 	ldw	r2,40(r2)
   1482c:	10800104 	addi	r2,r2,4
   14830:	10800017 	ldw	r2,0(r2)
   14834:	1006d43a 	srli	r3,r2,16
   14838:	00820034 	movhi	r2,2048
   1483c:	10899804 	addi	r2,r2,9824
   14840:	10c00d15 	stw	r3,52(r2)
   14844:	00820034 	movhi	r2,2048
   14848:	10899804 	addi	r2,r2,9824
   1484c:	10800c17 	ldw	r2,48(r2)
   14850:	10801068 	cmpgeui	r2,r2,65
   14854:	1000081e 	bne	r2,zero,14878 <alt_sys_init+0x124>
   14858:	00820034 	movhi	r2,2048
   1485c:	10899804 	addi	r2,r2,9824
   14860:	00c00fc4 	movi	r3,63
   14864:	10c00f15 	stw	r3,60(r2)
   14868:	00820034 	movhi	r2,2048
   1486c:	10899804 	addi	r2,r2,9824
   14870:	00c00184 	movi	r3,6
   14874:	10c01015 	stw	r3,64(r2)
   14878:	00820034 	movhi	r2,2048
   1487c:	10899804 	addi	r2,r2,9824
   14880:	10800d17 	ldw	r2,52(r2)
   14884:	10800868 	cmpgeui	r2,r2,33
   14888:	1000041e 	bne	r2,zero,1489c <alt_sys_init+0x148>
   1488c:	00820034 	movhi	r2,2048
   14890:	10899804 	addi	r2,r2,9824
   14894:	00c007c4 	movi	r3,31
   14898:	10c01115 	stw	r3,68(r2)
   1489c:	01020034 	movhi	r4,2048
   148a0:	21099804 	addi	r4,r4,9824
   148a4:	00191340 	call	19134 <alt_up_char_buffer_init>
   148a8:	01020034 	movhi	r4,2048
   148ac:	21099804 	addi	r4,r4,9824
   148b0:	00146e80 	call	146e8 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   148b4:	00820034 	movhi	r2,2048
   148b8:	1089aa04 	addi	r2,r2,9896
   148bc:	10800a17 	ldw	r2,40(r2)
   148c0:	10800017 	ldw	r2,0(r2)
   148c4:	1007883a 	mov	r3,r2
   148c8:	00820034 	movhi	r2,2048
   148cc:	1089aa04 	addi	r2,r2,9896
   148d0:	10c00b15 	stw	r3,44(r2)
   148d4:	00820034 	movhi	r2,2048
   148d8:	1089aa04 	addi	r2,r2,9896
   148dc:	10800a17 	ldw	r2,40(r2)
   148e0:	10800104 	addi	r2,r2,4
   148e4:	10800017 	ldw	r2,0(r2)
   148e8:	1007883a 	mov	r3,r2
   148ec:	00820034 	movhi	r2,2048
   148f0:	1089aa04 	addi	r2,r2,9896
   148f4:	10c00c15 	stw	r3,48(r2)
   148f8:	00820034 	movhi	r2,2048
   148fc:	1089aa04 	addi	r2,r2,9896
   14900:	10800a17 	ldw	r2,40(r2)
   14904:	10800204 	addi	r2,r2,8
   14908:	10800017 	ldw	r2,0(r2)
   1490c:	10ffffcc 	andi	r3,r2,65535
   14910:	00820034 	movhi	r2,2048
   14914:	1089aa04 	addi	r2,r2,9896
   14918:	10c00f15 	stw	r3,60(r2)
   1491c:	00820034 	movhi	r2,2048
   14920:	1089aa04 	addi	r2,r2,9896
   14924:	10800a17 	ldw	r2,40(r2)
   14928:	10800204 	addi	r2,r2,8
   1492c:	10800017 	ldw	r2,0(r2)
   14930:	1006d43a 	srli	r3,r2,16
   14934:	00820034 	movhi	r2,2048
   14938:	1089aa04 	addi	r2,r2,9896
   1493c:	10c01015 	stw	r3,64(r2)
   14940:	00820034 	movhi	r2,2048
   14944:	1089aa04 	addi	r2,r2,9896
   14948:	10800a17 	ldw	r2,40(r2)
   1494c:	10800304 	addi	r2,r2,12
   14950:	10800017 	ldw	r2,0(r2)
   14954:	1005d07a 	srai	r2,r2,1
   14958:	10c0004c 	andi	r3,r2,1
   1495c:	00820034 	movhi	r2,2048
   14960:	1089aa04 	addi	r2,r2,9896
   14964:	10c00d15 	stw	r3,52(r2)
   14968:	00820034 	movhi	r2,2048
   1496c:	1089aa04 	addi	r2,r2,9896
   14970:	10800a17 	ldw	r2,40(r2)
   14974:	10800304 	addi	r2,r2,12
   14978:	10800017 	ldw	r2,0(r2)
   1497c:	1005d13a 	srai	r2,r2,4
   14980:	10c003cc 	andi	r3,r2,15
   14984:	00820034 	movhi	r2,2048
   14988:	1089aa04 	addi	r2,r2,9896
   1498c:	10c00e15 	stw	r3,56(r2)
   14990:	00820034 	movhi	r2,2048
   14994:	1089aa04 	addi	r2,r2,9896
   14998:	10800a17 	ldw	r2,40(r2)
   1499c:	10800304 	addi	r2,r2,12
   149a0:	10800017 	ldw	r2,0(r2)
   149a4:	1005d43a 	srai	r2,r2,16
   149a8:	e0bfff05 	stb	r2,-4(fp)
   149ac:	00820034 	movhi	r2,2048
   149b0:	1089aa04 	addi	r2,r2,9896
   149b4:	10800a17 	ldw	r2,40(r2)
   149b8:	10800304 	addi	r2,r2,12
   149bc:	10800017 	ldw	r2,0(r2)
   149c0:	1004d63a 	srli	r2,r2,24
   149c4:	e0bfff45 	stb	r2,-3(fp)
   149c8:	00820034 	movhi	r2,2048
   149cc:	1089aa04 	addi	r2,r2,9896
   149d0:	10800e17 	ldw	r2,56(r2)
   149d4:	10800058 	cmpnei	r2,r2,1
   149d8:	1000041e 	bne	r2,zero,149ec <alt_sys_init+0x298>
   149dc:	00820034 	movhi	r2,2048
   149e0:	1089aa04 	addi	r2,r2,9896
   149e4:	10001115 	stw	zero,68(r2)
   149e8:	00000e06 	br	14a24 <alt_sys_init+0x2d0>
   149ec:	00820034 	movhi	r2,2048
   149f0:	1089aa04 	addi	r2,r2,9896
   149f4:	10800e17 	ldw	r2,56(r2)
   149f8:	10800098 	cmpnei	r2,r2,2
   149fc:	1000051e 	bne	r2,zero,14a14 <alt_sys_init+0x2c0>
   14a00:	00820034 	movhi	r2,2048
   14a04:	1089aa04 	addi	r2,r2,9896
   14a08:	00c00044 	movi	r3,1
   14a0c:	10c01115 	stw	r3,68(r2)
   14a10:	00000406 	br	14a24 <alt_sys_init+0x2d0>
   14a14:	00820034 	movhi	r2,2048
   14a18:	1089aa04 	addi	r2,r2,9896
   14a1c:	00c00084 	movi	r3,2
   14a20:	10c01115 	stw	r3,68(r2)
   14a24:	e0bfff03 	ldbu	r2,-4(fp)
   14a28:	00c00804 	movi	r3,32
   14a2c:	1885c83a 	sub	r2,r3,r2
   14a30:	00ffffc4 	movi	r3,-1
   14a34:	1886d83a 	srl	r3,r3,r2
   14a38:	00820034 	movhi	r2,2048
   14a3c:	1089aa04 	addi	r2,r2,9896
   14a40:	10c01215 	stw	r3,72(r2)
   14a44:	e0ffff03 	ldbu	r3,-4(fp)
   14a48:	00820034 	movhi	r2,2048
   14a4c:	1089aa04 	addi	r2,r2,9896
   14a50:	10801117 	ldw	r2,68(r2)
   14a54:	1887883a 	add	r3,r3,r2
   14a58:	00820034 	movhi	r2,2048
   14a5c:	1089aa04 	addi	r2,r2,9896
   14a60:	10c01315 	stw	r3,76(r2)
   14a64:	e0bfff43 	ldbu	r2,-3(fp)
   14a68:	00c00804 	movi	r3,32
   14a6c:	1885c83a 	sub	r2,r3,r2
   14a70:	00ffffc4 	movi	r3,-1
   14a74:	1886d83a 	srl	r3,r3,r2
   14a78:	00820034 	movhi	r2,2048
   14a7c:	1089aa04 	addi	r2,r2,9896
   14a80:	10c01415 	stw	r3,80(r2)
   14a84:	01020034 	movhi	r4,2048
   14a88:	2109aa04 	addi	r4,r4,9896
   14a8c:	00146e80 	call	146e8 <alt_dev_reg>
}
   14a90:	0001883a 	nop
   14a94:	e037883a 	mov	sp,fp
   14a98:	dfc00117 	ldw	ra,4(sp)
   14a9c:	df000017 	ldw	fp,0(sp)
   14aa0:	dec00204 	addi	sp,sp,8
   14aa4:	f800283a 	ret

00014aa8 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   14aa8:	defffd04 	addi	sp,sp,-12
   14aac:	dfc00215 	stw	ra,8(sp)
   14ab0:	df000115 	stw	fp,4(sp)
   14ab4:	df000104 	addi	fp,sp,4
   14ab8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   14abc:	d1601704 	addi	r5,gp,-32676
   14ac0:	e13fff17 	ldw	r4,-4(fp)
   14ac4:	001a4a80 	call	1a4a8 <alt_dev_llist_insert>
}
   14ac8:	e037883a 	mov	sp,fp
   14acc:	dfc00117 	ldw	ra,4(sp)
   14ad0:	df000017 	ldw	fp,0(sp)
   14ad4:	dec00204 	addi	sp,sp,8
   14ad8:	f800283a 	ret

00014adc <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   14adc:	defffc04 	addi	sp,sp,-16
   14ae0:	dfc00315 	stw	ra,12(sp)
   14ae4:	df000215 	stw	fp,8(sp)
   14ae8:	df000204 	addi	fp,sp,8
   14aec:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14af0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   14af4:	e13fff17 	ldw	r4,-4(fp)
   14af8:	0015f400 	call	15f40 <alt_read_cfi_width>
   14afc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14b00:	e0bffe17 	ldw	r2,-8(fp)
   14b04:	1000031e 	bne	r2,zero,14b14 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   14b08:	e13fff17 	ldw	r4,-4(fp)
   14b0c:	00156980 	call	15698 <alt_set_flash_width_func>
   14b10:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14b14:	e0bffe17 	ldw	r2,-8(fp)
   14b18:	1000031e 	bne	r2,zero,14b28 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   14b1c:	e13fff17 	ldw	r4,-4(fp)
   14b20:	00159780 	call	15978 <alt_read_cfi_table>
   14b24:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14b28:	e0bffe17 	ldw	r2,-8(fp)
   14b2c:	1000031e 	bne	r2,zero,14b3c <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14b30:	e13fff17 	ldw	r4,-4(fp)
   14b34:	001585c0 	call	1585c <alt_set_flash_algorithm_func>
   14b38:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   14b3c:	e0bffe17 	ldw	r2,-8(fp)
   14b40:	1000041e 	bne	r2,zero,14b54 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14b44:	e0bfff17 	ldw	r2,-4(fp)
   14b48:	1009883a 	mov	r4,r2
   14b4c:	0014aa80 	call	14aa8 <alt_flash_device_register>
   14b50:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14b54:	e0bffe17 	ldw	r2,-8(fp)
}
   14b58:	e037883a 	mov	sp,fp
   14b5c:	dfc00117 	ldw	ra,4(sp)
   14b60:	df000017 	ldw	fp,0(sp)
   14b64:	dec00204 	addi	sp,sp,8
   14b68:	f800283a 	ret

00014b6c <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   14b6c:	defff104 	addi	sp,sp,-60
   14b70:	dfc00e15 	stw	ra,56(sp)
   14b74:	df000d15 	stw	fp,52(sp)
   14b78:	df000d04 	addi	fp,sp,52
   14b7c:	e13ffc15 	stw	r4,-16(fp)
   14b80:	e17ffd15 	stw	r5,-12(fp)
   14b84:	e1bffe15 	stw	r6,-8(fp)
   14b88:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   14b8c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   14b90:	e0bfff17 	ldw	r2,-4(fp)
   14b94:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   14b98:	e0bffd17 	ldw	r2,-12(fp)
   14b9c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14ba0:	e0bffc17 	ldw	r2,-16(fp)
   14ba4:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14ba8:	e03ff515 	stw	zero,-44(fp)
   14bac:	00008706 	br	14dcc <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14bb0:	e0fffa17 	ldw	r3,-24(fp)
   14bb4:	e0bff517 	ldw	r2,-44(fp)
   14bb8:	1004913a 	slli	r2,r2,4
   14bbc:	1885883a 	add	r2,r3,r2
   14bc0:	10800d04 	addi	r2,r2,52
   14bc4:	10800017 	ldw	r2,0(r2)
   14bc8:	e0fffd17 	ldw	r3,-12(fp)
   14bcc:	18807c16 	blt	r3,r2,14dc0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   14bd0:	e0fffa17 	ldw	r3,-24(fp)
   14bd4:	e0bff517 	ldw	r2,-44(fp)
   14bd8:	1004913a 	slli	r2,r2,4
   14bdc:	1885883a 	add	r2,r3,r2
   14be0:	10800d04 	addi	r2,r2,52
   14be4:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   14be8:	e13ffa17 	ldw	r4,-24(fp)
   14bec:	e0bff517 	ldw	r2,-44(fp)
   14bf0:	1004913a 	slli	r2,r2,4
   14bf4:	2085883a 	add	r2,r4,r2
   14bf8:	10800e04 	addi	r2,r2,56
   14bfc:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   14c00:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   14c04:	e0fffd17 	ldw	r3,-12(fp)
   14c08:	18806d0e 	bge	r3,r2,14dc0 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   14c0c:	e0fffa17 	ldw	r3,-24(fp)
   14c10:	e0bff517 	ldw	r2,-44(fp)
   14c14:	1004913a 	slli	r2,r2,4
   14c18:	1885883a 	add	r2,r3,r2
   14c1c:	10800d04 	addi	r2,r2,52
   14c20:	10800017 	ldw	r2,0(r2)
   14c24:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14c28:	e03ff615 	stw	zero,-40(fp)
   14c2c:	00005c06 	br	14da0 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   14c30:	e0fffd17 	ldw	r3,-12(fp)
   14c34:	e0bff717 	ldw	r2,-36(fp)
   14c38:	18804d16 	blt	r3,r2,14d70 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   14c3c:	e0fffa17 	ldw	r3,-24(fp)
   14c40:	e0bff517 	ldw	r2,-44(fp)
   14c44:	10800104 	addi	r2,r2,4
   14c48:	1004913a 	slli	r2,r2,4
   14c4c:	1885883a 	add	r2,r3,r2
   14c50:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   14c54:	e0bff717 	ldw	r2,-36(fp)
   14c58:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   14c5c:	e0fffd17 	ldw	r3,-12(fp)
   14c60:	1880430e 	bge	r3,r2,14d70 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   14c64:	e0fffa17 	ldw	r3,-24(fp)
   14c68:	e0bff517 	ldw	r2,-44(fp)
   14c6c:	10800104 	addi	r2,r2,4
   14c70:	1004913a 	slli	r2,r2,4
   14c74:	1885883a 	add	r2,r3,r2
   14c78:	10c00017 	ldw	r3,0(r2)
   14c7c:	e0bff717 	ldw	r2,-36(fp)
   14c80:	1887883a 	add	r3,r3,r2
   14c84:	e0bffd17 	ldw	r2,-12(fp)
   14c88:	1885c83a 	sub	r2,r3,r2
   14c8c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   14c90:	e0fffb17 	ldw	r3,-20(fp)
   14c94:	e0bfff17 	ldw	r2,-4(fp)
   14c98:	1880010e 	bge	r3,r2,14ca0 <alt_flash_cfi_write+0x134>
   14c9c:	1805883a 	mov	r2,r3
   14ca0:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   14ca4:	e0bffa17 	ldw	r2,-24(fp)
   14ca8:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   14cac:	e0bffd17 	ldw	r2,-12(fp)
   14cb0:	1885883a 	add	r2,r3,r2
   14cb4:	e0fffb17 	ldw	r3,-20(fp)
   14cb8:	180d883a 	mov	r6,r3
   14cbc:	100b883a 	mov	r5,r2
   14cc0:	e13ffe17 	ldw	r4,-8(fp)
   14cc4:	000adbc0 	call	adbc <memcmp>
   14cc8:	10001326 	beq	r2,zero,14d18 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   14ccc:	e0bffa17 	ldw	r2,-24(fp)
   14cd0:	10800817 	ldw	r2,32(r2)
   14cd4:	e0fffa17 	ldw	r3,-24(fp)
   14cd8:	e17ff717 	ldw	r5,-36(fp)
   14cdc:	1809883a 	mov	r4,r3
   14ce0:	103ee83a 	callr	r2
   14ce4:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   14ce8:	e0bff417 	ldw	r2,-48(fp)
   14cec:	10000a1e 	bne	r2,zero,14d18 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   14cf0:	e0bffa17 	ldw	r2,-24(fp)
   14cf4:	10800917 	ldw	r2,36(r2)
   14cf8:	e13ffa17 	ldw	r4,-24(fp)
   14cfc:	e0fffb17 	ldw	r3,-20(fp)
   14d00:	d8c00015 	stw	r3,0(sp)
   14d04:	e1fffe17 	ldw	r7,-8(fp)
   14d08:	e1bffd17 	ldw	r6,-12(fp)
   14d0c:	e17ff717 	ldw	r5,-36(fp)
   14d10:	103ee83a 	callr	r2
   14d14:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   14d18:	e0ffff17 	ldw	r3,-4(fp)
   14d1c:	e0bffb17 	ldw	r2,-20(fp)
   14d20:	18802e26 	beq	r3,r2,14ddc <alt_flash_cfi_write+0x270>
   14d24:	e0bff417 	ldw	r2,-48(fp)
   14d28:	10002c1e 	bne	r2,zero,14ddc <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   14d2c:	e0ffff17 	ldw	r3,-4(fp)
   14d30:	e0bffb17 	ldw	r2,-20(fp)
   14d34:	1885c83a 	sub	r2,r3,r2
   14d38:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   14d3c:	e0fffa17 	ldw	r3,-24(fp)
   14d40:	e0bff517 	ldw	r2,-44(fp)
   14d44:	10800104 	addi	r2,r2,4
   14d48:	1004913a 	slli	r2,r2,4
   14d4c:	1885883a 	add	r2,r3,r2
   14d50:	10c00017 	ldw	r3,0(r2)
   14d54:	e0bff717 	ldw	r2,-36(fp)
   14d58:	1885883a 	add	r2,r3,r2
   14d5c:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   14d60:	e0bffb17 	ldw	r2,-20(fp)
   14d64:	e0fffe17 	ldw	r3,-8(fp)
   14d68:	1885883a 	add	r2,r3,r2
   14d6c:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   14d70:	e0fffa17 	ldw	r3,-24(fp)
   14d74:	e0bff517 	ldw	r2,-44(fp)
   14d78:	10800104 	addi	r2,r2,4
   14d7c:	1004913a 	slli	r2,r2,4
   14d80:	1885883a 	add	r2,r3,r2
   14d84:	10800017 	ldw	r2,0(r2)
   14d88:	e0fff717 	ldw	r3,-36(fp)
   14d8c:	1885883a 	add	r2,r3,r2
   14d90:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   14d94:	e0bff617 	ldw	r2,-40(fp)
   14d98:	10800044 	addi	r2,r2,1
   14d9c:	e0bff615 	stw	r2,-40(fp)
   14da0:	e0fffa17 	ldw	r3,-24(fp)
   14da4:	e0bff517 	ldw	r2,-44(fp)
   14da8:	1004913a 	slli	r2,r2,4
   14dac:	1885883a 	add	r2,r3,r2
   14db0:	10800f04 	addi	r2,r2,60
   14db4:	10800017 	ldw	r2,0(r2)
   14db8:	e0fff617 	ldw	r3,-40(fp)
   14dbc:	18bf9c16 	blt	r3,r2,14c30 <__alt_data_end+0xf0014c30>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   14dc0:	e0bff517 	ldw	r2,-44(fp)
   14dc4:	10800044 	addi	r2,r2,1
   14dc8:	e0bff515 	stw	r2,-44(fp)
   14dcc:	e0bffa17 	ldw	r2,-24(fp)
   14dd0:	10800c17 	ldw	r2,48(r2)
   14dd4:	e0fff517 	ldw	r3,-44(fp)
   14dd8:	18bf7516 	blt	r3,r2,14bb0 <__alt_data_end+0xf0014bb0>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   14ddc:	e0bffa17 	ldw	r2,-24(fp)
   14de0:	10c00a17 	ldw	r3,40(r2)
   14de4:	e0bff917 	ldw	r2,-28(fp)
   14de8:	1885883a 	add	r2,r3,r2
   14dec:	e0fff817 	ldw	r3,-32(fp)
   14df0:	180b883a 	mov	r5,r3
   14df4:	1009883a 	mov	r4,r2
   14df8:	001a3f40 	call	1a3f4 <alt_dcache_flush>
  return ret_code;
   14dfc:	e0bff417 	ldw	r2,-48(fp)
}
   14e00:	e037883a 	mov	sp,fp
   14e04:	dfc00117 	ldw	ra,4(sp)
   14e08:	df000017 	ldw	fp,0(sp)
   14e0c:	dec00204 	addi	sp,sp,8
   14e10:	f800283a 	ret

00014e14 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   14e14:	defffa04 	addi	sp,sp,-24
   14e18:	df000515 	stw	fp,20(sp)
   14e1c:	df000504 	addi	fp,sp,20
   14e20:	e13ffd15 	stw	r4,-12(fp)
   14e24:	e17ffe15 	stw	r5,-8(fp)
   14e28:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14e2c:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   14e30:	e0bffd17 	ldw	r2,-12(fp)
   14e34:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   14e38:	e0bffc17 	ldw	r2,-16(fp)
   14e3c:	10c00c17 	ldw	r3,48(r2)
   14e40:	e0bfff17 	ldw	r2,-4(fp)
   14e44:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   14e48:	e0bffc17 	ldw	r2,-16(fp)
   14e4c:	10800c17 	ldw	r2,48(r2)
   14e50:	1000031e 	bne	r2,zero,14e60 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   14e54:	00bffec4 	movi	r2,-5
   14e58:	e0bffb15 	stw	r2,-20(fp)
   14e5c:	00000b06 	br	14e8c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14e60:	e0bffc17 	ldw	r2,-16(fp)
   14e64:	10800c17 	ldw	r2,48(r2)
   14e68:	10800250 	cmplti	r2,r2,9
   14e6c:	1000031e 	bne	r2,zero,14e7c <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   14e70:	00bffd04 	movi	r2,-12
   14e74:	e0bffb15 	stw	r2,-20(fp)
   14e78:	00000406 	br	14e8c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   14e7c:	e0bffc17 	ldw	r2,-16(fp)
   14e80:	10c00d04 	addi	r3,r2,52
   14e84:	e0bffe17 	ldw	r2,-8(fp)
   14e88:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   14e8c:	e0bffb17 	ldw	r2,-20(fp)
}
   14e90:	e037883a 	mov	sp,fp
   14e94:	df000017 	ldw	fp,0(sp)
   14e98:	dec00104 	addi	sp,sp,4
   14e9c:	f800283a 	ret

00014ea0 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   14ea0:	defff904 	addi	sp,sp,-28
   14ea4:	dfc00615 	stw	ra,24(sp)
   14ea8:	df000515 	stw	fp,20(sp)
   14eac:	df000504 	addi	fp,sp,20
   14eb0:	e13ffc15 	stw	r4,-16(fp)
   14eb4:	e17ffd15 	stw	r5,-12(fp)
   14eb8:	e1bffe15 	stw	r6,-8(fp)
   14ebc:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14ec0:	e0bffc17 	ldw	r2,-16(fp)
   14ec4:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   14ec8:	e0bffb17 	ldw	r2,-20(fp)
   14ecc:	10c00a17 	ldw	r3,40(r2)
   14ed0:	e0bffd17 	ldw	r2,-12(fp)
   14ed4:	1885883a 	add	r2,r3,r2
   14ed8:	e0ffff17 	ldw	r3,-4(fp)
   14edc:	180d883a 	mov	r6,r3
   14ee0:	100b883a 	mov	r5,r2
   14ee4:	e13ffe17 	ldw	r4,-8(fp)
   14ee8:	000ae380 	call	ae38 <memcpy>
  return 0;
   14eec:	0005883a 	mov	r2,zero
}
   14ef0:	e037883a 	mov	sp,fp
   14ef4:	dfc00117 	ldw	ra,4(sp)
   14ef8:	df000017 	ldw	fp,0(sp)
   14efc:	dec00204 	addi	sp,sp,8
   14f00:	f800283a 	ret

00014f04 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   14f04:	defffa04 	addi	sp,sp,-24
   14f08:	df000515 	stw	fp,20(sp)
   14f0c:	df000504 	addi	fp,sp,20
   14f10:	e13ffd15 	stw	r4,-12(fp)
   14f14:	e17ffe15 	stw	r5,-8(fp)
   14f18:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   14f1c:	e0bffd17 	ldw	r2,-12(fp)
   14f20:	10802f17 	ldw	r2,188(r2)
   14f24:	10800058 	cmpnei	r2,r2,1
   14f28:	1000091e 	bne	r2,zero,14f50 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   14f2c:	e0bffd17 	ldw	r2,-12(fp)
   14f30:	10c00a17 	ldw	r3,40(r2)
   14f34:	e0bffe17 	ldw	r2,-8(fp)
   14f38:	1885883a 	add	r2,r3,r2
   14f3c:	e0ffff17 	ldw	r3,-4(fp)
   14f40:	18c00003 	ldbu	r3,0(r3)
   14f44:	18c03fcc 	andi	r3,r3,255
   14f48:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14f4c:	00003f06 	br	1504c <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   14f50:	e0bffd17 	ldw	r2,-12(fp)
   14f54:	10802f17 	ldw	r2,188(r2)
   14f58:	10800098 	cmpnei	r2,r2,2
   14f5c:	1000141e 	bne	r2,zero,14fb0 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   14f60:	e0bfff17 	ldw	r2,-4(fp)
   14f64:	10800003 	ldbu	r2,0(r2)
   14f68:	10803fcc 	andi	r2,r2,255
   14f6c:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   14f70:	e0bfff17 	ldw	r2,-4(fp)
   14f74:	10800044 	addi	r2,r2,1
   14f78:	10800003 	ldbu	r2,0(r2)
   14f7c:	10803fcc 	andi	r2,r2,255
   14f80:	1004923a 	slli	r2,r2,8
   14f84:	1007883a 	mov	r3,r2
   14f88:	e0bffb0b 	ldhu	r2,-20(fp)
   14f8c:	1884b03a 	or	r2,r3,r2
   14f90:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   14f94:	e0bffd17 	ldw	r2,-12(fp)
   14f98:	10c00a17 	ldw	r3,40(r2)
   14f9c:	e0bffe17 	ldw	r2,-8(fp)
   14fa0:	1885883a 	add	r2,r3,r2
   14fa4:	e0fffb0b 	ldhu	r3,-20(fp)
   14fa8:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   14fac:	00002706 	br	1504c <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   14fb0:	e0bffd17 	ldw	r2,-12(fp)
   14fb4:	10802f17 	ldw	r2,188(r2)
   14fb8:	10800118 	cmpnei	r2,r2,4
   14fbc:	1000231e 	bne	r2,zero,1504c <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   14fc0:	e0bfff17 	ldw	r2,-4(fp)
   14fc4:	10800003 	ldbu	r2,0(r2)
   14fc8:	10803fcc 	andi	r2,r2,255
   14fcc:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   14fd0:	e0bfff17 	ldw	r2,-4(fp)
   14fd4:	10800044 	addi	r2,r2,1
   14fd8:	10800003 	ldbu	r2,0(r2)
   14fdc:	10803fcc 	andi	r2,r2,255
   14fe0:	1004923a 	slli	r2,r2,8
   14fe4:	e0fffc17 	ldw	r3,-16(fp)
   14fe8:	1884b03a 	or	r2,r3,r2
   14fec:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   14ff0:	e0bfff17 	ldw	r2,-4(fp)
   14ff4:	10800084 	addi	r2,r2,2
   14ff8:	10800003 	ldbu	r2,0(r2)
   14ffc:	10803fcc 	andi	r2,r2,255
   15000:	1004943a 	slli	r2,r2,16
   15004:	e0fffc17 	ldw	r3,-16(fp)
   15008:	1884b03a 	or	r2,r3,r2
   1500c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   15010:	e0bfff17 	ldw	r2,-4(fp)
   15014:	108000c4 	addi	r2,r2,3
   15018:	10800003 	ldbu	r2,0(r2)
   1501c:	10803fcc 	andi	r2,r2,255
   15020:	1004963a 	slli	r2,r2,24
   15024:	e0fffc17 	ldw	r3,-16(fp)
   15028:	1884b03a 	or	r2,r3,r2
   1502c:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   15030:	e0bffd17 	ldw	r2,-12(fp)
   15034:	10c00a17 	ldw	r3,40(r2)
   15038:	e0bffe17 	ldw	r2,-8(fp)
   1503c:	1885883a 	add	r2,r3,r2
   15040:	e0fffc17 	ldw	r3,-16(fp)
   15044:	10c00035 	stwio	r3,0(r2)
  }

  return;
   15048:	0001883a 	nop
   1504c:	0001883a 	nop
}
   15050:	e037883a 	mov	sp,fp
   15054:	df000017 	ldw	fp,0(sp)
   15058:	dec00104 	addi	sp,sp,4
   1505c:	f800283a 	ret

00015060 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   15060:	defff304 	addi	sp,sp,-52
   15064:	dfc00c15 	stw	ra,48(sp)
   15068:	df000b15 	stw	fp,44(sp)
   1506c:	df000b04 	addi	fp,sp,44
   15070:	e13ffc15 	stw	r4,-16(fp)
   15074:	e17ffd15 	stw	r5,-12(fp)
   15078:	e1bffe15 	stw	r6,-8(fp)
   1507c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   15080:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   15084:	e0bffc17 	ldw	r2,-16(fp)
   15088:	10c00a17 	ldw	r3,40(r2)
   1508c:	e0bffd17 	ldw	r2,-12(fp)
   15090:	1885883a 	add	r2,r3,r2
   15094:	1007883a 	mov	r3,r2
                      flash->mode_width);
   15098:	e0bffc17 	ldw	r2,-16(fp)
   1509c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   150a0:	1889283a 	div	r4,r3,r2
   150a4:	2085383a 	mul	r2,r4,r2
   150a8:	1885c83a 	sub	r2,r3,r2
   150ac:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   150b0:	e0bff817 	ldw	r2,-32(fp)
   150b4:	10003b26 	beq	r2,zero,151a4 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   150b8:	e0bffc17 	ldw	r2,-16(fp)
   150bc:	10c02f17 	ldw	r3,188(r2)
   150c0:	e0bff817 	ldw	r2,-32(fp)
   150c4:	1885c83a 	sub	r2,r3,r2
   150c8:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   150cc:	e03ff615 	stw	zero,-40(fp)
   150d0:	00001206 	br	1511c <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   150d4:	e0bffc17 	ldw	r2,-16(fp)
   150d8:	10800a17 	ldw	r2,40(r2)
   150dc:	e13ffd17 	ldw	r4,-12(fp)
   150e0:	e0fff817 	ldw	r3,-32(fp)
   150e4:	20c9c83a 	sub	r4,r4,r3
   150e8:	e0fff617 	ldw	r3,-40(fp)
   150ec:	20c7883a 	add	r3,r4,r3
   150f0:	10c5883a 	add	r2,r2,r3
   150f4:	10800023 	ldbuio	r2,0(r2)
   150f8:	10803fcc 	andi	r2,r2,255
   150fc:	1009883a 	mov	r4,r2
   15100:	e0fffb04 	addi	r3,fp,-20
   15104:	e0bff617 	ldw	r2,-40(fp)
   15108:	1885883a 	add	r2,r3,r2
   1510c:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   15110:	e0bff617 	ldw	r2,-40(fp)
   15114:	10800044 	addi	r2,r2,1
   15118:	e0bff615 	stw	r2,-40(fp)
   1511c:	e0fff617 	ldw	r3,-40(fp)
   15120:	e0bff817 	ldw	r2,-32(fp)
   15124:	18bfeb16 	blt	r3,r2,150d4 <__alt_data_end+0xf00150d4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   15128:	e03ff615 	stw	zero,-40(fp)
   1512c:	00000d06 	br	15164 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   15130:	e0fff817 	ldw	r3,-32(fp)
   15134:	e0bff617 	ldw	r2,-40(fp)
   15138:	1885883a 	add	r2,r3,r2
   1513c:	e0fff617 	ldw	r3,-40(fp)
   15140:	e13ffe17 	ldw	r4,-8(fp)
   15144:	20c7883a 	add	r3,r4,r3
   15148:	18c00003 	ldbu	r3,0(r3)
   1514c:	e13ffb04 	addi	r4,fp,-20
   15150:	2085883a 	add	r2,r4,r2
   15154:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   15158:	e0bff617 	ldw	r2,-40(fp)
   1515c:	10800044 	addi	r2,r2,1
   15160:	e0bff615 	stw	r2,-40(fp)
   15164:	e0fff617 	ldw	r3,-40(fp)
   15168:	e0bff917 	ldw	r2,-28(fp)
   1516c:	18bff016 	blt	r3,r2,15130 <__alt_data_end+0xf0015130>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   15170:	e0fffd17 	ldw	r3,-12(fp)
   15174:	e0bff817 	ldw	r2,-32(fp)
   15178:	1887c83a 	sub	r3,r3,r2
   1517c:	e13ffb04 	addi	r4,fp,-20
   15180:	e0800217 	ldw	r2,8(fp)
   15184:	200d883a 	mov	r6,r4
   15188:	180b883a 	mov	r5,r3
   1518c:	e13ffc17 	ldw	r4,-16(fp)
   15190:	103ee83a 	callr	r2
   15194:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   15198:	e0bff917 	ldw	r2,-28(fp)
   1519c:	e0bff615 	stw	r2,-40(fp)
   151a0:	00000106 	br	151a8 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   151a4:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   151a8:	e0fffd17 	ldw	r3,-12(fp)
   151ac:	e0bfff17 	ldw	r2,-4(fp)
   151b0:	1885883a 	add	r2,r3,r2
   151b4:	e0fffc17 	ldw	r3,-16(fp)
   151b8:	18c02f17 	ldw	r3,188(r3)
   151bc:	10c9283a 	div	r4,r2,r3
   151c0:	20c7383a 	mul	r3,r4,r3
   151c4:	10c5c83a 	sub	r2,r2,r3
   151c8:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   151cc:	00001106 	br	15214 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   151d0:	e0fffd17 	ldw	r3,-12(fp)
   151d4:	e0bff617 	ldw	r2,-40(fp)
   151d8:	1889883a 	add	r4,r3,r2
   151dc:	e0bff617 	ldw	r2,-40(fp)
   151e0:	e0fffe17 	ldw	r3,-8(fp)
   151e4:	1887883a 	add	r3,r3,r2
   151e8:	e0800217 	ldw	r2,8(fp)
   151ec:	180d883a 	mov	r6,r3
   151f0:	200b883a 	mov	r5,r4
   151f4:	e13ffc17 	ldw	r4,-16(fp)
   151f8:	103ee83a 	callr	r2
   151fc:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   15200:	e0bffc17 	ldw	r2,-16(fp)
   15204:	10802f17 	ldw	r2,188(r2)
   15208:	e0fff617 	ldw	r3,-40(fp)
   1520c:	1885883a 	add	r2,r3,r2
   15210:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   15214:	e0bff517 	ldw	r2,-44(fp)
   15218:	1000051e 	bne	r2,zero,15230 <alt_flash_program_block+0x1d0>
   1521c:	e0ffff17 	ldw	r3,-4(fp)
   15220:	e0bffa17 	ldw	r2,-24(fp)
   15224:	1885c83a 	sub	r2,r3,r2
   15228:	e0fff617 	ldw	r3,-40(fp)
   1522c:	18bfe816 	blt	r3,r2,151d0 <__alt_data_end+0xf00151d0>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   15230:	e0bffa17 	ldw	r2,-24(fp)
   15234:	10003c26 	beq	r2,zero,15328 <alt_flash_program_block+0x2c8>
   15238:	e0bff517 	ldw	r2,-44(fp)
   1523c:	10003a1e 	bne	r2,zero,15328 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   15240:	e0bffc17 	ldw	r2,-16(fp)
   15244:	10c02f17 	ldw	r3,188(r2)
   15248:	e0bffa17 	ldw	r2,-24(fp)
   1524c:	1885c83a 	sub	r2,r3,r2
   15250:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   15254:	e03ff715 	stw	zero,-36(fp)
   15258:	00000d06 	br	15290 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   1525c:	e0fff617 	ldw	r3,-40(fp)
   15260:	e0bff717 	ldw	r2,-36(fp)
   15264:	1885883a 	add	r2,r3,r2
   15268:	e0fffe17 	ldw	r3,-8(fp)
   1526c:	1885883a 	add	r2,r3,r2
   15270:	10c00003 	ldbu	r3,0(r2)
   15274:	e13ffb04 	addi	r4,fp,-20
   15278:	e0bff717 	ldw	r2,-36(fp)
   1527c:	2085883a 	add	r2,r4,r2
   15280:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   15284:	e0bff717 	ldw	r2,-36(fp)
   15288:	10800044 	addi	r2,r2,1
   1528c:	e0bff715 	stw	r2,-36(fp)
   15290:	e0fff717 	ldw	r3,-36(fp)
   15294:	e0bffa17 	ldw	r2,-24(fp)
   15298:	18bff016 	blt	r3,r2,1525c <__alt_data_end+0xf001525c>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1529c:	e03ff715 	stw	zero,-36(fp)
   152a0:	00001406 	br	152f4 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   152a4:	e0fffa17 	ldw	r3,-24(fp)
   152a8:	e0bff717 	ldw	r2,-36(fp)
   152ac:	1885883a 	add	r2,r3,r2
   152b0:	e0fffc17 	ldw	r3,-16(fp)
   152b4:	18c00a17 	ldw	r3,40(r3)
   152b8:	e17ffd17 	ldw	r5,-12(fp)
   152bc:	e13fff17 	ldw	r4,-4(fp)
   152c0:	290b883a 	add	r5,r5,r4
   152c4:	e13ff717 	ldw	r4,-36(fp)
   152c8:	2909883a 	add	r4,r5,r4
   152cc:	1907883a 	add	r3,r3,r4
   152d0:	18c00023 	ldbuio	r3,0(r3)
   152d4:	18c03fcc 	andi	r3,r3,255
   152d8:	1809883a 	mov	r4,r3
   152dc:	e0fffb04 	addi	r3,fp,-20
   152e0:	1885883a 	add	r2,r3,r2
   152e4:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   152e8:	e0bff717 	ldw	r2,-36(fp)
   152ec:	10800044 	addi	r2,r2,1
   152f0:	e0bff715 	stw	r2,-36(fp)
   152f4:	e0fff717 	ldw	r3,-36(fp)
   152f8:	e0bff817 	ldw	r2,-32(fp)
   152fc:	18bfe916 	blt	r3,r2,152a4 <__alt_data_end+0xf00152a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   15300:	e0fffd17 	ldw	r3,-12(fp)
   15304:	e0bff617 	ldw	r2,-40(fp)
   15308:	1887883a 	add	r3,r3,r2
   1530c:	e13ffb04 	addi	r4,fp,-20
   15310:	e0800217 	ldw	r2,8(fp)
   15314:	200d883a 	mov	r6,r4
   15318:	180b883a 	mov	r5,r3
   1531c:	e13ffc17 	ldw	r4,-16(fp)
   15320:	103ee83a 	callr	r2
   15324:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   15328:	e0bff517 	ldw	r2,-44(fp)
}
   1532c:	e037883a 	mov	sp,fp
   15330:	dfc00117 	ldw	ra,4(sp)
   15334:	df000017 	ldw	fp,0(sp)
   15338:	dec00204 	addi	sp,sp,8
   1533c:	f800283a 	ret

00015340 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   15340:	defffd04 	addi	sp,sp,-12
   15344:	df000215 	stw	fp,8(sp)
   15348:	df000204 	addi	fp,sp,8
   1534c:	e13ffe15 	stw	r4,-8(fp)
   15350:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   15354:	e0bffe17 	ldw	r2,-8(fp)
   15358:	10c00a17 	ldw	r3,40(r2)
   1535c:	e0bfff17 	ldw	r2,-4(fp)
   15360:	1885883a 	add	r2,r3,r2
   15364:	10800023 	ldbuio	r2,0(r2)
   15368:	10803fcc 	andi	r2,r2,255
}
   1536c:	e037883a 	mov	sp,fp
   15370:	df000017 	ldw	fp,0(sp)
   15374:	dec00104 	addi	sp,sp,4
   15378:	f800283a 	ret

0001537c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   1537c:	defffd04 	addi	sp,sp,-12
   15380:	df000215 	stw	fp,8(sp)
   15384:	df000204 	addi	fp,sp,8
   15388:	e13ffe15 	stw	r4,-8(fp)
   1538c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   15390:	e0bffe17 	ldw	r2,-8(fp)
   15394:	10c00a17 	ldw	r3,40(r2)
   15398:	e0bfff17 	ldw	r2,-4(fp)
   1539c:	1085883a 	add	r2,r2,r2
   153a0:	1885883a 	add	r2,r3,r2
   153a4:	1080002b 	ldhuio	r2,0(r2)
   153a8:	10bfffcc 	andi	r2,r2,65535
}
   153ac:	e037883a 	mov	sp,fp
   153b0:	df000017 	ldw	fp,0(sp)
   153b4:	dec00104 	addi	sp,sp,4
   153b8:	f800283a 	ret

000153bc <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   153bc:	defffd04 	addi	sp,sp,-12
   153c0:	df000215 	stw	fp,8(sp)
   153c4:	df000204 	addi	fp,sp,8
   153c8:	e13ffe15 	stw	r4,-8(fp)
   153cc:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   153d0:	e0bffe17 	ldw	r2,-8(fp)
   153d4:	10c00a17 	ldw	r3,40(r2)
   153d8:	e0bfff17 	ldw	r2,-4(fp)
   153dc:	1085883a 	add	r2,r2,r2
   153e0:	1085883a 	add	r2,r2,r2
   153e4:	1885883a 	add	r2,r3,r2
   153e8:	10800037 	ldwio	r2,0(r2)
}
   153ec:	e037883a 	mov	sp,fp
   153f0:	df000017 	ldw	fp,0(sp)
   153f4:	dec00104 	addi	sp,sp,4
   153f8:	f800283a 	ret

000153fc <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   153fc:	defffc04 	addi	sp,sp,-16
   15400:	df000315 	stw	fp,12(sp)
   15404:	df000304 	addi	fp,sp,12
   15408:	e13ffd15 	stw	r4,-12(fp)
   1540c:	e17ffe15 	stw	r5,-8(fp)
   15410:	3005883a 	mov	r2,r6
   15414:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   15418:	e0bffe17 	ldw	r2,-8(fp)
   1541c:	e0fffd17 	ldw	r3,-12(fp)
   15420:	1885883a 	add	r2,r3,r2
   15424:	e0ffff03 	ldbu	r3,-4(fp)
   15428:	10c00025 	stbio	r3,0(r2)
  return;
   1542c:	0001883a 	nop
}
   15430:	e037883a 	mov	sp,fp
   15434:	df000017 	ldw	fp,0(sp)
   15438:	dec00104 	addi	sp,sp,4
   1543c:	f800283a 	ret

00015440 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15440:	defffc04 	addi	sp,sp,-16
   15444:	df000315 	stw	fp,12(sp)
   15448:	df000304 	addi	fp,sp,12
   1544c:	e13ffd15 	stw	r4,-12(fp)
   15450:	e17ffe15 	stw	r5,-8(fp)
   15454:	3005883a 	mov	r2,r6
   15458:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   1545c:	e0bffe17 	ldw	r2,-8(fp)
   15460:	1080004c 	andi	r2,r2,1
   15464:	10000826 	beq	r2,zero,15488 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   15468:	e0bffe17 	ldw	r2,-8(fp)
   1546c:	1085883a 	add	r2,r2,r2
   15470:	1007883a 	mov	r3,r2
   15474:	e0bffd17 	ldw	r2,-12(fp)
   15478:	10c5883a 	add	r2,r2,r3
   1547c:	e0ffff03 	ldbu	r3,-4(fp)
   15480:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   15484:	00000806 	br	154a8 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   15488:	e0bffe17 	ldw	r2,-8(fp)
   1548c:	1085883a 	add	r2,r2,r2
   15490:	10800044 	addi	r2,r2,1
   15494:	e0fffd17 	ldw	r3,-12(fp)
   15498:	1885883a 	add	r2,r3,r2
   1549c:	e0ffff03 	ldbu	r3,-4(fp)
   154a0:	10c00025 	stbio	r3,0(r2)
  }
  return;
   154a4:	0001883a 	nop
}
   154a8:	e037883a 	mov	sp,fp
   154ac:	df000017 	ldw	fp,0(sp)
   154b0:	dec00104 	addi	sp,sp,4
   154b4:	f800283a 	ret

000154b8 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   154b8:	defffc04 	addi	sp,sp,-16
   154bc:	df000315 	stw	fp,12(sp)
   154c0:	df000304 	addi	fp,sp,12
   154c4:	e13ffd15 	stw	r4,-12(fp)
   154c8:	e17ffe15 	stw	r5,-8(fp)
   154cc:	3005883a 	mov	r2,r6
   154d0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   154d4:	e0bffe17 	ldw	r2,-8(fp)
   154d8:	1085883a 	add	r2,r2,r2
   154dc:	1085883a 	add	r2,r2,r2
   154e0:	1007883a 	mov	r3,r2
   154e4:	e0bffd17 	ldw	r2,-12(fp)
   154e8:	10c5883a 	add	r2,r2,r3
   154ec:	e0ffff03 	ldbu	r3,-4(fp)
   154f0:	10c00025 	stbio	r3,0(r2)
  return;
   154f4:	0001883a 	nop
}
   154f8:	e037883a 	mov	sp,fp
   154fc:	df000017 	ldw	fp,0(sp)
   15500:	dec00104 	addi	sp,sp,4
   15504:	f800283a 	ret

00015508 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15508:	defffc04 	addi	sp,sp,-16
   1550c:	df000315 	stw	fp,12(sp)
   15510:	df000304 	addi	fp,sp,12
   15514:	e13ffd15 	stw	r4,-12(fp)
   15518:	e17ffe15 	stw	r5,-8(fp)
   1551c:	3005883a 	mov	r2,r6
   15520:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   15524:	e0bffe17 	ldw	r2,-8(fp)
   15528:	1085883a 	add	r2,r2,r2
   1552c:	1007883a 	mov	r3,r2
   15530:	e0bffd17 	ldw	r2,-12(fp)
   15534:	10c5883a 	add	r2,r2,r3
   15538:	e0ffff03 	ldbu	r3,-4(fp)
   1553c:	10c0002d 	sthio	r3,0(r2)
  return;
   15540:	0001883a 	nop
}
   15544:	e037883a 	mov	sp,fp
   15548:	df000017 	ldw	fp,0(sp)
   1554c:	dec00104 	addi	sp,sp,4
   15550:	f800283a 	ret

00015554 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15554:	defffc04 	addi	sp,sp,-16
   15558:	df000315 	stw	fp,12(sp)
   1555c:	df000304 	addi	fp,sp,12
   15560:	e13ffd15 	stw	r4,-12(fp)
   15564:	e17ffe15 	stw	r5,-8(fp)
   15568:	3005883a 	mov	r2,r6
   1556c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   15570:	e0bffe17 	ldw	r2,-8(fp)
   15574:	1085883a 	add	r2,r2,r2
   15578:	1085883a 	add	r2,r2,r2
   1557c:	1007883a 	mov	r3,r2
   15580:	e0bffd17 	ldw	r2,-12(fp)
   15584:	10c5883a 	add	r2,r2,r3
   15588:	e0ffff03 	ldbu	r3,-4(fp)
   1558c:	10c0002d 	sthio	r3,0(r2)
  return;
   15590:	0001883a 	nop
}
   15594:	e037883a 	mov	sp,fp
   15598:	df000017 	ldw	fp,0(sp)
   1559c:	dec00104 	addi	sp,sp,4
   155a0:	f800283a 	ret

000155a4 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   155a4:	defffc04 	addi	sp,sp,-16
   155a8:	df000315 	stw	fp,12(sp)
   155ac:	df000304 	addi	fp,sp,12
   155b0:	e13ffd15 	stw	r4,-12(fp)
   155b4:	e17ffe15 	stw	r5,-8(fp)
   155b8:	3005883a 	mov	r2,r6
   155bc:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   155c0:	e0bffe17 	ldw	r2,-8(fp)
   155c4:	1085883a 	add	r2,r2,r2
   155c8:	1085883a 	add	r2,r2,r2
   155cc:	1007883a 	mov	r3,r2
   155d0:	e0bffd17 	ldw	r2,-12(fp)
   155d4:	10c5883a 	add	r2,r2,r3
   155d8:	e0ffff03 	ldbu	r3,-4(fp)
   155dc:	10c00035 	stwio	r3,0(r2)
  return;
   155e0:	0001883a 	nop
}
   155e4:	e037883a 	mov	sp,fp
   155e8:	df000017 	ldw	fp,0(sp)
   155ec:	dec00104 	addi	sp,sp,4
   155f0:	f800283a 	ret

000155f4 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   155f4:	defffd04 	addi	sp,sp,-12
   155f8:	df000215 	stw	fp,8(sp)
   155fc:	df000204 	addi	fp,sp,8
   15600:	e13ffe15 	stw	r4,-8(fp)
   15604:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   15608:	e0bfff17 	ldw	r2,-4(fp)
   1560c:	10c03fcc 	andi	r3,r2,255
   15610:	e0bffe17 	ldw	r2,-8(fp)
   15614:	10c00025 	stbio	r3,0(r2)
  return;
   15618:	0001883a 	nop
}
   1561c:	e037883a 	mov	sp,fp
   15620:	df000017 	ldw	fp,0(sp)
   15624:	dec00104 	addi	sp,sp,4
   15628:	f800283a 	ret

0001562c <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   1562c:	defffd04 	addi	sp,sp,-12
   15630:	df000215 	stw	fp,8(sp)
   15634:	df000204 	addi	fp,sp,8
   15638:	e13ffe15 	stw	r4,-8(fp)
   1563c:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   15640:	e0bfff17 	ldw	r2,-4(fp)
   15644:	10ffffcc 	andi	r3,r2,65535
   15648:	e0bffe17 	ldw	r2,-8(fp)
   1564c:	10c0002d 	sthio	r3,0(r2)
  return;
   15650:	0001883a 	nop
}
   15654:	e037883a 	mov	sp,fp
   15658:	df000017 	ldw	fp,0(sp)
   1565c:	dec00104 	addi	sp,sp,4
   15660:	f800283a 	ret

00015664 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   15664:	defffd04 	addi	sp,sp,-12
   15668:	df000215 	stw	fp,8(sp)
   1566c:	df000204 	addi	fp,sp,8
   15670:	e13ffe15 	stw	r4,-8(fp)
   15674:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   15678:	e0ffff17 	ldw	r3,-4(fp)
   1567c:	e0bffe17 	ldw	r2,-8(fp)
   15680:	10c00035 	stwio	r3,0(r2)
  return;
   15684:	0001883a 	nop
}
   15688:	e037883a 	mov	sp,fp
   1568c:	df000017 	ldw	fp,0(sp)
   15690:	dec00104 	addi	sp,sp,4
   15694:	f800283a 	ret

00015698 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   15698:	defffd04 	addi	sp,sp,-12
   1569c:	df000215 	stw	fp,8(sp)
   156a0:	df000204 	addi	fp,sp,8
   156a4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   156a8:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   156ac:	e0bfff17 	ldw	r2,-4(fp)
   156b0:	10802f17 	ldw	r2,188(r2)
   156b4:	10c000a0 	cmpeqi	r3,r2,2
   156b8:	1800231e 	bne	r3,zero,15748 <alt_set_flash_width_func+0xb0>
   156bc:	10c00120 	cmpeqi	r3,r2,4
   156c0:	1800371e 	bne	r3,zero,157a0 <alt_set_flash_width_func+0x108>
   156c4:	10800060 	cmpeqi	r2,r2,1
   156c8:	10003e26 	beq	r2,zero,157c4 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   156cc:	e0ffff17 	ldw	r3,-4(fp)
   156d0:	00800074 	movhi	r2,1
   156d4:	10957d04 	addi	r2,r2,22004
   156d8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   156dc:	e0bfff17 	ldw	r2,-4(fp)
   156e0:	10803017 	ldw	r2,192(r2)
   156e4:	10800058 	cmpnei	r2,r2,1
   156e8:	1000051e 	bne	r2,zero,15700 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   156ec:	e0ffff17 	ldw	r3,-4(fp)
   156f0:	00800074 	movhi	r2,1
   156f4:	1094ff04 	addi	r2,r2,21500
   156f8:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   156fc:	00003406 	br	157d0 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   15700:	e0bfff17 	ldw	r2,-4(fp)
   15704:	10803017 	ldw	r2,192(r2)
   15708:	10800098 	cmpnei	r2,r2,2
   1570c:	1000051e 	bne	r2,zero,15724 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   15710:	e0ffff17 	ldw	r3,-4(fp)
   15714:	00800074 	movhi	r2,1
   15718:	10951004 	addi	r2,r2,21568
   1571c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15720:	00002b06 	br	157d0 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   15724:	e0bfff17 	ldw	r2,-4(fp)
   15728:	10803017 	ldw	r2,192(r2)
   1572c:	10800118 	cmpnei	r2,r2,4
   15730:	1000271e 	bne	r2,zero,157d0 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   15734:	e0ffff17 	ldw	r3,-4(fp)
   15738:	00800074 	movhi	r2,1
   1573c:	10952e04 	addi	r2,r2,21688
   15740:	18803415 	stw	r2,208(r3)
      }
      break;
   15744:	00002206 	br	157d0 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   15748:	e0ffff17 	ldw	r3,-4(fp)
   1574c:	00800074 	movhi	r2,1
   15750:	10958b04 	addi	r2,r2,22060
   15754:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   15758:	e0bfff17 	ldw	r2,-4(fp)
   1575c:	10803017 	ldw	r2,192(r2)
   15760:	10800098 	cmpnei	r2,r2,2
   15764:	1000051e 	bne	r2,zero,1577c <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   15768:	e0ffff17 	ldw	r3,-4(fp)
   1576c:	00800074 	movhi	r2,1
   15770:	10954204 	addi	r2,r2,21768
   15774:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15778:	00001706 	br	157d8 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   1577c:	e0bfff17 	ldw	r2,-4(fp)
   15780:	10803017 	ldw	r2,192(r2)
   15784:	10800118 	cmpnei	r2,r2,4
   15788:	1000131e 	bne	r2,zero,157d8 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   1578c:	e0ffff17 	ldw	r3,-4(fp)
   15790:	00800074 	movhi	r2,1
   15794:	10955504 	addi	r2,r2,21844
   15798:	18803415 	stw	r2,208(r3)
      }

      break;
   1579c:	00000e06 	br	157d8 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   157a0:	e0ffff17 	ldw	r3,-4(fp)
   157a4:	00800074 	movhi	r2,1
   157a8:	10959904 	addi	r2,r2,22116
   157ac:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   157b0:	e0ffff17 	ldw	r3,-4(fp)
   157b4:	00800074 	movhi	r2,1
   157b8:	10956904 	addi	r2,r2,21924
   157bc:	18803415 	stw	r2,208(r3)
      break;
   157c0:	00000606 	br	157dc <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   157c4:	00bffcc4 	movi	r2,-13
   157c8:	e0bffe15 	stw	r2,-8(fp)
   157cc:	00000306 	br	157dc <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   157d0:	0001883a 	nop
   157d4:	00000106 	br	157dc <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   157d8:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   157dc:	e0bffe17 	ldw	r2,-8(fp)
   157e0:	1000191e 	bne	r2,zero,15848 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   157e4:	e0bfff17 	ldw	r2,-4(fp)
   157e8:	10803017 	ldw	r2,192(r2)
   157ec:	10c000a0 	cmpeqi	r3,r2,2
   157f0:	1800091e 	bne	r3,zero,15818 <alt_set_flash_width_func+0x180>
   157f4:	10c00120 	cmpeqi	r3,r2,4
   157f8:	18000c1e 	bne	r3,zero,1582c <alt_set_flash_width_func+0x194>
   157fc:	10800060 	cmpeqi	r2,r2,1
   15800:	10000f26 	beq	r2,zero,15840 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   15804:	e0ffff17 	ldw	r3,-4(fp)
   15808:	00800074 	movhi	r2,1
   1580c:	1094d004 	addi	r2,r2,21312
   15810:	18803515 	stw	r2,212(r3)
        break;
   15814:	00000c06 	br	15848 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   15818:	e0ffff17 	ldw	r3,-4(fp)
   1581c:	00800074 	movhi	r2,1
   15820:	1094df04 	addi	r2,r2,21372
   15824:	18803515 	stw	r2,212(r3)
        break;
   15828:	00000706 	br	15848 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   1582c:	e0ffff17 	ldw	r3,-4(fp)
   15830:	00800074 	movhi	r2,1
   15834:	1094ef04 	addi	r2,r2,21436
   15838:	18803515 	stw	r2,212(r3)
        break;
   1583c:	00000206 	br	15848 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   15840:	00bffcc4 	movi	r2,-13
   15844:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   15848:	e0bffe17 	ldw	r2,-8(fp)
}
   1584c:	e037883a 	mov	sp,fp
   15850:	df000017 	ldw	fp,0(sp)
   15854:	dec00104 	addi	sp,sp,4
   15858:	f800283a 	ret

0001585c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   1585c:	defffd04 	addi	sp,sp,-12
   15860:	df000215 	stw	fp,8(sp)
   15864:	df000204 	addi	fp,sp,8
   15868:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1586c:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   15870:	e0bfff17 	ldw	r2,-4(fp)
   15874:	10802e17 	ldw	r2,184(r2)
   15878:	10c000a0 	cmpeqi	r3,r2,2
   1587c:	1800051e 	bne	r3,zero,15894 <alt_set_flash_algorithm_func+0x38>
   15880:	10c000e0 	cmpeqi	r3,r2,3
   15884:	18000c1e 	bne	r3,zero,158b8 <alt_set_flash_algorithm_func+0x5c>
   15888:	10800060 	cmpeqi	r2,r2,1
   1588c:	10000a1e 	bne	r2,zero,158b8 <alt_set_flash_algorithm_func+0x5c>
   15890:	00001206 	br	158dc <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15894:	e0ffff17 	ldw	r3,-4(fp)
   15898:	008000b4 	movhi	r2,2
   1589c:	10ab2904 	addi	r2,r2,-21340
   158a0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   158a4:	e0ffff17 	ldw	r3,-4(fp)
   158a8:	008000b4 	movhi	r2,2
   158ac:	10ab0f04 	addi	r2,r2,-21444
   158b0:	18800915 	stw	r2,36(r3)
      break;
   158b4:	00000b06 	br	158e4 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   158b8:	e0ffff17 	ldw	r3,-4(fp)
   158bc:	008000b4 	movhi	r2,2
   158c0:	10ac4704 	addi	r2,r2,-20196
   158c4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   158c8:	e0ffff17 	ldw	r3,-4(fp)
   158cc:	008000b4 	movhi	r2,2
   158d0:	10ac2704 	addi	r2,r2,-20324
   158d4:	18800915 	stw	r2,36(r3)
      break;
   158d8:	00000206 	br	158e4 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   158dc:	00bffec4 	movi	r2,-5
   158e0:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   158e4:	e0bffe17 	ldw	r2,-8(fp)
}
   158e8:	e037883a 	mov	sp,fp
   158ec:	df000017 	ldw	fp,0(sp)
   158f0:	dec00104 	addi	sp,sp,4
   158f4:	f800283a 	ret

000158f8 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   158f8:	defffb04 	addi	sp,sp,-20
   158fc:	dfc00415 	stw	ra,16(sp)
   15900:	df000315 	stw	fp,12(sp)
   15904:	df000304 	addi	fp,sp,12
   15908:	e13ffe15 	stw	r4,-8(fp)
   1590c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   15910:	e0bffe17 	ldw	r2,-8(fp)
   15914:	10803517 	ldw	r2,212(r2)
   15918:	e17fff17 	ldw	r5,-4(fp)
   1591c:	e13ffe17 	ldw	r4,-8(fp)
   15920:	103ee83a 	callr	r2
   15924:	10803fcc 	andi	r2,r2,255
   15928:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   1592c:	e0bffe17 	ldw	r2,-8(fp)
   15930:	10803517 	ldw	r2,212(r2)
   15934:	e0ffff17 	ldw	r3,-4(fp)
   15938:	18c00044 	addi	r3,r3,1
   1593c:	180b883a 	mov	r5,r3
   15940:	e13ffe17 	ldw	r4,-8(fp)
   15944:	103ee83a 	callr	r2
   15948:	10803fcc 	andi	r2,r2,255
   1594c:	1004923a 	slli	r2,r2,8
   15950:	1007883a 	mov	r3,r2
   15954:	e0bffd0b 	ldhu	r2,-12(fp)
   15958:	1884b03a 	or	r2,r3,r2
   1595c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   15960:	e0bffd0b 	ldhu	r2,-12(fp)
}
   15964:	e037883a 	mov	sp,fp
   15968:	dfc00117 	ldw	ra,4(sp)
   1596c:	df000017 	ldw	fp,0(sp)
   15970:	dec00204 	addi	sp,sp,8
   15974:	f800283a 	ret

00015978 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   15978:	defff304 	addi	sp,sp,-52
   1597c:	dfc00c15 	stw	ra,48(sp)
   15980:	df000b15 	stw	fp,44(sp)
   15984:	df000b04 	addi	fp,sp,44
   15988:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1598c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   15990:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15994:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   15998:	e13fff17 	ldw	r4,-4(fp)
   1599c:	00166b00 	call	166b0 <alt_check_primary_table>
   159a0:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   159a4:	e0bff717 	ldw	r2,-36(fp)
   159a8:	10015f1e 	bne	r2,zero,15f28 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   159ac:	e0bfff17 	ldw	r2,-4(fp)
   159b0:	10803517 	ldw	r2,212(r2)
   159b4:	014004c4 	movi	r5,19
   159b8:	e13fff17 	ldw	r4,-4(fp)
   159bc:	103ee83a 	callr	r2
   159c0:	10c03fcc 	andi	r3,r2,255
   159c4:	e0bfff17 	ldw	r2,-4(fp)
   159c8:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   159cc:	e0bfff17 	ldw	r2,-4(fp)
   159d0:	10803517 	ldw	r2,212(r2)
   159d4:	014007c4 	movi	r5,31
   159d8:	e13fff17 	ldw	r4,-4(fp)
   159dc:	103ee83a 	callr	r2
   159e0:	10803fcc 	andi	r2,r2,255
   159e4:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   159e8:	e0bfff17 	ldw	r2,-4(fp)
   159ec:	10803517 	ldw	r2,212(r2)
   159f0:	014008c4 	movi	r5,35
   159f4:	e13fff17 	ldw	r4,-4(fp)
   159f8:	103ee83a 	callr	r2
   159fc:	10803fcc 	andi	r2,r2,255
   15a00:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15a04:	e0bffa17 	ldw	r2,-24(fp)
   15a08:	10000226 	beq	r2,zero,15a14 <alt_read_cfi_table+0x9c>
   15a0c:	e0bffb17 	ldw	r2,-20(fp)
   15a10:	1000041e 	bne	r2,zero,15a24 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15a14:	e0bfff17 	ldw	r2,-4(fp)
   15a18:	00c0fa04 	movi	r3,1000
   15a1c:	10c03115 	stw	r3,196(r2)
   15a20:	00000706 	br	15a40 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   15a24:	00c00044 	movi	r3,1
   15a28:	e0bffa17 	ldw	r2,-24(fp)
   15a2c:	1886983a 	sll	r3,r3,r2
   15a30:	e0bffb17 	ldw	r2,-20(fp)
   15a34:	1886983a 	sll	r3,r3,r2
   15a38:	e0bfff17 	ldw	r2,-4(fp)
   15a3c:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   15a40:	e0bfff17 	ldw	r2,-4(fp)
   15a44:	10803517 	ldw	r2,212(r2)
   15a48:	01400844 	movi	r5,33
   15a4c:	e13fff17 	ldw	r4,-4(fp)
   15a50:	103ee83a 	callr	r2
   15a54:	10803fcc 	andi	r2,r2,255
   15a58:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   15a5c:	e0bfff17 	ldw	r2,-4(fp)
   15a60:	10803517 	ldw	r2,212(r2)
   15a64:	01400944 	movi	r5,37
   15a68:	e13fff17 	ldw	r4,-4(fp)
   15a6c:	103ee83a 	callr	r2
   15a70:	10803fcc 	andi	r2,r2,255
   15a74:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15a78:	e0bffa17 	ldw	r2,-24(fp)
   15a7c:	10000226 	beq	r2,zero,15a88 <alt_read_cfi_table+0x110>
   15a80:	e0bffb17 	ldw	r2,-20(fp)
   15a84:	1000051e 	bne	r2,zero,15a9c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   15a88:	e0ffff17 	ldw	r3,-4(fp)
   15a8c:	00804c74 	movhi	r2,305
   15a90:	108b4004 	addi	r2,r2,11520
   15a94:	18803215 	stw	r2,200(r3)
   15a98:	00000806 	br	15abc <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   15a9c:	00c00044 	movi	r3,1
   15aa0:	e0bffa17 	ldw	r2,-24(fp)
   15aa4:	1886983a 	sll	r3,r3,r2
   15aa8:	e0bffb17 	ldw	r2,-20(fp)
   15aac:	1884983a 	sll	r2,r3,r2
   15ab0:	10c0fa24 	muli	r3,r2,1000
   15ab4:	e0bfff17 	ldw	r2,-4(fp)
   15ab8:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   15abc:	e0bfff17 	ldw	r2,-4(fp)
   15ac0:	10803517 	ldw	r2,212(r2)
   15ac4:	014009c4 	movi	r5,39
   15ac8:	e13fff17 	ldw	r4,-4(fp)
   15acc:	103ee83a 	callr	r2
   15ad0:	10803fcc 	andi	r2,r2,255
   15ad4:	00c00044 	movi	r3,1
   15ad8:	1884983a 	sll	r2,r3,r2
   15adc:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   15ae0:	e0bfff17 	ldw	r2,-4(fp)
   15ae4:	10803517 	ldw	r2,212(r2)
   15ae8:	01400b04 	movi	r5,44
   15aec:	e13fff17 	ldw	r4,-4(fp)
   15af0:	103ee83a 	callr	r2
   15af4:	10c03fcc 	andi	r3,r2,255
   15af8:	e0bfff17 	ldw	r2,-4(fp)
   15afc:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15b00:	e0bfff17 	ldw	r2,-4(fp)
   15b04:	10800c17 	ldw	r2,48(r2)
   15b08:	10800250 	cmplti	r2,r2,9
   15b0c:	1000031e 	bne	r2,zero,15b1c <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15b10:	00bffd04 	movi	r2,-12
   15b14:	e0bff715 	stw	r2,-36(fp)
   15b18:	00006006 	br	15c9c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15b1c:	e03ff515 	stw	zero,-44(fp)
   15b20:	00005506 	br	15c78 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15b24:	e0bff517 	ldw	r2,-44(fp)
   15b28:	1085883a 	add	r2,r2,r2
   15b2c:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15b30:	10800b44 	addi	r2,r2,45
   15b34:	100b883a 	mov	r5,r2
   15b38:	e13fff17 	ldw	r4,-4(fp)
   15b3c:	00158f80 	call	158f8 <alt_read_16bit_query_entry>
   15b40:	10ffffcc 	andi	r3,r2,65535
   15b44:	e13fff17 	ldw	r4,-4(fp)
   15b48:	e0bff517 	ldw	r2,-44(fp)
   15b4c:	1004913a 	slli	r2,r2,4
   15b50:	2085883a 	add	r2,r4,r2
   15b54:	10800f04 	addi	r2,r2,60
   15b58:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   15b5c:	e0ffff17 	ldw	r3,-4(fp)
   15b60:	e0bff517 	ldw	r2,-44(fp)
   15b64:	1004913a 	slli	r2,r2,4
   15b68:	1885883a 	add	r2,r3,r2
   15b6c:	10800f04 	addi	r2,r2,60
   15b70:	10800017 	ldw	r2,0(r2)
   15b74:	10c00044 	addi	r3,r2,1
   15b78:	e13fff17 	ldw	r4,-4(fp)
   15b7c:	e0bff517 	ldw	r2,-44(fp)
   15b80:	1004913a 	slli	r2,r2,4
   15b84:	2085883a 	add	r2,r4,r2
   15b88:	10800f04 	addi	r2,r2,60
   15b8c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   15b90:	e0bff517 	ldw	r2,-44(fp)
   15b94:	1085883a 	add	r2,r2,r2
   15b98:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   15b9c:	10800bc4 	addi	r2,r2,47
   15ba0:	100b883a 	mov	r5,r2
   15ba4:	e13fff17 	ldw	r4,-4(fp)
   15ba8:	00158f80 	call	158f8 <alt_read_16bit_query_entry>
   15bac:	10ffffcc 	andi	r3,r2,65535
   15bb0:	e13fff17 	ldw	r4,-4(fp)
   15bb4:	e0bff517 	ldw	r2,-44(fp)
   15bb8:	10800104 	addi	r2,r2,4
   15bbc:	1004913a 	slli	r2,r2,4
   15bc0:	2085883a 	add	r2,r4,r2
   15bc4:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   15bc8:	e0ffff17 	ldw	r3,-4(fp)
   15bcc:	e0bff517 	ldw	r2,-44(fp)
   15bd0:	10800104 	addi	r2,r2,4
   15bd4:	1004913a 	slli	r2,r2,4
   15bd8:	1885883a 	add	r2,r3,r2
   15bdc:	10800017 	ldw	r2,0(r2)
   15be0:	1006923a 	slli	r3,r2,8
   15be4:	e13fff17 	ldw	r4,-4(fp)
   15be8:	e0bff517 	ldw	r2,-44(fp)
   15bec:	10800104 	addi	r2,r2,4
   15bf0:	1004913a 	slli	r2,r2,4
   15bf4:	2085883a 	add	r2,r4,r2
   15bf8:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   15bfc:	e0ffff17 	ldw	r3,-4(fp)
   15c00:	e0bff517 	ldw	r2,-44(fp)
   15c04:	1004913a 	slli	r2,r2,4
   15c08:	1885883a 	add	r2,r3,r2
   15c0c:	10800f04 	addi	r2,r2,60
   15c10:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   15c14:	e13fff17 	ldw	r4,-4(fp)
   15c18:	e0bff517 	ldw	r2,-44(fp)
   15c1c:	10800104 	addi	r2,r2,4
   15c20:	1004913a 	slli	r2,r2,4
   15c24:	2085883a 	add	r2,r4,r2
   15c28:	10800017 	ldw	r2,0(r2)
   15c2c:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   15c30:	e13fff17 	ldw	r4,-4(fp)
   15c34:	e0bff517 	ldw	r2,-44(fp)
   15c38:	1004913a 	slli	r2,r2,4
   15c3c:	2085883a 	add	r2,r4,r2
   15c40:	10800e04 	addi	r2,r2,56
   15c44:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   15c48:	e0ffff17 	ldw	r3,-4(fp)
   15c4c:	e0bff517 	ldw	r2,-44(fp)
   15c50:	1004913a 	slli	r2,r2,4
   15c54:	1885883a 	add	r2,r3,r2
   15c58:	10800e04 	addi	r2,r2,56
   15c5c:	10800017 	ldw	r2,0(r2)
   15c60:	e0fff817 	ldw	r3,-32(fp)
   15c64:	1885883a 	add	r2,r3,r2
   15c68:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15c6c:	e0bff517 	ldw	r2,-44(fp)
   15c70:	10800044 	addi	r2,r2,1
   15c74:	e0bff515 	stw	r2,-44(fp)
   15c78:	e0bfff17 	ldw	r2,-4(fp)
   15c7c:	10800c17 	ldw	r2,48(r2)
   15c80:	e0fff517 	ldw	r3,-44(fp)
   15c84:	18bfa716 	blt	r3,r2,15b24 <__alt_data_end+0xf0015b24>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   15c88:	e0fff817 	ldw	r3,-32(fp)
   15c8c:	e0bffc17 	ldw	r2,-16(fp)
   15c90:	18800226 	beq	r3,r2,15c9c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   15c94:	00bffb44 	movi	r2,-19
   15c98:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   15c9c:	e0bfff17 	ldw	r2,-4(fp)
   15ca0:	10803517 	ldw	r2,212(r2)
   15ca4:	e0ffff17 	ldw	r3,-4(fp)
   15ca8:	18c03317 	ldw	r3,204(r3)
   15cac:	18c003c4 	addi	r3,r3,15
   15cb0:	180b883a 	mov	r5,r3
   15cb4:	e13fff17 	ldw	r4,-4(fp)
   15cb8:	103ee83a 	callr	r2
   15cbc:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   15cc0:	e0bfff17 	ldw	r2,-4(fp)
   15cc4:	10802e17 	ldw	r2,184(r2)
   15cc8:	10800098 	cmpnei	r2,r2,2
   15ccc:	1000601e 	bne	r2,zero,15e50 <alt_read_cfi_table+0x4d8>
   15cd0:	e0bffd03 	ldbu	r2,-12(fp)
   15cd4:	108000d8 	cmpnei	r2,r2,3
   15cd8:	10005d1e 	bne	r2,zero,15e50 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15cdc:	e0bfff17 	ldw	r2,-4(fp)
   15ce0:	10800c17 	ldw	r2,48(r2)
   15ce4:	10bfffc4 	addi	r2,r2,-1
   15ce8:	e0bff515 	stw	r2,-44(fp)
   15cec:	e03ff615 	stw	zero,-40(fp)
   15cf0:	00005406 	br	15e44 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   15cf4:	e0ffff17 	ldw	r3,-4(fp)
   15cf8:	e0bff517 	ldw	r2,-44(fp)
   15cfc:	1004913a 	slli	r2,r2,4
   15d00:	1885883a 	add	r2,r3,r2
   15d04:	10800e04 	addi	r2,r2,56
   15d08:	10800017 	ldw	r2,0(r2)
   15d0c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   15d10:	e0ffff17 	ldw	r3,-4(fp)
   15d14:	e0bff617 	ldw	r2,-40(fp)
   15d18:	1004913a 	slli	r2,r2,4
   15d1c:	1885883a 	add	r2,r3,r2
   15d20:	10800e04 	addi	r2,r2,56
   15d24:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   15d28:	e13fff17 	ldw	r4,-4(fp)
   15d2c:	e0bff517 	ldw	r2,-44(fp)
   15d30:	1004913a 	slli	r2,r2,4
   15d34:	2085883a 	add	r2,r4,r2
   15d38:	10800e04 	addi	r2,r2,56
   15d3c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   15d40:	e0ffff17 	ldw	r3,-4(fp)
   15d44:	e0bff617 	ldw	r2,-40(fp)
   15d48:	1004913a 	slli	r2,r2,4
   15d4c:	1885883a 	add	r2,r3,r2
   15d50:	10800e04 	addi	r2,r2,56
   15d54:	e0fffe17 	ldw	r3,-8(fp)
   15d58:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   15d5c:	e0ffff17 	ldw	r3,-4(fp)
   15d60:	e0bff517 	ldw	r2,-44(fp)
   15d64:	10800104 	addi	r2,r2,4
   15d68:	1004913a 	slli	r2,r2,4
   15d6c:	1885883a 	add	r2,r3,r2
   15d70:	10800017 	ldw	r2,0(r2)
   15d74:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   15d78:	e0ffff17 	ldw	r3,-4(fp)
   15d7c:	e0bff617 	ldw	r2,-40(fp)
   15d80:	10800104 	addi	r2,r2,4
   15d84:	1004913a 	slli	r2,r2,4
   15d88:	1885883a 	add	r2,r3,r2
   15d8c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   15d90:	e13fff17 	ldw	r4,-4(fp)
   15d94:	e0bff517 	ldw	r2,-44(fp)
   15d98:	10800104 	addi	r2,r2,4
   15d9c:	1004913a 	slli	r2,r2,4
   15da0:	2085883a 	add	r2,r4,r2
   15da4:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   15da8:	e0ffff17 	ldw	r3,-4(fp)
   15dac:	e0bff617 	ldw	r2,-40(fp)
   15db0:	10800104 	addi	r2,r2,4
   15db4:	1004913a 	slli	r2,r2,4
   15db8:	1885883a 	add	r2,r3,r2
   15dbc:	e0fffe17 	ldw	r3,-8(fp)
   15dc0:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   15dc4:	e0ffff17 	ldw	r3,-4(fp)
   15dc8:	e0bff517 	ldw	r2,-44(fp)
   15dcc:	1004913a 	slli	r2,r2,4
   15dd0:	1885883a 	add	r2,r3,r2
   15dd4:	10800f04 	addi	r2,r2,60
   15dd8:	10800017 	ldw	r2,0(r2)
   15ddc:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   15de0:	e0ffff17 	ldw	r3,-4(fp)
   15de4:	e0bff617 	ldw	r2,-40(fp)
   15de8:	1004913a 	slli	r2,r2,4
   15dec:	1885883a 	add	r2,r3,r2
   15df0:	10800f04 	addi	r2,r2,60
   15df4:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   15df8:	e13fff17 	ldw	r4,-4(fp)
   15dfc:	e0bff517 	ldw	r2,-44(fp)
   15e00:	1004913a 	slli	r2,r2,4
   15e04:	2085883a 	add	r2,r4,r2
   15e08:	10800f04 	addi	r2,r2,60
   15e0c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   15e10:	e0ffff17 	ldw	r3,-4(fp)
   15e14:	e0bff617 	ldw	r2,-40(fp)
   15e18:	1004913a 	slli	r2,r2,4
   15e1c:	1885883a 	add	r2,r3,r2
   15e20:	10800f04 	addi	r2,r2,60
   15e24:	e0fffe17 	ldw	r3,-8(fp)
   15e28:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   15e2c:	e0bff517 	ldw	r2,-44(fp)
   15e30:	10bfffc4 	addi	r2,r2,-1
   15e34:	e0bff515 	stw	r2,-44(fp)
   15e38:	e0bff617 	ldw	r2,-40(fp)
   15e3c:	10800044 	addi	r2,r2,1
   15e40:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   15e44:	e0bff617 	ldw	r2,-40(fp)
   15e48:	e0fff517 	ldw	r3,-44(fp)
   15e4c:	18bfa90e 	bge	r3,r2,15cf4 <__alt_data_end+0xf0015cf4>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15e50:	e03ff515 	stw	zero,-44(fp)
   15e54:	00001306 	br	15ea4 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   15e58:	e0ffff17 	ldw	r3,-4(fp)
   15e5c:	e0bff517 	ldw	r2,-44(fp)
   15e60:	1004913a 	slli	r2,r2,4
   15e64:	1885883a 	add	r2,r3,r2
   15e68:	10800d04 	addi	r2,r2,52
   15e6c:	e0fff917 	ldw	r3,-28(fp)
   15e70:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   15e74:	e0ffff17 	ldw	r3,-4(fp)
   15e78:	e0bff517 	ldw	r2,-44(fp)
   15e7c:	1004913a 	slli	r2,r2,4
   15e80:	1885883a 	add	r2,r3,r2
   15e84:	10800e04 	addi	r2,r2,56
   15e88:	10800017 	ldw	r2,0(r2)
   15e8c:	e0fff917 	ldw	r3,-28(fp)
   15e90:	1885883a 	add	r2,r3,r2
   15e94:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   15e98:	e0bff517 	ldw	r2,-44(fp)
   15e9c:	10800044 	addi	r2,r2,1
   15ea0:	e0bff515 	stw	r2,-44(fp)
   15ea4:	e0bfff17 	ldw	r2,-4(fp)
   15ea8:	10800c17 	ldw	r2,48(r2)
   15eac:	e0fff517 	ldw	r3,-44(fp)
   15eb0:	18bfe916 	blt	r3,r2,15e58 <__alt_data_end+0xf0015e58>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   15eb4:	e0bfff17 	ldw	r2,-4(fp)
   15eb8:	10802e17 	ldw	r2,184(r2)
   15ebc:	10c000a0 	cmpeqi	r3,r2,2
   15ec0:	1800051e 	bne	r3,zero,15ed8 <alt_read_cfi_table+0x560>
   15ec4:	10c000e0 	cmpeqi	r3,r2,3
   15ec8:	18000c1e 	bne	r3,zero,15efc <alt_read_cfi_table+0x584>
   15ecc:	10800060 	cmpeqi	r2,r2,1
   15ed0:	10000a1e 	bne	r2,zero,15efc <alt_read_cfi_table+0x584>
   15ed4:	00001206 	br	15f20 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15ed8:	e0bfff17 	ldw	r2,-4(fp)
   15edc:	10803417 	ldw	r2,208(r2)
   15ee0:	e0ffff17 	ldw	r3,-4(fp)
   15ee4:	18c00a17 	ldw	r3,40(r3)
   15ee8:	01803c04 	movi	r6,240
   15eec:	01401544 	movi	r5,85
   15ef0:	1809883a 	mov	r4,r3
   15ef4:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   15ef8:	00000b06 	br	15f28 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   15efc:	e0bfff17 	ldw	r2,-4(fp)
   15f00:	10803417 	ldw	r2,208(r2)
   15f04:	e0ffff17 	ldw	r3,-4(fp)
   15f08:	18c00a17 	ldw	r3,40(r3)
   15f0c:	01803fc4 	movi	r6,255
   15f10:	01401544 	movi	r5,85
   15f14:	1809883a 	mov	r4,r3
   15f18:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   15f1c:	00000206 	br	15f28 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   15f20:	00bffec4 	movi	r2,-5
   15f24:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   15f28:	e0bff717 	ldw	r2,-36(fp)
}
   15f2c:	e037883a 	mov	sp,fp
   15f30:	dfc00117 	ldw	ra,4(sp)
   15f34:	df000017 	ldw	fp,0(sp)
   15f38:	dec00204 	addi	sp,sp,8
   15f3c:	f800283a 	ret

00015f40 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   15f40:	defff704 	addi	sp,sp,-36
   15f44:	dfc00815 	stw	ra,32(sp)
   15f48:	df000715 	stw	fp,28(sp)
   15f4c:	df000704 	addi	fp,sp,28
   15f50:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   15f54:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15f58:	e0bfff17 	ldw	r2,-4(fp)
   15f5c:	10800a17 	ldw	r2,40(r2)
   15f60:	01802604 	movi	r6,152
   15f64:	01401544 	movi	r5,85
   15f68:	1009883a 	mov	r4,r2
   15f6c:	00153fc0 	call	153fc <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   15f70:	e03ff915 	stw	zero,-28(fp)
   15f74:	00000f06 	br	15fb4 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   15f78:	e0bfff17 	ldw	r2,-4(fp)
   15f7c:	10800a17 	ldw	r2,40(r2)
   15f80:	e0fff917 	ldw	r3,-28(fp)
   15f84:	18c00404 	addi	r3,r3,16
   15f88:	10c5883a 	add	r2,r2,r3
   15f8c:	10800023 	ldbuio	r2,0(r2)
   15f90:	10803fcc 	andi	r2,r2,255
   15f94:	1009883a 	mov	r4,r2
   15f98:	e0fffb84 	addi	r3,fp,-18
   15f9c:	e0bff917 	ldw	r2,-28(fp)
   15fa0:	1885883a 	add	r2,r3,r2
   15fa4:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   15fa8:	e0bff917 	ldw	r2,-28(fp)
   15fac:	10800044 	addi	r2,r2,1
   15fb0:	e0bff915 	stw	r2,-28(fp)
   15fb4:	e0bff917 	ldw	r2,-28(fp)
   15fb8:	108000d0 	cmplti	r2,r2,3
   15fbc:	103fee1e 	bne	r2,zero,15f78 <__alt_data_end+0xf0015f78>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15fc0:	e0bffb83 	ldbu	r2,-18(fp)
   15fc4:	10803fcc 	andi	r2,r2,255
   15fc8:	10801458 	cmpnei	r2,r2,81
   15fcc:	10001d1e 	bne	r2,zero,16044 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   15fd0:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   15fd4:	10803fcc 	andi	r2,r2,255
   15fd8:	10801498 	cmpnei	r2,r2,82
   15fdc:	1000191e 	bne	r2,zero,16044 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   15fe0:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   15fe4:	10803fcc 	andi	r2,r2,255
   15fe8:	10801658 	cmpnei	r2,r2,89
   15fec:	1000151e 	bne	r2,zero,16044 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   15ff0:	e0bfff17 	ldw	r2,-4(fp)
   15ff4:	00c00044 	movi	r3,1
   15ff8:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   15ffc:	e0bfff17 	ldw	r2,-4(fp)
   16000:	00c00044 	movi	r3,1
   16004:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   16008:	e0bfff17 	ldw	r2,-4(fp)
   1600c:	10800a17 	ldw	r2,40(r2)
   16010:	10800a04 	addi	r2,r2,40
   16014:	1080002b 	ldhuio	r2,0(r2)
   16018:	10bfffcc 	andi	r2,r2,65535
   1601c:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   16020:	e0bffb0b 	ldhu	r2,-20(fp)
   16024:	10800044 	addi	r2,r2,1
   16028:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   1602c:	e0bffb0b 	ldhu	r2,-20(fp)
   16030:	1080004c 	andi	r2,r2,1
   16034:	1001981e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   16038:	00bffb44 	movi	r2,-19
   1603c:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   16040:	00019506 	br	16698 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16044:	e0bfff17 	ldw	r2,-4(fp)
   16048:	10800a17 	ldw	r2,40(r2)
   1604c:	01802604 	movi	r6,152
   16050:	01401544 	movi	r5,85
   16054:	1009883a 	mov	r4,r2
   16058:	00154400 	call	15440 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   1605c:	e03ff915 	stw	zero,-28(fp)
   16060:	00000f06 	br	160a0 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   16064:	e0bfff17 	ldw	r2,-4(fp)
   16068:	10800a17 	ldw	r2,40(r2)
   1606c:	e0fff917 	ldw	r3,-28(fp)
   16070:	18c00804 	addi	r3,r3,32
   16074:	10c5883a 	add	r2,r2,r3
   16078:	10800023 	ldbuio	r2,0(r2)
   1607c:	10803fcc 	andi	r2,r2,255
   16080:	1009883a 	mov	r4,r2
   16084:	e0fffb84 	addi	r3,fp,-18
   16088:	e0bff917 	ldw	r2,-28(fp)
   1608c:	1885883a 	add	r2,r3,r2
   16090:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   16094:	e0bff917 	ldw	r2,-28(fp)
   16098:	10800044 	addi	r2,r2,1
   1609c:	e0bff915 	stw	r2,-28(fp)
   160a0:	e0bff917 	ldw	r2,-28(fp)
   160a4:	10800190 	cmplti	r2,r2,6
   160a8:	103fee1e 	bne	r2,zero,16064 <__alt_data_end+0xf0016064>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   160ac:	e0bffb83 	ldbu	r2,-18(fp)
   160b0:	10803fcc 	andi	r2,r2,255
   160b4:	10801458 	cmpnei	r2,r2,81
   160b8:	1000291e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   160bc:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   160c0:	10803fcc 	andi	r2,r2,255
   160c4:	10801458 	cmpnei	r2,r2,81
   160c8:	1000251e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   160cc:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   160d0:	10803fcc 	andi	r2,r2,255
   160d4:	10801498 	cmpnei	r2,r2,82
   160d8:	1000211e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   160dc:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   160e0:	10803fcc 	andi	r2,r2,255
   160e4:	10801498 	cmpnei	r2,r2,82
   160e8:	10001d1e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   160ec:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   160f0:	10803fcc 	andi	r2,r2,255
   160f4:	10801658 	cmpnei	r2,r2,89
   160f8:	1000191e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   160fc:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   16100:	10803fcc 	andi	r2,r2,255
   16104:	10801658 	cmpnei	r2,r2,89
   16108:	1000151e 	bne	r2,zero,16160 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   1610c:	e0bfff17 	ldw	r2,-4(fp)
   16110:	00c00044 	movi	r3,1
   16114:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   16118:	e0bfff17 	ldw	r2,-4(fp)
   1611c:	00c00084 	movi	r3,2
   16120:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   16124:	e0bfff17 	ldw	r2,-4(fp)
   16128:	10800a17 	ldw	r2,40(r2)
   1612c:	10801404 	addi	r2,r2,80
   16130:	1080002b 	ldhuio	r2,0(r2)
   16134:	10bfffcc 	andi	r2,r2,65535
   16138:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   1613c:	e0bffb0b 	ldhu	r2,-20(fp)
   16140:	10800044 	addi	r2,r2,1
   16144:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   16148:	e0bffb0b 	ldhu	r2,-20(fp)
   1614c:	1080004c 	andi	r2,r2,1
   16150:	1001511e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   16154:	00bffb44 	movi	r2,-19
   16158:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   1615c:	00014e06 	br	16698 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16160:	e0bfff17 	ldw	r2,-4(fp)
   16164:	10800a17 	ldw	r2,40(r2)
   16168:	01802604 	movi	r6,152
   1616c:	01401544 	movi	r5,85
   16170:	1009883a 	mov	r4,r2
   16174:	00155080 	call	15508 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   16178:	e03ff915 	stw	zero,-28(fp)
   1617c:	00000f06 	br	161bc <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   16180:	e0bfff17 	ldw	r2,-4(fp)
   16184:	10800a17 	ldw	r2,40(r2)
   16188:	e0fff917 	ldw	r3,-28(fp)
   1618c:	18c00804 	addi	r3,r3,32
   16190:	10c5883a 	add	r2,r2,r3
   16194:	10800023 	ldbuio	r2,0(r2)
   16198:	10803fcc 	andi	r2,r2,255
   1619c:	1009883a 	mov	r4,r2
   161a0:	e0fffb84 	addi	r3,fp,-18
   161a4:	e0bff917 	ldw	r2,-28(fp)
   161a8:	1885883a 	add	r2,r3,r2
   161ac:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   161b0:	e0bff917 	ldw	r2,-28(fp)
   161b4:	10800044 	addi	r2,r2,1
   161b8:	e0bff915 	stw	r2,-28(fp)
   161bc:	e0bff917 	ldw	r2,-28(fp)
   161c0:	10800190 	cmplti	r2,r2,6
   161c4:	103fee1e 	bne	r2,zero,16180 <__alt_data_end+0xf0016180>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   161c8:	e0bffb83 	ldbu	r2,-18(fp)
   161cc:	10803fcc 	andi	r2,r2,255
   161d0:	10801458 	cmpnei	r2,r2,81
   161d4:	1000261e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   161d8:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   161dc:	10803fcc 	andi	r2,r2,255
   161e0:	1000231e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   161e4:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   161e8:	10803fcc 	andi	r2,r2,255
   161ec:	10801498 	cmpnei	r2,r2,82
   161f0:	10001f1e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   161f4:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   161f8:	10803fcc 	andi	r2,r2,255
   161fc:	10001c1e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   16200:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   16204:	10803fcc 	andi	r2,r2,255
   16208:	10801658 	cmpnei	r2,r2,89
   1620c:	1000181e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   16210:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   16214:	10803fcc 	andi	r2,r2,255
   16218:	1000151e 	bne	r2,zero,16270 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   1621c:	e0bfff17 	ldw	r2,-4(fp)
   16220:	00c00084 	movi	r3,2
   16224:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   16228:	e0bfff17 	ldw	r2,-4(fp)
   1622c:	00c00084 	movi	r3,2
   16230:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   16234:	e0bfff17 	ldw	r2,-4(fp)
   16238:	10800a17 	ldw	r2,40(r2)
   1623c:	10801404 	addi	r2,r2,80
   16240:	1080002b 	ldhuio	r2,0(r2)
   16244:	10bfffcc 	andi	r2,r2,65535
   16248:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   1624c:	e0bffb0b 	ldhu	r2,-20(fp)
   16250:	10800044 	addi	r2,r2,1
   16254:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   16258:	e0bffb0b 	ldhu	r2,-20(fp)
   1625c:	1080008c 	andi	r2,r2,2
   16260:	10010d1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   16264:	00bffb44 	movi	r2,-19
   16268:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   1626c:	00010a06 	br	16698 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16270:	e0bfff17 	ldw	r2,-4(fp)
   16274:	10800a17 	ldw	r2,40(r2)
   16278:	01802604 	movi	r6,152
   1627c:	01401544 	movi	r5,85
   16280:	1009883a 	mov	r4,r2
   16284:	00155a40 	call	155a4 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   16288:	e03ff915 	stw	zero,-28(fp)
   1628c:	00000f06 	br	162cc <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16290:	e0bfff17 	ldw	r2,-4(fp)
   16294:	10800a17 	ldw	r2,40(r2)
   16298:	e0fff917 	ldw	r3,-28(fp)
   1629c:	18c01004 	addi	r3,r3,64
   162a0:	10c5883a 	add	r2,r2,r3
   162a4:	10800023 	ldbuio	r2,0(r2)
   162a8:	10803fcc 	andi	r2,r2,255
   162ac:	1009883a 	mov	r4,r2
   162b0:	e0fffb84 	addi	r3,fp,-18
   162b4:	e0bff917 	ldw	r2,-28(fp)
   162b8:	1885883a 	add	r2,r3,r2
   162bc:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   162c0:	e0bff917 	ldw	r2,-28(fp)
   162c4:	10800044 	addi	r2,r2,1
   162c8:	e0bff915 	stw	r2,-28(fp)
   162cc:	e0bff917 	ldw	r2,-28(fp)
   162d0:	10800310 	cmplti	r2,r2,12
   162d4:	103fee1e 	bne	r2,zero,16290 <__alt_data_end+0xf0016290>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   162d8:	e0bffb83 	ldbu	r2,-18(fp)
   162dc:	10803fcc 	andi	r2,r2,255
   162e0:	10801458 	cmpnei	r2,r2,81
   162e4:	1000371e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   162e8:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   162ec:	10803fcc 	andi	r2,r2,255
   162f0:	1000341e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   162f4:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   162f8:	10803fcc 	andi	r2,r2,255
   162fc:	1000311e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16300:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16304:	10803fcc 	andi	r2,r2,255
   16308:	10002e1e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   1630c:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16310:	10803fcc 	andi	r2,r2,255
   16314:	10801498 	cmpnei	r2,r2,82
   16318:	10002a1e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1631c:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   16320:	10803fcc 	andi	r2,r2,255
   16324:	1000271e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   16328:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1632c:	10803fcc 	andi	r2,r2,255
   16330:	1000241e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   16334:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   16338:	10803fcc 	andi	r2,r2,255
   1633c:	1000211e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   16340:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   16344:	10803fcc 	andi	r2,r2,255
   16348:	10801658 	cmpnei	r2,r2,89
   1634c:	10001d1e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   16350:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   16354:	10803fcc 	andi	r2,r2,255
   16358:	10001a1e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1635c:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   16360:	10803fcc 	andi	r2,r2,255
   16364:	1000171e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   16368:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   1636c:	10803fcc 	andi	r2,r2,255
   16370:	1000141e 	bne	r2,zero,163c4 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   16374:	e0bfff17 	ldw	r2,-4(fp)
   16378:	00c00104 	movi	r3,4
   1637c:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   16380:	e0bfff17 	ldw	r2,-4(fp)
   16384:	00c00104 	movi	r3,4
   16388:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1638c:	e0bfff17 	ldw	r2,-4(fp)
   16390:	10800a17 	ldw	r2,40(r2)
   16394:	10802804 	addi	r2,r2,160
   16398:	10800037 	ldwio	r2,0(r2)
   1639c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   163a0:	e0bffb0b 	ldhu	r2,-20(fp)
   163a4:	10800044 	addi	r2,r2,1
   163a8:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   163ac:	e0bffb0b 	ldhu	r2,-20(fp)
   163b0:	1080010c 	andi	r2,r2,4
   163b4:	1000b81e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   163b8:	00bffb44 	movi	r2,-19
   163bc:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   163c0:	0000b506 	br	16698 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   163c4:	e0bfff17 	ldw	r2,-4(fp)
   163c8:	10800a17 	ldw	r2,40(r2)
   163cc:	01802604 	movi	r6,152
   163d0:	01401544 	movi	r5,85
   163d4:	1009883a 	mov	r4,r2
   163d8:	00155540 	call	15554 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   163dc:	e03ff915 	stw	zero,-28(fp)
   163e0:	00000f06 	br	16420 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   163e4:	e0bfff17 	ldw	r2,-4(fp)
   163e8:	10800a17 	ldw	r2,40(r2)
   163ec:	e0fff917 	ldw	r3,-28(fp)
   163f0:	18c01004 	addi	r3,r3,64
   163f4:	10c5883a 	add	r2,r2,r3
   163f8:	10800023 	ldbuio	r2,0(r2)
   163fc:	10803fcc 	andi	r2,r2,255
   16400:	1009883a 	mov	r4,r2
   16404:	e0fffb84 	addi	r3,fp,-18
   16408:	e0bff917 	ldw	r2,-28(fp)
   1640c:	1885883a 	add	r2,r3,r2
   16410:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   16414:	e0bff917 	ldw	r2,-28(fp)
   16418:	10800044 	addi	r2,r2,1
   1641c:	e0bff915 	stw	r2,-28(fp)
   16420:	e0bff917 	ldw	r2,-28(fp)
   16424:	10800310 	cmplti	r2,r2,12
   16428:	103fee1e 	bne	r2,zero,163e4 <__alt_data_end+0xf00163e4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   1642c:	e0bffb83 	ldbu	r2,-18(fp)
   16430:	10803fcc 	andi	r2,r2,255
   16434:	10801458 	cmpnei	r2,r2,81
   16438:	10003a1e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   1643c:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   16440:	10803fcc 	andi	r2,r2,255
   16444:	1000371e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   16448:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   1644c:	10803fcc 	andi	r2,r2,255
   16450:	10801458 	cmpnei	r2,r2,81
   16454:	1000331e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   16458:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   1645c:	10803fcc 	andi	r2,r2,255
   16460:	1000301e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   16464:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   16468:	10803fcc 	andi	r2,r2,255
   1646c:	10801498 	cmpnei	r2,r2,82
   16470:	10002c1e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16474:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   16478:	10803fcc 	andi	r2,r2,255
   1647c:	1000291e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16480:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16484:	10803fcc 	andi	r2,r2,255
   16488:	10801498 	cmpnei	r2,r2,82
   1648c:	1000251e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   16490:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16494:	10803fcc 	andi	r2,r2,255
   16498:	1000221e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1649c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   164a0:	10803fcc 	andi	r2,r2,255
   164a4:	10801658 	cmpnei	r2,r2,89
   164a8:	10001e1e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   164ac:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   164b0:	10803fcc 	andi	r2,r2,255
   164b4:	10001b1e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   164b8:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   164bc:	10803fcc 	andi	r2,r2,255
   164c0:	10801658 	cmpnei	r2,r2,89
   164c4:	1000171e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   164c8:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   164cc:	10803fcc 	andi	r2,r2,255
   164d0:	1000141e 	bne	r2,zero,16524 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   164d4:	e0bfff17 	ldw	r2,-4(fp)
   164d8:	00c00084 	movi	r3,2
   164dc:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   164e0:	e0bfff17 	ldw	r2,-4(fp)
   164e4:	00c00104 	movi	r3,4
   164e8:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   164ec:	e0bfff17 	ldw	r2,-4(fp)
   164f0:	10800a17 	ldw	r2,40(r2)
   164f4:	10802804 	addi	r2,r2,160
   164f8:	10800037 	ldwio	r2,0(r2)
   164fc:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   16500:	e0bffb0b 	ldhu	r2,-20(fp)
   16504:	10800044 	addi	r2,r2,1
   16508:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   1650c:	e0bffb0b 	ldhu	r2,-20(fp)
   16510:	1080010c 	andi	r2,r2,4
   16514:	1000601e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   16518:	00bffb44 	movi	r2,-19
   1651c:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   16520:	00005d06 	br	16698 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16524:	e0bfff17 	ldw	r2,-4(fp)
   16528:	10800a17 	ldw	r2,40(r2)
   1652c:	01802604 	movi	r6,152
   16530:	01401544 	movi	r5,85
   16534:	1009883a 	mov	r4,r2
   16538:	00154b80 	call	154b8 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   1653c:	e03ff915 	stw	zero,-28(fp)
   16540:	00000f06 	br	16580 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16544:	e0bfff17 	ldw	r2,-4(fp)
   16548:	10800a17 	ldw	r2,40(r2)
   1654c:	e0fff917 	ldw	r3,-28(fp)
   16550:	18c01004 	addi	r3,r3,64
   16554:	10c5883a 	add	r2,r2,r3
   16558:	10800023 	ldbuio	r2,0(r2)
   1655c:	10803fcc 	andi	r2,r2,255
   16560:	1009883a 	mov	r4,r2
   16564:	e0fffb84 	addi	r3,fp,-18
   16568:	e0bff917 	ldw	r2,-28(fp)
   1656c:	1885883a 	add	r2,r3,r2
   16570:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   16574:	e0bff917 	ldw	r2,-28(fp)
   16578:	10800044 	addi	r2,r2,1
   1657c:	e0bff915 	stw	r2,-28(fp)
   16580:	e0bff917 	ldw	r2,-28(fp)
   16584:	10800310 	cmplti	r2,r2,12
   16588:	103fee1e 	bne	r2,zero,16544 <__alt_data_end+0xf0016544>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   1658c:	e0bffb83 	ldbu	r2,-18(fp)
   16590:	10803fcc 	andi	r2,r2,255
   16594:	10801458 	cmpnei	r2,r2,81
   16598:	10003f1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   1659c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   165a0:	10803fcc 	andi	r2,r2,255
   165a4:	10801458 	cmpnei	r2,r2,81
   165a8:	10003b1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   165ac:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   165b0:	10803fcc 	andi	r2,r2,255
   165b4:	10801458 	cmpnei	r2,r2,81
   165b8:	1000371e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   165bc:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   165c0:	10803fcc 	andi	r2,r2,255
   165c4:	10801458 	cmpnei	r2,r2,81
   165c8:	1000331e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   165cc:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   165d0:	10803fcc 	andi	r2,r2,255
   165d4:	10801498 	cmpnei	r2,r2,82
   165d8:	10002f1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   165dc:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   165e0:	10803fcc 	andi	r2,r2,255
   165e4:	10801498 	cmpnei	r2,r2,82
   165e8:	10002b1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   165ec:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   165f0:	10803fcc 	andi	r2,r2,255
   165f4:	10801498 	cmpnei	r2,r2,82
   165f8:	1000271e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   165fc:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   16600:	10803fcc 	andi	r2,r2,255
   16604:	10801498 	cmpnei	r2,r2,82
   16608:	1000231e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   1660c:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16610:	10803fcc 	andi	r2,r2,255
   16614:	10801658 	cmpnei	r2,r2,89
   16618:	10001f1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   1661c:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16620:	10803fcc 	andi	r2,r2,255
   16624:	10801658 	cmpnei	r2,r2,89
   16628:	10001b1e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   1662c:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16630:	10803fcc 	andi	r2,r2,255
   16634:	10801658 	cmpnei	r2,r2,89
   16638:	1000171e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   1663c:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   16640:	10803fcc 	andi	r2,r2,255
   16644:	10801658 	cmpnei	r2,r2,89
   16648:	1000131e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   1664c:	e0bfff17 	ldw	r2,-4(fp)
   16650:	00c00044 	movi	r3,1
   16654:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   16658:	e0bfff17 	ldw	r2,-4(fp)
   1665c:	00c00104 	movi	r3,4
   16660:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16664:	e0bfff17 	ldw	r2,-4(fp)
   16668:	10800a17 	ldw	r2,40(r2)
   1666c:	10802804 	addi	r2,r2,160
   16670:	10800037 	ldwio	r2,0(r2)
   16674:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   16678:	e0bffb0b 	ldhu	r2,-20(fp)
   1667c:	10800044 	addi	r2,r2,1
   16680:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   16684:	e0bffb0b 	ldhu	r2,-20(fp)
   16688:	1080010c 	andi	r2,r2,4
   1668c:	1000021e 	bne	r2,zero,16698 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   16690:	00bffb44 	movi	r2,-19
   16694:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   16698:	e0bffa17 	ldw	r2,-24(fp)
}
   1669c:	e037883a 	mov	sp,fp
   166a0:	dfc00117 	ldw	ra,4(sp)
   166a4:	df000017 	ldw	fp,0(sp)
   166a8:	dec00204 	addi	sp,sp,8
   166ac:	f800283a 	ret

000166b0 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   166b0:	defffa04 	addi	sp,sp,-24
   166b4:	dfc00515 	stw	ra,20(sp)
   166b8:	df000415 	stw	fp,16(sp)
   166bc:	df000404 	addi	fp,sp,16
   166c0:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   166c4:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   166c8:	01400544 	movi	r5,21
   166cc:	e13fff17 	ldw	r4,-4(fp)
   166d0:	00158f80 	call	158f8 <alt_read_16bit_query_entry>
   166d4:	10ffffcc 	andi	r3,r2,65535
   166d8:	e0bfff17 	ldw	r2,-4(fp)
   166dc:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   166e0:	e03ffc15 	stw	zero,-16(fp)
   166e4:	00001106 	br	1672c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   166e8:	e0bfff17 	ldw	r2,-4(fp)
   166ec:	10803517 	ldw	r2,212(r2)
   166f0:	e0ffff17 	ldw	r3,-4(fp)
   166f4:	19003317 	ldw	r4,204(r3)
   166f8:	e0fffc17 	ldw	r3,-16(fp)
   166fc:	20c7883a 	add	r3,r4,r3
   16700:	180b883a 	mov	r5,r3
   16704:	e13fff17 	ldw	r4,-4(fp)
   16708:	103ee83a 	callr	r2
   1670c:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   16710:	e0fffe04 	addi	r3,fp,-8
   16714:	e0bffc17 	ldw	r2,-16(fp)
   16718:	1885883a 	add	r2,r3,r2
   1671c:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   16720:	e0bffc17 	ldw	r2,-16(fp)
   16724:	10800044 	addi	r2,r2,1
   16728:	e0bffc15 	stw	r2,-16(fp)
   1672c:	e0bffc17 	ldw	r2,-16(fp)
   16730:	108000d0 	cmplti	r2,r2,3
   16734:	103fec1e 	bne	r2,zero,166e8 <__alt_data_end+0xf00166e8>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   16738:	e0bffe03 	ldbu	r2,-8(fp)
   1673c:	10803fcc 	andi	r2,r2,255
   16740:	10801418 	cmpnei	r2,r2,80
   16744:	1000081e 	bne	r2,zero,16768 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   16748:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1674c:	10803fcc 	andi	r2,r2,255
   16750:	10801498 	cmpnei	r2,r2,82
   16754:	1000041e 	bne	r2,zero,16768 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   16758:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   1675c:	10803fcc 	andi	r2,r2,255
   16760:	10801260 	cmpeqi	r2,r2,73
   16764:	1000021e 	bne	r2,zero,16770 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   16768:	00bffb44 	movi	r2,-19
   1676c:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   16770:	e0bffd17 	ldw	r2,-12(fp)
}
   16774:	e037883a 	mov	sp,fp
   16778:	dfc00117 	ldw	ra,4(sp)
   1677c:	df000017 	ldw	fp,0(sp)
   16780:	dec00204 	addi	sp,sp,8
   16784:	f800283a 	ret

00016788 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16788:	defffa04 	addi	sp,sp,-24
   1678c:	dfc00515 	stw	ra,20(sp)
   16790:	df000415 	stw	fp,16(sp)
   16794:	df000404 	addi	fp,sp,16
   16798:	e13ffd15 	stw	r4,-12(fp)
   1679c:	e17ffe15 	stw	r5,-8(fp)
   167a0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   167a4:	e0bffd17 	ldw	r2,-12(fp)
   167a8:	10800017 	ldw	r2,0(r2)
   167ac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   167b0:	e0bffc17 	ldw	r2,-16(fp)
   167b4:	10c00a04 	addi	r3,r2,40
   167b8:	e0bffd17 	ldw	r2,-12(fp)
   167bc:	10800217 	ldw	r2,8(r2)
   167c0:	100f883a 	mov	r7,r2
   167c4:	e1bfff17 	ldw	r6,-4(fp)
   167c8:	e17ffe17 	ldw	r5,-8(fp)
   167cc:	1809883a 	mov	r4,r3
   167d0:	0016da80 	call	16da8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   167d4:	e037883a 	mov	sp,fp
   167d8:	dfc00117 	ldw	ra,4(sp)
   167dc:	df000017 	ldw	fp,0(sp)
   167e0:	dec00204 	addi	sp,sp,8
   167e4:	f800283a 	ret

000167e8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   167e8:	defffa04 	addi	sp,sp,-24
   167ec:	dfc00515 	stw	ra,20(sp)
   167f0:	df000415 	stw	fp,16(sp)
   167f4:	df000404 	addi	fp,sp,16
   167f8:	e13ffd15 	stw	r4,-12(fp)
   167fc:	e17ffe15 	stw	r5,-8(fp)
   16800:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16804:	e0bffd17 	ldw	r2,-12(fp)
   16808:	10800017 	ldw	r2,0(r2)
   1680c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   16810:	e0bffc17 	ldw	r2,-16(fp)
   16814:	10c00a04 	addi	r3,r2,40
   16818:	e0bffd17 	ldw	r2,-12(fp)
   1681c:	10800217 	ldw	r2,8(r2)
   16820:	100f883a 	mov	r7,r2
   16824:	e1bfff17 	ldw	r6,-4(fp)
   16828:	e17ffe17 	ldw	r5,-8(fp)
   1682c:	1809883a 	mov	r4,r3
   16830:	0016fc40 	call	16fc4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   16834:	e037883a 	mov	sp,fp
   16838:	dfc00117 	ldw	ra,4(sp)
   1683c:	df000017 	ldw	fp,0(sp)
   16840:	dec00204 	addi	sp,sp,8
   16844:	f800283a 	ret

00016848 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   16848:	defffc04 	addi	sp,sp,-16
   1684c:	dfc00315 	stw	ra,12(sp)
   16850:	df000215 	stw	fp,8(sp)
   16854:	df000204 	addi	fp,sp,8
   16858:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   1685c:	e0bfff17 	ldw	r2,-4(fp)
   16860:	10800017 	ldw	r2,0(r2)
   16864:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   16868:	e0bffe17 	ldw	r2,-8(fp)
   1686c:	10c00a04 	addi	r3,r2,40
   16870:	e0bfff17 	ldw	r2,-4(fp)
   16874:	10800217 	ldw	r2,8(r2)
   16878:	100b883a 	mov	r5,r2
   1687c:	1809883a 	mov	r4,r3
   16880:	0016c500 	call	16c50 <altera_avalon_jtag_uart_close>
}
   16884:	e037883a 	mov	sp,fp
   16888:	dfc00117 	ldw	ra,4(sp)
   1688c:	df000017 	ldw	fp,0(sp)
   16890:	dec00204 	addi	sp,sp,8
   16894:	f800283a 	ret

00016898 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   16898:	defffa04 	addi	sp,sp,-24
   1689c:	dfc00515 	stw	ra,20(sp)
   168a0:	df000415 	stw	fp,16(sp)
   168a4:	df000404 	addi	fp,sp,16
   168a8:	e13ffd15 	stw	r4,-12(fp)
   168ac:	e17ffe15 	stw	r5,-8(fp)
   168b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   168b4:	e0bffd17 	ldw	r2,-12(fp)
   168b8:	10800017 	ldw	r2,0(r2)
   168bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   168c0:	e0bffc17 	ldw	r2,-16(fp)
   168c4:	10800a04 	addi	r2,r2,40
   168c8:	e1bfff17 	ldw	r6,-4(fp)
   168cc:	e17ffe17 	ldw	r5,-8(fp)
   168d0:	1009883a 	mov	r4,r2
   168d4:	0016cb80 	call	16cb8 <altera_avalon_jtag_uart_ioctl>
}
   168d8:	e037883a 	mov	sp,fp
   168dc:	dfc00117 	ldw	ra,4(sp)
   168e0:	df000017 	ldw	fp,0(sp)
   168e4:	dec00204 	addi	sp,sp,8
   168e8:	f800283a 	ret

000168ec <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   168ec:	defffb04 	addi	sp,sp,-20
   168f0:	dfc00415 	stw	ra,16(sp)
   168f4:	df000315 	stw	fp,12(sp)
   168f8:	df000304 	addi	fp,sp,12
   168fc:	e13ffd15 	stw	r4,-12(fp)
   16900:	e17ffe15 	stw	r5,-8(fp)
   16904:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16908:	e0bffd17 	ldw	r2,-12(fp)
   1690c:	00c00044 	movi	r3,1
   16910:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   16914:	e0bffd17 	ldw	r2,-12(fp)
   16918:	10800017 	ldw	r2,0(r2)
   1691c:	10800104 	addi	r2,r2,4
   16920:	1007883a 	mov	r3,r2
   16924:	e0bffd17 	ldw	r2,-12(fp)
   16928:	10800817 	ldw	r2,32(r2)
   1692c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   16930:	e0bfff17 	ldw	r2,-4(fp)
   16934:	01800074 	movhi	r6,1
   16938:	319a6804 	addi	r6,r6,27040
   1693c:	e17ffd17 	ldw	r5,-12(fp)
   16940:	1009883a 	mov	r4,r2
   16944:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   16948:	e0bffd17 	ldw	r2,-12(fp)
   1694c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   16950:	e0bffd17 	ldw	r2,-12(fp)
   16954:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   16958:	d0e05917 	ldw	r3,-32412(gp)
   1695c:	e1fffd17 	ldw	r7,-12(fp)
   16960:	01800074 	movhi	r6,1
   16964:	319aec04 	addi	r6,r6,27568
   16968:	180b883a 	mov	r5,r3
   1696c:	1009883a 	mov	r4,r2
   16970:	001a2c80 	call	1a2c8 <alt_alarm_start>
   16974:	1000040e 	bge	r2,zero,16988 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   16978:	e0fffd17 	ldw	r3,-12(fp)
   1697c:	00a00034 	movhi	r2,32768
   16980:	10bfffc4 	addi	r2,r2,-1
   16984:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   16988:	0001883a 	nop
   1698c:	e037883a 	mov	sp,fp
   16990:	dfc00117 	ldw	ra,4(sp)
   16994:	df000017 	ldw	fp,0(sp)
   16998:	dec00204 	addi	sp,sp,8
   1699c:	f800283a 	ret

000169a0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   169a0:	defff704 	addi	sp,sp,-36
   169a4:	df000815 	stw	fp,32(sp)
   169a8:	df000804 	addi	fp,sp,32
   169ac:	e13ffe15 	stw	r4,-8(fp)
   169b0:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   169b4:	e0bffe17 	ldw	r2,-8(fp)
   169b8:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   169bc:	e0bffa17 	ldw	r2,-24(fp)
   169c0:	10800017 	ldw	r2,0(r2)
   169c4:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   169c8:	e0bffb17 	ldw	r2,-20(fp)
   169cc:	10800104 	addi	r2,r2,4
   169d0:	10800037 	ldwio	r2,0(r2)
   169d4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   169d8:	e0bffc17 	ldw	r2,-16(fp)
   169dc:	1080c00c 	andi	r2,r2,768
   169e0:	10006d26 	beq	r2,zero,16b98 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   169e4:	e0bffc17 	ldw	r2,-16(fp)
   169e8:	1080400c 	andi	r2,r2,256
   169ec:	10003526 	beq	r2,zero,16ac4 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   169f0:	00800074 	movhi	r2,1
   169f4:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   169f8:	e0bffa17 	ldw	r2,-24(fp)
   169fc:	10800a17 	ldw	r2,40(r2)
   16a00:	10800044 	addi	r2,r2,1
   16a04:	1081ffcc 	andi	r2,r2,2047
   16a08:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   16a0c:	e0bffa17 	ldw	r2,-24(fp)
   16a10:	10c00b17 	ldw	r3,44(r2)
   16a14:	e0bffd17 	ldw	r2,-12(fp)
   16a18:	18801526 	beq	r3,r2,16a70 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   16a1c:	e0bffb17 	ldw	r2,-20(fp)
   16a20:	10800037 	ldwio	r2,0(r2)
   16a24:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   16a28:	e0bff817 	ldw	r2,-32(fp)
   16a2c:	10a0000c 	andi	r2,r2,32768
   16a30:	10001126 	beq	r2,zero,16a78 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   16a34:	e0bffa17 	ldw	r2,-24(fp)
   16a38:	10800a17 	ldw	r2,40(r2)
   16a3c:	e0fff817 	ldw	r3,-32(fp)
   16a40:	1809883a 	mov	r4,r3
   16a44:	e0fffa17 	ldw	r3,-24(fp)
   16a48:	1885883a 	add	r2,r3,r2
   16a4c:	10800e04 	addi	r2,r2,56
   16a50:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16a54:	e0bffa17 	ldw	r2,-24(fp)
   16a58:	10800a17 	ldw	r2,40(r2)
   16a5c:	10800044 	addi	r2,r2,1
   16a60:	10c1ffcc 	andi	r3,r2,2047
   16a64:	e0bffa17 	ldw	r2,-24(fp)
   16a68:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   16a6c:	003fe206 	br	169f8 <__alt_data_end+0xf00169f8>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   16a70:	0001883a 	nop
   16a74:	00000106 	br	16a7c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   16a78:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   16a7c:	e0bff817 	ldw	r2,-32(fp)
   16a80:	10bfffec 	andhi	r2,r2,65535
   16a84:	10000f26 	beq	r2,zero,16ac4 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16a88:	e0bffa17 	ldw	r2,-24(fp)
   16a8c:	10c00817 	ldw	r3,32(r2)
   16a90:	00bfff84 	movi	r2,-2
   16a94:	1886703a 	and	r3,r3,r2
   16a98:	e0bffa17 	ldw	r2,-24(fp)
   16a9c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   16aa0:	e0bffb17 	ldw	r2,-20(fp)
   16aa4:	10800104 	addi	r2,r2,4
   16aa8:	1007883a 	mov	r3,r2
   16aac:	e0bffa17 	ldw	r2,-24(fp)
   16ab0:	10800817 	ldw	r2,32(r2)
   16ab4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16ab8:	e0bffb17 	ldw	r2,-20(fp)
   16abc:	10800104 	addi	r2,r2,4
   16ac0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   16ac4:	e0bffc17 	ldw	r2,-16(fp)
   16ac8:	1080800c 	andi	r2,r2,512
   16acc:	103fbe26 	beq	r2,zero,169c8 <__alt_data_end+0xf00169c8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   16ad0:	e0bffc17 	ldw	r2,-16(fp)
   16ad4:	1004d43a 	srli	r2,r2,16
   16ad8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   16adc:	00001406 	br	16b30 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   16ae0:	e0bffb17 	ldw	r2,-20(fp)
   16ae4:	e0fffa17 	ldw	r3,-24(fp)
   16ae8:	18c00d17 	ldw	r3,52(r3)
   16aec:	e13ffa17 	ldw	r4,-24(fp)
   16af0:	20c7883a 	add	r3,r4,r3
   16af4:	18c20e04 	addi	r3,r3,2104
   16af8:	18c00003 	ldbu	r3,0(r3)
   16afc:	18c03fcc 	andi	r3,r3,255
   16b00:	18c0201c 	xori	r3,r3,128
   16b04:	18ffe004 	addi	r3,r3,-128
   16b08:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16b0c:	e0bffa17 	ldw	r2,-24(fp)
   16b10:	10800d17 	ldw	r2,52(r2)
   16b14:	10800044 	addi	r2,r2,1
   16b18:	10c1ffcc 	andi	r3,r2,2047
   16b1c:	e0bffa17 	ldw	r2,-24(fp)
   16b20:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16b24:	e0bff917 	ldw	r2,-28(fp)
   16b28:	10bfffc4 	addi	r2,r2,-1
   16b2c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16b30:	e0bff917 	ldw	r2,-28(fp)
   16b34:	10000526 	beq	r2,zero,16b4c <altera_avalon_jtag_uart_irq+0x1ac>
   16b38:	e0bffa17 	ldw	r2,-24(fp)
   16b3c:	10c00d17 	ldw	r3,52(r2)
   16b40:	e0bffa17 	ldw	r2,-24(fp)
   16b44:	10800c17 	ldw	r2,48(r2)
   16b48:	18bfe51e 	bne	r3,r2,16ae0 <__alt_data_end+0xf0016ae0>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   16b4c:	e0bff917 	ldw	r2,-28(fp)
   16b50:	103f9d26 	beq	r2,zero,169c8 <__alt_data_end+0xf00169c8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16b54:	e0bffa17 	ldw	r2,-24(fp)
   16b58:	10c00817 	ldw	r3,32(r2)
   16b5c:	00bfff44 	movi	r2,-3
   16b60:	1886703a 	and	r3,r3,r2
   16b64:	e0bffa17 	ldw	r2,-24(fp)
   16b68:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16b6c:	e0bffa17 	ldw	r2,-24(fp)
   16b70:	10800017 	ldw	r2,0(r2)
   16b74:	10800104 	addi	r2,r2,4
   16b78:	1007883a 	mov	r3,r2
   16b7c:	e0bffa17 	ldw	r2,-24(fp)
   16b80:	10800817 	ldw	r2,32(r2)
   16b84:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16b88:	e0bffb17 	ldw	r2,-20(fp)
   16b8c:	10800104 	addi	r2,r2,4
   16b90:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   16b94:	003f8c06 	br	169c8 <__alt_data_end+0xf00169c8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   16b98:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   16b9c:	0001883a 	nop
   16ba0:	e037883a 	mov	sp,fp
   16ba4:	df000017 	ldw	fp,0(sp)
   16ba8:	dec00104 	addi	sp,sp,4
   16bac:	f800283a 	ret

00016bb0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   16bb0:	defff804 	addi	sp,sp,-32
   16bb4:	df000715 	stw	fp,28(sp)
   16bb8:	df000704 	addi	fp,sp,28
   16bbc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   16bc0:	e0bffb17 	ldw	r2,-20(fp)
   16bc4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   16bc8:	e0bff917 	ldw	r2,-28(fp)
   16bcc:	10800017 	ldw	r2,0(r2)
   16bd0:	10800104 	addi	r2,r2,4
   16bd4:	10800037 	ldwio	r2,0(r2)
   16bd8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   16bdc:	e0bffa17 	ldw	r2,-24(fp)
   16be0:	1081000c 	andi	r2,r2,1024
   16be4:	10000b26 	beq	r2,zero,16c14 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   16be8:	e0bff917 	ldw	r2,-28(fp)
   16bec:	10800017 	ldw	r2,0(r2)
   16bf0:	10800104 	addi	r2,r2,4
   16bf4:	1007883a 	mov	r3,r2
   16bf8:	e0bff917 	ldw	r2,-28(fp)
   16bfc:	10800817 	ldw	r2,32(r2)
   16c00:	10810014 	ori	r2,r2,1024
   16c04:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   16c08:	e0bff917 	ldw	r2,-28(fp)
   16c0c:	10000915 	stw	zero,36(r2)
   16c10:	00000a06 	br	16c3c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   16c14:	e0bff917 	ldw	r2,-28(fp)
   16c18:	10c00917 	ldw	r3,36(r2)
   16c1c:	00a00034 	movhi	r2,32768
   16c20:	10bfff04 	addi	r2,r2,-4
   16c24:	10c00536 	bltu	r2,r3,16c3c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   16c28:	e0bff917 	ldw	r2,-28(fp)
   16c2c:	10800917 	ldw	r2,36(r2)
   16c30:	10c00044 	addi	r3,r2,1
   16c34:	e0bff917 	ldw	r2,-28(fp)
   16c38:	10c00915 	stw	r3,36(r2)
   16c3c:	d0a05917 	ldw	r2,-32412(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   16c40:	e037883a 	mov	sp,fp
   16c44:	df000017 	ldw	fp,0(sp)
   16c48:	dec00104 	addi	sp,sp,4
   16c4c:	f800283a 	ret

00016c50 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   16c50:	defffd04 	addi	sp,sp,-12
   16c54:	df000215 	stw	fp,8(sp)
   16c58:	df000204 	addi	fp,sp,8
   16c5c:	e13ffe15 	stw	r4,-8(fp)
   16c60:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16c64:	00000506 	br	16c7c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   16c68:	e0bfff17 	ldw	r2,-4(fp)
   16c6c:	1090000c 	andi	r2,r2,16384
   16c70:	10000226 	beq	r2,zero,16c7c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   16c74:	00bffd44 	movi	r2,-11
   16c78:	00000b06 	br	16ca8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   16c7c:	e0bffe17 	ldw	r2,-8(fp)
   16c80:	10c00d17 	ldw	r3,52(r2)
   16c84:	e0bffe17 	ldw	r2,-8(fp)
   16c88:	10800c17 	ldw	r2,48(r2)
   16c8c:	18800526 	beq	r3,r2,16ca4 <altera_avalon_jtag_uart_close+0x54>
   16c90:	e0bffe17 	ldw	r2,-8(fp)
   16c94:	10c00917 	ldw	r3,36(r2)
   16c98:	e0bffe17 	ldw	r2,-8(fp)
   16c9c:	10800117 	ldw	r2,4(r2)
   16ca0:	18bff136 	bltu	r3,r2,16c68 <__alt_data_end+0xf0016c68>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16ca4:	0005883a 	mov	r2,zero
}
   16ca8:	e037883a 	mov	sp,fp
   16cac:	df000017 	ldw	fp,0(sp)
   16cb0:	dec00104 	addi	sp,sp,4
   16cb4:	f800283a 	ret

00016cb8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   16cb8:	defffa04 	addi	sp,sp,-24
   16cbc:	df000515 	stw	fp,20(sp)
   16cc0:	df000504 	addi	fp,sp,20
   16cc4:	e13ffd15 	stw	r4,-12(fp)
   16cc8:	e17ffe15 	stw	r5,-8(fp)
   16ccc:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   16cd0:	00bff9c4 	movi	r2,-25
   16cd4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   16cd8:	e0bffe17 	ldw	r2,-8(fp)
   16cdc:	10da8060 	cmpeqi	r3,r2,27137
   16ce0:	1800031e 	bne	r3,zero,16cf0 <altera_avalon_jtag_uart_ioctl+0x38>
   16ce4:	109a80a0 	cmpeqi	r2,r2,27138
   16ce8:	1000181e 	bne	r2,zero,16d4c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   16cec:	00002906 	br	16d94 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   16cf0:	e0bffd17 	ldw	r2,-12(fp)
   16cf4:	10c00117 	ldw	r3,4(r2)
   16cf8:	00a00034 	movhi	r2,32768
   16cfc:	10bfffc4 	addi	r2,r2,-1
   16d00:	18802126 	beq	r3,r2,16d88 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   16d04:	e0bfff17 	ldw	r2,-4(fp)
   16d08:	10800017 	ldw	r2,0(r2)
   16d0c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   16d10:	e0bffc17 	ldw	r2,-16(fp)
   16d14:	10800090 	cmplti	r2,r2,2
   16d18:	1000061e 	bne	r2,zero,16d34 <altera_avalon_jtag_uart_ioctl+0x7c>
   16d1c:	e0fffc17 	ldw	r3,-16(fp)
   16d20:	00a00034 	movhi	r2,32768
   16d24:	10bfffc4 	addi	r2,r2,-1
   16d28:	18800226 	beq	r3,r2,16d34 <altera_avalon_jtag_uart_ioctl+0x7c>
   16d2c:	e0bffc17 	ldw	r2,-16(fp)
   16d30:	00000206 	br	16d3c <altera_avalon_jtag_uart_ioctl+0x84>
   16d34:	00a00034 	movhi	r2,32768
   16d38:	10bfff84 	addi	r2,r2,-2
   16d3c:	e0fffd17 	ldw	r3,-12(fp)
   16d40:	18800115 	stw	r2,4(r3)
      rc = 0;
   16d44:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16d48:	00000f06 	br	16d88 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   16d4c:	e0bffd17 	ldw	r2,-12(fp)
   16d50:	10c00117 	ldw	r3,4(r2)
   16d54:	00a00034 	movhi	r2,32768
   16d58:	10bfffc4 	addi	r2,r2,-1
   16d5c:	18800c26 	beq	r3,r2,16d90 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   16d60:	e0bffd17 	ldw	r2,-12(fp)
   16d64:	10c00917 	ldw	r3,36(r2)
   16d68:	e0bffd17 	ldw	r2,-12(fp)
   16d6c:	10800117 	ldw	r2,4(r2)
   16d70:	1885803a 	cmpltu	r2,r3,r2
   16d74:	10c03fcc 	andi	r3,r2,255
   16d78:	e0bfff17 	ldw	r2,-4(fp)
   16d7c:	10c00015 	stw	r3,0(r2)
      rc = 0;
   16d80:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   16d84:	00000206 	br	16d90 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   16d88:	0001883a 	nop
   16d8c:	00000106 	br	16d94 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   16d90:	0001883a 	nop

  default:
    break;
  }

  return rc;
   16d94:	e0bffb17 	ldw	r2,-20(fp)
}
   16d98:	e037883a 	mov	sp,fp
   16d9c:	df000017 	ldw	fp,0(sp)
   16da0:	dec00104 	addi	sp,sp,4
   16da4:	f800283a 	ret

00016da8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   16da8:	defff304 	addi	sp,sp,-52
   16dac:	dfc00c15 	stw	ra,48(sp)
   16db0:	df000b15 	stw	fp,44(sp)
   16db4:	df000b04 	addi	fp,sp,44
   16db8:	e13ffc15 	stw	r4,-16(fp)
   16dbc:	e17ffd15 	stw	r5,-12(fp)
   16dc0:	e1bffe15 	stw	r6,-8(fp)
   16dc4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   16dc8:	e0bffd17 	ldw	r2,-12(fp)
   16dcc:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16dd0:	00004706 	br	16ef0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   16dd4:	e0bffc17 	ldw	r2,-16(fp)
   16dd8:	10800a17 	ldw	r2,40(r2)
   16ddc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   16de0:	e0bffc17 	ldw	r2,-16(fp)
   16de4:	10800b17 	ldw	r2,44(r2)
   16de8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   16dec:	e0fff717 	ldw	r3,-36(fp)
   16df0:	e0bff817 	ldw	r2,-32(fp)
   16df4:	18800536 	bltu	r3,r2,16e0c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   16df8:	e0fff717 	ldw	r3,-36(fp)
   16dfc:	e0bff817 	ldw	r2,-32(fp)
   16e00:	1885c83a 	sub	r2,r3,r2
   16e04:	e0bff615 	stw	r2,-40(fp)
   16e08:	00000406 	br	16e1c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   16e0c:	00c20004 	movi	r3,2048
   16e10:	e0bff817 	ldw	r2,-32(fp)
   16e14:	1885c83a 	sub	r2,r3,r2
   16e18:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   16e1c:	e0bff617 	ldw	r2,-40(fp)
   16e20:	10001e26 	beq	r2,zero,16e9c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   16e24:	e0fffe17 	ldw	r3,-8(fp)
   16e28:	e0bff617 	ldw	r2,-40(fp)
   16e2c:	1880022e 	bgeu	r3,r2,16e38 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   16e30:	e0bffe17 	ldw	r2,-8(fp)
   16e34:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   16e38:	e0bffc17 	ldw	r2,-16(fp)
   16e3c:	10c00e04 	addi	r3,r2,56
   16e40:	e0bff817 	ldw	r2,-32(fp)
   16e44:	1885883a 	add	r2,r3,r2
   16e48:	e1bff617 	ldw	r6,-40(fp)
   16e4c:	100b883a 	mov	r5,r2
   16e50:	e13ff517 	ldw	r4,-44(fp)
   16e54:	000ae380 	call	ae38 <memcpy>
      ptr   += n;
   16e58:	e0fff517 	ldw	r3,-44(fp)
   16e5c:	e0bff617 	ldw	r2,-40(fp)
   16e60:	1885883a 	add	r2,r3,r2
   16e64:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   16e68:	e0fffe17 	ldw	r3,-8(fp)
   16e6c:	e0bff617 	ldw	r2,-40(fp)
   16e70:	1885c83a 	sub	r2,r3,r2
   16e74:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16e78:	e0fff817 	ldw	r3,-32(fp)
   16e7c:	e0bff617 	ldw	r2,-40(fp)
   16e80:	1885883a 	add	r2,r3,r2
   16e84:	10c1ffcc 	andi	r3,r2,2047
   16e88:	e0bffc17 	ldw	r2,-16(fp)
   16e8c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   16e90:	e0bffe17 	ldw	r2,-8(fp)
   16e94:	00bfcf16 	blt	zero,r2,16dd4 <__alt_data_end+0xf0016dd4>
   16e98:	00000106 	br	16ea0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   16e9c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   16ea0:	e0fff517 	ldw	r3,-44(fp)
   16ea4:	e0bffd17 	ldw	r2,-12(fp)
   16ea8:	1880141e 	bne	r3,r2,16efc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   16eac:	e0bfff17 	ldw	r2,-4(fp)
   16eb0:	1090000c 	andi	r2,r2,16384
   16eb4:	1000131e 	bne	r2,zero,16f04 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   16eb8:	0001883a 	nop
   16ebc:	e0bffc17 	ldw	r2,-16(fp)
   16ec0:	10c00a17 	ldw	r3,40(r2)
   16ec4:	e0bff717 	ldw	r2,-36(fp)
   16ec8:	1880051e 	bne	r3,r2,16ee0 <altera_avalon_jtag_uart_read+0x138>
   16ecc:	e0bffc17 	ldw	r2,-16(fp)
   16ed0:	10c00917 	ldw	r3,36(r2)
   16ed4:	e0bffc17 	ldw	r2,-16(fp)
   16ed8:	10800117 	ldw	r2,4(r2)
   16edc:	18bff736 	bltu	r3,r2,16ebc <__alt_data_end+0xf0016ebc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   16ee0:	e0bffc17 	ldw	r2,-16(fp)
   16ee4:	10c00a17 	ldw	r3,40(r2)
   16ee8:	e0bff717 	ldw	r2,-36(fp)
   16eec:	18800726 	beq	r3,r2,16f0c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   16ef0:	e0bffe17 	ldw	r2,-8(fp)
   16ef4:	00bfb716 	blt	zero,r2,16dd4 <__alt_data_end+0xf0016dd4>
   16ef8:	00000506 	br	16f10 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   16efc:	0001883a 	nop
   16f00:	00000306 	br	16f10 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   16f04:	0001883a 	nop
   16f08:	00000106 	br	16f10 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   16f0c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   16f10:	e0fff517 	ldw	r3,-44(fp)
   16f14:	e0bffd17 	ldw	r2,-12(fp)
   16f18:	18801826 	beq	r3,r2,16f7c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16f1c:	0005303a 	rdctl	r2,status
   16f20:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16f24:	e0fffb17 	ldw	r3,-20(fp)
   16f28:	00bfff84 	movi	r2,-2
   16f2c:	1884703a 	and	r2,r3,r2
   16f30:	1001703a 	wrctl	status,r2
  
  return context;
   16f34:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   16f38:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16f3c:	e0bffc17 	ldw	r2,-16(fp)
   16f40:	10800817 	ldw	r2,32(r2)
   16f44:	10c00054 	ori	r3,r2,1
   16f48:	e0bffc17 	ldw	r2,-16(fp)
   16f4c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16f50:	e0bffc17 	ldw	r2,-16(fp)
   16f54:	10800017 	ldw	r2,0(r2)
   16f58:	10800104 	addi	r2,r2,4
   16f5c:	1007883a 	mov	r3,r2
   16f60:	e0bffc17 	ldw	r2,-16(fp)
   16f64:	10800817 	ldw	r2,32(r2)
   16f68:	18800035 	stwio	r2,0(r3)
   16f6c:	e0bffa17 	ldw	r2,-24(fp)
   16f70:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16f74:	e0bff917 	ldw	r2,-28(fp)
   16f78:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   16f7c:	e0fff517 	ldw	r3,-44(fp)
   16f80:	e0bffd17 	ldw	r2,-12(fp)
   16f84:	18800426 	beq	r3,r2,16f98 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   16f88:	e0fff517 	ldw	r3,-44(fp)
   16f8c:	e0bffd17 	ldw	r2,-12(fp)
   16f90:	1885c83a 	sub	r2,r3,r2
   16f94:	00000606 	br	16fb0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   16f98:	e0bfff17 	ldw	r2,-4(fp)
   16f9c:	1090000c 	andi	r2,r2,16384
   16fa0:	10000226 	beq	r2,zero,16fac <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   16fa4:	00bffd44 	movi	r2,-11
   16fa8:	00000106 	br	16fb0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   16fac:	00bffec4 	movi	r2,-5
}
   16fb0:	e037883a 	mov	sp,fp
   16fb4:	dfc00117 	ldw	ra,4(sp)
   16fb8:	df000017 	ldw	fp,0(sp)
   16fbc:	dec00204 	addi	sp,sp,8
   16fc0:	f800283a 	ret

00016fc4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   16fc4:	defff304 	addi	sp,sp,-52
   16fc8:	dfc00c15 	stw	ra,48(sp)
   16fcc:	df000b15 	stw	fp,44(sp)
   16fd0:	df000b04 	addi	fp,sp,44
   16fd4:	e13ffc15 	stw	r4,-16(fp)
   16fd8:	e17ffd15 	stw	r5,-12(fp)
   16fdc:	e1bffe15 	stw	r6,-8(fp)
   16fe0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   16fe4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   16fe8:	e0bffd17 	ldw	r2,-12(fp)
   16fec:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   16ff0:	00003706 	br	170d0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   16ff4:	e0bffc17 	ldw	r2,-16(fp)
   16ff8:	10800c17 	ldw	r2,48(r2)
   16ffc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   17000:	e0bffc17 	ldw	r2,-16(fp)
   17004:	10800d17 	ldw	r2,52(r2)
   17008:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   1700c:	e0fff917 	ldw	r3,-28(fp)
   17010:	e0bff517 	ldw	r2,-44(fp)
   17014:	1880062e 	bgeu	r3,r2,17030 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   17018:	e0fff517 	ldw	r3,-44(fp)
   1701c:	e0bff917 	ldw	r2,-28(fp)
   17020:	1885c83a 	sub	r2,r3,r2
   17024:	10bfffc4 	addi	r2,r2,-1
   17028:	e0bff615 	stw	r2,-40(fp)
   1702c:	00000b06 	br	1705c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   17030:	e0bff517 	ldw	r2,-44(fp)
   17034:	10000526 	beq	r2,zero,1704c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   17038:	00c20004 	movi	r3,2048
   1703c:	e0bff917 	ldw	r2,-28(fp)
   17040:	1885c83a 	sub	r2,r3,r2
   17044:	e0bff615 	stw	r2,-40(fp)
   17048:	00000406 	br	1705c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   1704c:	00c1ffc4 	movi	r3,2047
   17050:	e0bff917 	ldw	r2,-28(fp)
   17054:	1885c83a 	sub	r2,r3,r2
   17058:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   1705c:	e0bff617 	ldw	r2,-40(fp)
   17060:	10001e26 	beq	r2,zero,170dc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   17064:	e0fffe17 	ldw	r3,-8(fp)
   17068:	e0bff617 	ldw	r2,-40(fp)
   1706c:	1880022e 	bgeu	r3,r2,17078 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   17070:	e0bffe17 	ldw	r2,-8(fp)
   17074:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   17078:	e0bffc17 	ldw	r2,-16(fp)
   1707c:	10c20e04 	addi	r3,r2,2104
   17080:	e0bff917 	ldw	r2,-28(fp)
   17084:	1885883a 	add	r2,r3,r2
   17088:	e1bff617 	ldw	r6,-40(fp)
   1708c:	e17ffd17 	ldw	r5,-12(fp)
   17090:	1009883a 	mov	r4,r2
   17094:	000ae380 	call	ae38 <memcpy>
      ptr   += n;
   17098:	e0fffd17 	ldw	r3,-12(fp)
   1709c:	e0bff617 	ldw	r2,-40(fp)
   170a0:	1885883a 	add	r2,r3,r2
   170a4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   170a8:	e0fffe17 	ldw	r3,-8(fp)
   170ac:	e0bff617 	ldw	r2,-40(fp)
   170b0:	1885c83a 	sub	r2,r3,r2
   170b4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   170b8:	e0fff917 	ldw	r3,-28(fp)
   170bc:	e0bff617 	ldw	r2,-40(fp)
   170c0:	1885883a 	add	r2,r3,r2
   170c4:	10c1ffcc 	andi	r3,r2,2047
   170c8:	e0bffc17 	ldw	r2,-16(fp)
   170cc:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   170d0:	e0bffe17 	ldw	r2,-8(fp)
   170d4:	00bfc716 	blt	zero,r2,16ff4 <__alt_data_end+0xf0016ff4>
   170d8:	00000106 	br	170e0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   170dc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   170e0:	0005303a 	rdctl	r2,status
   170e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   170e8:	e0fffb17 	ldw	r3,-20(fp)
   170ec:	00bfff84 	movi	r2,-2
   170f0:	1884703a 	and	r2,r3,r2
   170f4:	1001703a 	wrctl	status,r2
  
  return context;
   170f8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   170fc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   17100:	e0bffc17 	ldw	r2,-16(fp)
   17104:	10800817 	ldw	r2,32(r2)
   17108:	10c00094 	ori	r3,r2,2
   1710c:	e0bffc17 	ldw	r2,-16(fp)
   17110:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   17114:	e0bffc17 	ldw	r2,-16(fp)
   17118:	10800017 	ldw	r2,0(r2)
   1711c:	10800104 	addi	r2,r2,4
   17120:	1007883a 	mov	r3,r2
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10800817 	ldw	r2,32(r2)
   1712c:	18800035 	stwio	r2,0(r3)
   17130:	e0bffa17 	ldw	r2,-24(fp)
   17134:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17138:	e0bff817 	ldw	r2,-32(fp)
   1713c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   17140:	e0bffe17 	ldw	r2,-8(fp)
   17144:	0080100e 	bge	zero,r2,17188 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   17148:	e0bfff17 	ldw	r2,-4(fp)
   1714c:	1090000c 	andi	r2,r2,16384
   17150:	1000101e 	bne	r2,zero,17194 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   17154:	0001883a 	nop
   17158:	e0bffc17 	ldw	r2,-16(fp)
   1715c:	10c00d17 	ldw	r3,52(r2)
   17160:	e0bff517 	ldw	r2,-44(fp)
   17164:	1880051e 	bne	r3,r2,1717c <altera_avalon_jtag_uart_write+0x1b8>
   17168:	e0bffc17 	ldw	r2,-16(fp)
   1716c:	10c00917 	ldw	r3,36(r2)
   17170:	e0bffc17 	ldw	r2,-16(fp)
   17174:	10800117 	ldw	r2,4(r2)
   17178:	18bff736 	bltu	r3,r2,17158 <__alt_data_end+0xf0017158>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   1717c:	e0bffc17 	ldw	r2,-16(fp)
   17180:	10800917 	ldw	r2,36(r2)
   17184:	1000051e 	bne	r2,zero,1719c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   17188:	e0bffe17 	ldw	r2,-8(fp)
   1718c:	00bfd016 	blt	zero,r2,170d0 <__alt_data_end+0xf00170d0>
   17190:	00000306 	br	171a0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   17194:	0001883a 	nop
   17198:	00000106 	br	171a0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   1719c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   171a0:	e0fffd17 	ldw	r3,-12(fp)
   171a4:	e0bff717 	ldw	r2,-36(fp)
   171a8:	18800426 	beq	r3,r2,171bc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   171ac:	e0fffd17 	ldw	r3,-12(fp)
   171b0:	e0bff717 	ldw	r2,-36(fp)
   171b4:	1885c83a 	sub	r2,r3,r2
   171b8:	00000606 	br	171d4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   171bc:	e0bfff17 	ldw	r2,-4(fp)
   171c0:	1090000c 	andi	r2,r2,16384
   171c4:	10000226 	beq	r2,zero,171d0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   171c8:	00bffd44 	movi	r2,-11
   171cc:	00000106 	br	171d4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   171d0:	00bffec4 	movi	r2,-5
}
   171d4:	e037883a 	mov	sp,fp
   171d8:	dfc00117 	ldw	ra,4(sp)
   171dc:	df000017 	ldw	fp,0(sp)
   171e0:	dec00204 	addi	sp,sp,8
   171e4:	f800283a 	ret

000171e8 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   171e8:	defffa04 	addi	sp,sp,-24
   171ec:	dfc00515 	stw	ra,20(sp)
   171f0:	df000415 	stw	fp,16(sp)
   171f4:	df000404 	addi	fp,sp,16
   171f8:	e13ffe15 	stw	r4,-8(fp)
   171fc:	2805883a 	mov	r2,r5
   17200:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   17204:	e0bffe17 	ldw	r2,-8(fp)
   17208:	10800017 	ldw	r2,0(r2)
   1720c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   17210:	008003f4 	movhi	r2,15
   17214:	10909004 	addi	r2,r2,16960
   17218:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   1721c:	e0bffe17 	ldw	r2,-8(fp)
   17220:	10800803 	ldbu	r2,32(r2)
   17224:	10803fcc 	andi	r2,r2,255
   17228:	1080201c 	xori	r2,r2,128
   1722c:	10bfe004 	addi	r2,r2,-128
   17230:	1000151e 	bne	r2,zero,17288 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17234:	00000906 	br	1725c <lcd_write_command+0x74>
    if (--i == 0)
   17238:	e0bffc17 	ldw	r2,-16(fp)
   1723c:	10bfffc4 	addi	r2,r2,-1
   17240:	e0bffc15 	stw	r2,-16(fp)
   17244:	e0bffc17 	ldw	r2,-16(fp)
   17248:	1000041e 	bne	r2,zero,1725c <lcd_write_command+0x74>
    {
      sp->broken = 1;
   1724c:	e0bffe17 	ldw	r2,-8(fp)
   17250:	00c00044 	movi	r3,1
   17254:	10c00805 	stb	r3,32(r2)
      return;
   17258:	00000c06 	br	1728c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1725c:	e0bffd17 	ldw	r2,-12(fp)
   17260:	10800104 	addi	r2,r2,4
   17264:	10800037 	ldwio	r2,0(r2)
   17268:	1080200c 	andi	r2,r2,128
   1726c:	103ff21e 	bne	r2,zero,17238 <__alt_data_end+0xf0017238>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   17270:	01001904 	movi	r4,100
   17274:	001abe80 	call	1abe8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   17278:	e0bffd17 	ldw	r2,-12(fp)
   1727c:	e0ffff03 	ldbu	r3,-4(fp)
   17280:	10c00035 	stwio	r3,0(r2)
   17284:	00000106 	br	1728c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17288:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   1728c:	e037883a 	mov	sp,fp
   17290:	dfc00117 	ldw	ra,4(sp)
   17294:	df000017 	ldw	fp,0(sp)
   17298:	dec00204 	addi	sp,sp,8
   1729c:	f800283a 	ret

000172a0 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   172a0:	defffa04 	addi	sp,sp,-24
   172a4:	dfc00515 	stw	ra,20(sp)
   172a8:	df000415 	stw	fp,16(sp)
   172ac:	df000404 	addi	fp,sp,16
   172b0:	e13ffe15 	stw	r4,-8(fp)
   172b4:	2805883a 	mov	r2,r5
   172b8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   172bc:	e0bffe17 	ldw	r2,-8(fp)
   172c0:	10800017 	ldw	r2,0(r2)
   172c4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   172c8:	008003f4 	movhi	r2,15
   172cc:	10909004 	addi	r2,r2,16960
   172d0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   172d4:	e0bffe17 	ldw	r2,-8(fp)
   172d8:	10800803 	ldbu	r2,32(r2)
   172dc:	10803fcc 	andi	r2,r2,255
   172e0:	1080201c 	xori	r2,r2,128
   172e4:	10bfe004 	addi	r2,r2,-128
   172e8:	10001d1e 	bne	r2,zero,17360 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   172ec:	00000906 	br	17314 <lcd_write_data+0x74>
    if (--i == 0)
   172f0:	e0bffc17 	ldw	r2,-16(fp)
   172f4:	10bfffc4 	addi	r2,r2,-1
   172f8:	e0bffc15 	stw	r2,-16(fp)
   172fc:	e0bffc17 	ldw	r2,-16(fp)
   17300:	1000041e 	bne	r2,zero,17314 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   17304:	e0bffe17 	ldw	r2,-8(fp)
   17308:	00c00044 	movi	r3,1
   1730c:	10c00805 	stb	r3,32(r2)
      return;
   17310:	00001406 	br	17364 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17314:	e0bffd17 	ldw	r2,-12(fp)
   17318:	10800104 	addi	r2,r2,4
   1731c:	10800037 	ldwio	r2,0(r2)
   17320:	1080200c 	andi	r2,r2,128
   17324:	103ff21e 	bne	r2,zero,172f0 <__alt_data_end+0xf00172f0>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   17328:	01001904 	movi	r4,100
   1732c:	001abe80 	call	1abe8 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   17330:	e0bffd17 	ldw	r2,-12(fp)
   17334:	10800204 	addi	r2,r2,8
   17338:	1007883a 	mov	r3,r2
   1733c:	e0bfff03 	ldbu	r2,-4(fp)
   17340:	18800035 	stwio	r2,0(r3)

  sp->address++;
   17344:	e0bffe17 	ldw	r2,-8(fp)
   17348:	108008c3 	ldbu	r2,35(r2)
   1734c:	10800044 	addi	r2,r2,1
   17350:	1007883a 	mov	r3,r2
   17354:	e0bffe17 	ldw	r2,-8(fp)
   17358:	10c008c5 	stb	r3,35(r2)
   1735c:	00000106 	br	17364 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17360:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   17364:	e037883a 	mov	sp,fp
   17368:	dfc00117 	ldw	ra,4(sp)
   1736c:	df000017 	ldw	fp,0(sp)
   17370:	dec00204 	addi	sp,sp,8
   17374:	f800283a 	ret

00017378 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   17378:	defffc04 	addi	sp,sp,-16
   1737c:	dfc00315 	stw	ra,12(sp)
   17380:	df000215 	stw	fp,8(sp)
   17384:	df000204 	addi	fp,sp,8
   17388:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1738c:	01400044 	movi	r5,1
   17390:	e13fff17 	ldw	r4,-4(fp)
   17394:	00171e80 	call	171e8 <lcd_write_command>

  sp->x = 0;
   17398:	e0bfff17 	ldw	r2,-4(fp)
   1739c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   173a0:	e0bfff17 	ldw	r2,-4(fp)
   173a4:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   173a8:	e0bfff17 	ldw	r2,-4(fp)
   173ac:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   173b0:	e03ffe15 	stw	zero,-8(fp)
   173b4:	00001b06 	br	17424 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   173b8:	e0bffe17 	ldw	r2,-8(fp)
   173bc:	108018e4 	muli	r2,r2,99
   173c0:	10801004 	addi	r2,r2,64
   173c4:	e0ffff17 	ldw	r3,-4(fp)
   173c8:	1885883a 	add	r2,r3,r2
   173cc:	01801444 	movi	r6,81
   173d0:	01400804 	movi	r5,32
   173d4:	1009883a 	mov	r4,r2
   173d8:	000af800 	call	af80 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   173dc:	e0bffe17 	ldw	r2,-8(fp)
   173e0:	108018e4 	muli	r2,r2,99
   173e4:	10800c04 	addi	r2,r2,48
   173e8:	e0ffff17 	ldw	r3,-4(fp)
   173ec:	1885883a 	add	r2,r3,r2
   173f0:	01800404 	movi	r6,16
   173f4:	01400804 	movi	r5,32
   173f8:	1009883a 	mov	r4,r2
   173fc:	000af800 	call	af80 <memset>
    sp->line[y].width = 0;
   17400:	e0ffff17 	ldw	r3,-4(fp)
   17404:	e0bffe17 	ldw	r2,-8(fp)
   17408:	108018e4 	muli	r2,r2,99
   1740c:	1885883a 	add	r2,r3,r2
   17410:	10802444 	addi	r2,r2,145
   17414:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17418:	e0bffe17 	ldw	r2,-8(fp)
   1741c:	10800044 	addi	r2,r2,1
   17420:	e0bffe15 	stw	r2,-8(fp)
   17424:	e0bffe17 	ldw	r2,-8(fp)
   17428:	10800090 	cmplti	r2,r2,2
   1742c:	103fe21e 	bne	r2,zero,173b8 <__alt_data_end+0xf00173b8>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   17430:	0001883a 	nop
   17434:	e037883a 	mov	sp,fp
   17438:	dfc00117 	ldw	ra,4(sp)
   1743c:	df000017 	ldw	fp,0(sp)
   17440:	dec00204 	addi	sp,sp,8
   17444:	f800283a 	ret

00017448 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   17448:	defff704 	addi	sp,sp,-36
   1744c:	dfc00815 	stw	ra,32(sp)
   17450:	df000715 	stw	fp,28(sp)
   17454:	df000704 	addi	fp,sp,28
   17458:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   1745c:	e0bfff17 	ldw	r2,-4(fp)
   17460:	10800943 	ldbu	r2,37(r2)
   17464:	10803fcc 	andi	r2,r2,255
   17468:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1746c:	e03ff915 	stw	zero,-28(fp)
   17470:	00006806 	br	17614 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   17474:	e0ffff17 	ldw	r3,-4(fp)
   17478:	e0bff917 	ldw	r2,-28(fp)
   1747c:	108018e4 	muli	r2,r2,99
   17480:	1885883a 	add	r2,r3,r2
   17484:	10802444 	addi	r2,r2,145
   17488:	10800003 	ldbu	r2,0(r2)
   1748c:	10803fcc 	andi	r2,r2,255
   17490:	1080201c 	xori	r2,r2,128
   17494:	10bfe004 	addi	r2,r2,-128
   17498:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1749c:	e0ffff17 	ldw	r3,-4(fp)
   174a0:	e0bff917 	ldw	r2,-28(fp)
   174a4:	108018e4 	muli	r2,r2,99
   174a8:	1885883a 	add	r2,r3,r2
   174ac:	10802484 	addi	r2,r2,146
   174b0:	10800003 	ldbu	r2,0(r2)
   174b4:	10c03fcc 	andi	r3,r2,255
   174b8:	e0bffc17 	ldw	r2,-16(fp)
   174bc:	1885383a 	mul	r2,r3,r2
   174c0:	1005d23a 	srai	r2,r2,8
   174c4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   174c8:	e0fffb17 	ldw	r3,-20(fp)
   174cc:	e0bffd17 	ldw	r2,-12(fp)
   174d0:	18800116 	blt	r3,r2,174d8 <lcd_repaint_screen+0x90>
      offset = 0;
   174d4:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   174d8:	e03ffa15 	stw	zero,-24(fp)
   174dc:	00004706 	br	175fc <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   174e0:	e0fffa17 	ldw	r3,-24(fp)
   174e4:	e0bffb17 	ldw	r2,-20(fp)
   174e8:	1885883a 	add	r2,r3,r2
   174ec:	e0fffd17 	ldw	r3,-12(fp)
   174f0:	10c9283a 	div	r4,r2,r3
   174f4:	e0fffd17 	ldw	r3,-12(fp)
   174f8:	20c7383a 	mul	r3,r4,r3
   174fc:	10c5c83a 	sub	r2,r2,r3
   17500:	e13fff17 	ldw	r4,-4(fp)
   17504:	e0fff917 	ldw	r3,-28(fp)
   17508:	18c018e4 	muli	r3,r3,99
   1750c:	20c7883a 	add	r3,r4,r3
   17510:	1885883a 	add	r2,r3,r2
   17514:	10801004 	addi	r2,r2,64
   17518:	10800003 	ldbu	r2,0(r2)
   1751c:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   17520:	e0ffff17 	ldw	r3,-4(fp)
   17524:	e0bff917 	ldw	r2,-28(fp)
   17528:	108018e4 	muli	r2,r2,99
   1752c:	1887883a 	add	r3,r3,r2
   17530:	e0bffa17 	ldw	r2,-24(fp)
   17534:	1885883a 	add	r2,r3,r2
   17538:	10800c04 	addi	r2,r2,48
   1753c:	10800003 	ldbu	r2,0(r2)
   17540:	10c03fcc 	andi	r3,r2,255
   17544:	18c0201c 	xori	r3,r3,128
   17548:	18ffe004 	addi	r3,r3,-128
   1754c:	e0bffe07 	ldb	r2,-8(fp)
   17550:	18802726 	beq	r3,r2,175f0 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   17554:	e0fff917 	ldw	r3,-28(fp)
   17558:	d0a01604 	addi	r2,gp,-32680
   1755c:	1885883a 	add	r2,r3,r2
   17560:	10800003 	ldbu	r2,0(r2)
   17564:	1007883a 	mov	r3,r2
   17568:	e0bffa17 	ldw	r2,-24(fp)
   1756c:	1885883a 	add	r2,r3,r2
   17570:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   17574:	e0fffe43 	ldbu	r3,-7(fp)
   17578:	e0bfff17 	ldw	r2,-4(fp)
   1757c:	108008c3 	ldbu	r2,35(r2)
   17580:	10803fcc 	andi	r2,r2,255
   17584:	1080201c 	xori	r2,r2,128
   17588:	10bfe004 	addi	r2,r2,-128
   1758c:	18800a26 	beq	r3,r2,175b8 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   17590:	e0fffe43 	ldbu	r3,-7(fp)
   17594:	00bfe004 	movi	r2,-128
   17598:	1884b03a 	or	r2,r3,r2
   1759c:	10803fcc 	andi	r2,r2,255
   175a0:	100b883a 	mov	r5,r2
   175a4:	e13fff17 	ldw	r4,-4(fp)
   175a8:	00171e80 	call	171e8 <lcd_write_command>
          sp->address = address;
   175ac:	e0fffe43 	ldbu	r3,-7(fp)
   175b0:	e0bfff17 	ldw	r2,-4(fp)
   175b4:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   175b8:	e0bffe03 	ldbu	r2,-8(fp)
   175bc:	10803fcc 	andi	r2,r2,255
   175c0:	100b883a 	mov	r5,r2
   175c4:	e13fff17 	ldw	r4,-4(fp)
   175c8:	00172a00 	call	172a0 <lcd_write_data>
        sp->line[y].visible[x] = c;
   175cc:	e0ffff17 	ldw	r3,-4(fp)
   175d0:	e0bff917 	ldw	r2,-28(fp)
   175d4:	108018e4 	muli	r2,r2,99
   175d8:	1887883a 	add	r3,r3,r2
   175dc:	e0bffa17 	ldw	r2,-24(fp)
   175e0:	1885883a 	add	r2,r3,r2
   175e4:	10800c04 	addi	r2,r2,48
   175e8:	e0fffe03 	ldbu	r3,-8(fp)
   175ec:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   175f0:	e0bffa17 	ldw	r2,-24(fp)
   175f4:	10800044 	addi	r2,r2,1
   175f8:	e0bffa15 	stw	r2,-24(fp)
   175fc:	e0bffa17 	ldw	r2,-24(fp)
   17600:	10800410 	cmplti	r2,r2,16
   17604:	103fb61e 	bne	r2,zero,174e0 <__alt_data_end+0xf00174e0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17608:	e0bff917 	ldw	r2,-28(fp)
   1760c:	10800044 	addi	r2,r2,1
   17610:	e0bff915 	stw	r2,-28(fp)
   17614:	e0bff917 	ldw	r2,-28(fp)
   17618:	10800090 	cmplti	r2,r2,2
   1761c:	103f951e 	bne	r2,zero,17474 <__alt_data_end+0xf0017474>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   17620:	0001883a 	nop
   17624:	e037883a 	mov	sp,fp
   17628:	dfc00117 	ldw	ra,4(sp)
   1762c:	df000017 	ldw	fp,0(sp)
   17630:	dec00204 	addi	sp,sp,8
   17634:	f800283a 	ret

00017638 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   17638:	defffc04 	addi	sp,sp,-16
   1763c:	dfc00315 	stw	ra,12(sp)
   17640:	df000215 	stw	fp,8(sp)
   17644:	df000204 	addi	fp,sp,8
   17648:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1764c:	e03ffe15 	stw	zero,-8(fp)
   17650:	00001d06 	br	176c8 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   17654:	e0bffe17 	ldw	r2,-8(fp)
   17658:	00800f16 	blt	zero,r2,17698 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   1765c:	e0bffe17 	ldw	r2,-8(fp)
   17660:	108018e4 	muli	r2,r2,99
   17664:	10801004 	addi	r2,r2,64
   17668:	e0ffff17 	ldw	r3,-4(fp)
   1766c:	1889883a 	add	r4,r3,r2
   17670:	e0bffe17 	ldw	r2,-8(fp)
   17674:	10800044 	addi	r2,r2,1
   17678:	108018e4 	muli	r2,r2,99
   1767c:	10801004 	addi	r2,r2,64
   17680:	e0ffff17 	ldw	r3,-4(fp)
   17684:	1885883a 	add	r2,r3,r2
   17688:	01801404 	movi	r6,80
   1768c:	100b883a 	mov	r5,r2
   17690:	000ae380 	call	ae38 <memcpy>
   17694:	00000906 	br	176bc <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   17698:	e0bffe17 	ldw	r2,-8(fp)
   1769c:	108018e4 	muli	r2,r2,99
   176a0:	10801004 	addi	r2,r2,64
   176a4:	e0ffff17 	ldw	r3,-4(fp)
   176a8:	1885883a 	add	r2,r3,r2
   176ac:	01801404 	movi	r6,80
   176b0:	01400804 	movi	r5,32
   176b4:	1009883a 	mov	r4,r2
   176b8:	000af800 	call	af80 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   176bc:	e0bffe17 	ldw	r2,-8(fp)
   176c0:	10800044 	addi	r2,r2,1
   176c4:	e0bffe15 	stw	r2,-8(fp)
   176c8:	e0bffe17 	ldw	r2,-8(fp)
   176cc:	10800090 	cmplti	r2,r2,2
   176d0:	103fe01e 	bne	r2,zero,17654 <__alt_data_end+0xf0017654>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   176d4:	e0bfff17 	ldw	r2,-4(fp)
   176d8:	10800883 	ldbu	r2,34(r2)
   176dc:	10bfffc4 	addi	r2,r2,-1
   176e0:	1007883a 	mov	r3,r2
   176e4:	e0bfff17 	ldw	r2,-4(fp)
   176e8:	10c00885 	stb	r3,34(r2)
}
   176ec:	0001883a 	nop
   176f0:	e037883a 	mov	sp,fp
   176f4:	dfc00117 	ldw	ra,4(sp)
   176f8:	df000017 	ldw	fp,0(sp)
   176fc:	dec00204 	addi	sp,sp,8
   17700:	f800283a 	ret

00017704 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   17704:	defff904 	addi	sp,sp,-28
   17708:	dfc00615 	stw	ra,24(sp)
   1770c:	df000515 	stw	fp,20(sp)
   17710:	df000504 	addi	fp,sp,20
   17714:	e13ffe15 	stw	r4,-8(fp)
   17718:	2805883a 	mov	r2,r5
   1771c:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   17720:	e03ffb15 	stw	zero,-20(fp)
   17724:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   17728:	e0bffe17 	ldw	r2,-8(fp)
   1772c:	10800a03 	ldbu	r2,40(r2)
   17730:	10803fcc 	andi	r2,r2,255
   17734:	1080201c 	xori	r2,r2,128
   17738:	10bfe004 	addi	r2,r2,-128
   1773c:	108016d8 	cmpnei	r2,r2,91
   17740:	1000411e 	bne	r2,zero,17848 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   17744:	e0bffe17 	ldw	r2,-8(fp)
   17748:	10800a04 	addi	r2,r2,40
   1774c:	10800044 	addi	r2,r2,1
   17750:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   17754:	00000c06 	br	17788 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   17758:	e0bffb17 	ldw	r2,-20(fp)
   1775c:	10c002a4 	muli	r3,r2,10
   17760:	e0bffd17 	ldw	r2,-12(fp)
   17764:	11000044 	addi	r4,r2,1
   17768:	e13ffd15 	stw	r4,-12(fp)
   1776c:	10800003 	ldbu	r2,0(r2)
   17770:	10803fcc 	andi	r2,r2,255
   17774:	1080201c 	xori	r2,r2,128
   17778:	10bfe004 	addi	r2,r2,-128
   1777c:	10bff404 	addi	r2,r2,-48
   17780:	1885883a 	add	r2,r3,r2
   17784:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   17788:	d0e01b17 	ldw	r3,-32660(gp)
   1778c:	e0bffd17 	ldw	r2,-12(fp)
   17790:	10800003 	ldbu	r2,0(r2)
   17794:	10803fcc 	andi	r2,r2,255
   17798:	1080201c 	xori	r2,r2,128
   1779c:	10bfe004 	addi	r2,r2,-128
   177a0:	10800044 	addi	r2,r2,1
   177a4:	1885883a 	add	r2,r3,r2
   177a8:	10800003 	ldbu	r2,0(r2)
   177ac:	10803fcc 	andi	r2,r2,255
   177b0:	1080010c 	andi	r2,r2,4
   177b4:	103fe81e 	bne	r2,zero,17758 <__alt_data_end+0xf0017758>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   177b8:	e0bffd17 	ldw	r2,-12(fp)
   177bc:	10800003 	ldbu	r2,0(r2)
   177c0:	10803fcc 	andi	r2,r2,255
   177c4:	1080201c 	xori	r2,r2,128
   177c8:	10bfe004 	addi	r2,r2,-128
   177cc:	10800ed8 	cmpnei	r2,r2,59
   177d0:	10001f1e 	bne	r2,zero,17850 <lcd_handle_escape+0x14c>
    {
      ptr++;
   177d4:	e0bffd17 	ldw	r2,-12(fp)
   177d8:	10800044 	addi	r2,r2,1
   177dc:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   177e0:	00000c06 	br	17814 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   177e4:	e0bffc17 	ldw	r2,-16(fp)
   177e8:	10c002a4 	muli	r3,r2,10
   177ec:	e0bffd17 	ldw	r2,-12(fp)
   177f0:	11000044 	addi	r4,r2,1
   177f4:	e13ffd15 	stw	r4,-12(fp)
   177f8:	10800003 	ldbu	r2,0(r2)
   177fc:	10803fcc 	andi	r2,r2,255
   17800:	1080201c 	xori	r2,r2,128
   17804:	10bfe004 	addi	r2,r2,-128
   17808:	10bff404 	addi	r2,r2,-48
   1780c:	1885883a 	add	r2,r3,r2
   17810:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   17814:	d0e01b17 	ldw	r3,-32660(gp)
   17818:	e0bffd17 	ldw	r2,-12(fp)
   1781c:	10800003 	ldbu	r2,0(r2)
   17820:	10803fcc 	andi	r2,r2,255
   17824:	1080201c 	xori	r2,r2,128
   17828:	10bfe004 	addi	r2,r2,-128
   1782c:	10800044 	addi	r2,r2,1
   17830:	1885883a 	add	r2,r3,r2
   17834:	10800003 	ldbu	r2,0(r2)
   17838:	10803fcc 	andi	r2,r2,255
   1783c:	1080010c 	andi	r2,r2,4
   17840:	103fe81e 	bne	r2,zero,177e4 <__alt_data_end+0xf00177e4>
   17844:	00000206 	br	17850 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   17848:	00bfffc4 	movi	r2,-1
   1784c:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   17850:	e0bfff07 	ldb	r2,-4(fp)
   17854:	10c012a0 	cmpeqi	r3,r2,74
   17858:	1800291e 	bne	r3,zero,17900 <lcd_handle_escape+0x1fc>
   1785c:	10c012c8 	cmpgei	r3,r2,75
   17860:	1800031e 	bne	r3,zero,17870 <lcd_handle_escape+0x16c>
   17864:	10801220 	cmpeqi	r2,r2,72
   17868:	1000061e 	bne	r2,zero,17884 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1786c:	00004a06 	br	17998 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   17870:	10c012e0 	cmpeqi	r3,r2,75
   17874:	1800281e 	bne	r3,zero,17918 <lcd_handle_escape+0x214>
   17878:	108019a0 	cmpeqi	r2,r2,102
   1787c:	1000011e 	bne	r2,zero,17884 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17880:	00004506 	br	17998 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17884:	e0bffc17 	ldw	r2,-16(fp)
   17888:	0080050e 	bge	zero,r2,178a0 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   1788c:	e0bffc17 	ldw	r2,-16(fp)
   17890:	10bfffc4 	addi	r2,r2,-1
   17894:	1007883a 	mov	r3,r2
   17898:	e0bffe17 	ldw	r2,-8(fp)
   1789c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   178a0:	e0bffb17 	ldw	r2,-20(fp)
   178a4:	0080370e 	bge	zero,r2,17984 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   178a8:	e0bffb17 	ldw	r2,-20(fp)
   178ac:	10bfffc4 	addi	r2,r2,-1
   178b0:	1007883a 	mov	r3,r2
   178b4:	e0bffe17 	ldw	r2,-8(fp)
   178b8:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   178bc:	e0bffe17 	ldw	r2,-8(fp)
   178c0:	10800883 	ldbu	r2,34(r2)
   178c4:	10803fcc 	andi	r2,r2,255
   178c8:	10800170 	cmpltui	r2,r2,5
   178cc:	1000061e 	bne	r2,zero,178e8 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   178d0:	e0bffe17 	ldw	r2,-8(fp)
   178d4:	00c00104 	movi	r3,4
   178d8:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   178dc:	00000206 	br	178e8 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   178e0:	e13ffe17 	ldw	r4,-8(fp)
   178e4:	00176380 	call	17638 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   178e8:	e0bffe17 	ldw	r2,-8(fp)
   178ec:	10800883 	ldbu	r2,34(r2)
   178f0:	10803fcc 	andi	r2,r2,255
   178f4:	108000e8 	cmpgeui	r2,r2,3
   178f8:	103ff91e 	bne	r2,zero,178e0 <__alt_data_end+0xf00178e0>
        lcd_scroll_up(sp);
    }
    break;
   178fc:	00002106 	br	17984 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   17900:	e0bffb17 	ldw	r2,-20(fp)
   17904:	10800098 	cmpnei	r2,r2,2
   17908:	1000201e 	bne	r2,zero,1798c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   1790c:	e13ffe17 	ldw	r4,-8(fp)
   17910:	00173780 	call	17378 <lcd_clear_screen>
    break;
   17914:	00001d06 	br	1798c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   17918:	e0bffb17 	ldw	r2,-20(fp)
   1791c:	00801d16 	blt	zero,r2,17994 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17920:	e0bffe17 	ldw	r2,-8(fp)
   17924:	10800843 	ldbu	r2,33(r2)
   17928:	10803fcc 	andi	r2,r2,255
   1792c:	10801428 	cmpgeui	r2,r2,80
   17930:	1000181e 	bne	r2,zero,17994 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   17934:	e0bffe17 	ldw	r2,-8(fp)
   17938:	10800883 	ldbu	r2,34(r2)
   1793c:	10803fcc 	andi	r2,r2,255
   17940:	108018e4 	muli	r2,r2,99
   17944:	10801004 	addi	r2,r2,64
   17948:	e0fffe17 	ldw	r3,-8(fp)
   1794c:	1887883a 	add	r3,r3,r2
   17950:	e0bffe17 	ldw	r2,-8(fp)
   17954:	10800843 	ldbu	r2,33(r2)
   17958:	10803fcc 	andi	r2,r2,255
   1795c:	1889883a 	add	r4,r3,r2
   17960:	e0bffe17 	ldw	r2,-8(fp)
   17964:	10800843 	ldbu	r2,33(r2)
   17968:	10803fcc 	andi	r2,r2,255
   1796c:	00c01404 	movi	r3,80
   17970:	1885c83a 	sub	r2,r3,r2
   17974:	100d883a 	mov	r6,r2
   17978:	01400804 	movi	r5,32
   1797c:	000af800 	call	af80 <memset>
    }
    break;
   17980:	00000406 	br	17994 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17984:	0001883a 	nop
   17988:	00000306 	br	17998 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   1798c:	0001883a 	nop
   17990:	00000106 	br	17998 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17994:	0001883a 	nop
  }
}
   17998:	0001883a 	nop
   1799c:	e037883a 	mov	sp,fp
   179a0:	dfc00117 	ldw	ra,4(sp)
   179a4:	df000017 	ldw	fp,0(sp)
   179a8:	dec00204 	addi	sp,sp,8
   179ac:	f800283a 	ret

000179b0 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   179b0:	defff304 	addi	sp,sp,-52
   179b4:	dfc00c15 	stw	ra,48(sp)
   179b8:	df000b15 	stw	fp,44(sp)
   179bc:	df000b04 	addi	fp,sp,44
   179c0:	e13ffc15 	stw	r4,-16(fp)
   179c4:	e17ffd15 	stw	r5,-12(fp)
   179c8:	e1bffe15 	stw	r6,-8(fp)
   179cc:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   179d0:	e0bffe17 	ldw	r2,-8(fp)
   179d4:	e0fffd17 	ldw	r3,-12(fp)
   179d8:	1885883a 	add	r2,r3,r2
   179dc:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   179e0:	e0bffc17 	ldw	r2,-16(fp)
   179e4:	00c00044 	movi	r3,1
   179e8:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   179ec:	00009906 	br	17c54 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   179f0:	e0bffd17 	ldw	r2,-12(fp)
   179f4:	10800003 	ldbu	r2,0(r2)
   179f8:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   179fc:	e0bffc17 	ldw	r2,-16(fp)
   17a00:	10800903 	ldbu	r2,36(r2)
   17a04:	10803fcc 	andi	r2,r2,255
   17a08:	1080201c 	xori	r2,r2,128
   17a0c:	10bfe004 	addi	r2,r2,-128
   17a10:	10003716 	blt	r2,zero,17af0 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17a14:	e0bffc17 	ldw	r2,-16(fp)
   17a18:	10800903 	ldbu	r2,36(r2)
   17a1c:	10803fcc 	andi	r2,r2,255
   17a20:	1080201c 	xori	r2,r2,128
   17a24:	10bfe004 	addi	r2,r2,-128
   17a28:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   17a2c:	e0bffa17 	ldw	r2,-24(fp)
   17a30:	1000031e 	bne	r2,zero,17a40 <altera_avalon_lcd_16207_write+0x90>
   17a34:	e0bff907 	ldb	r2,-28(fp)
   17a38:	108016d8 	cmpnei	r2,r2,91
   17a3c:	10000d1e 	bne	r2,zero,17a74 <altera_avalon_lcd_16207_write+0xc4>
   17a40:	e0bffa17 	ldw	r2,-24(fp)
   17a44:	10001826 	beq	r2,zero,17aa8 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   17a48:	d0e01b17 	ldw	r3,-32660(gp)
   17a4c:	e0bff907 	ldb	r2,-28(fp)
   17a50:	10800044 	addi	r2,r2,1
   17a54:	1885883a 	add	r2,r3,r2
   17a58:	10800003 	ldbu	r2,0(r2)
   17a5c:	10803fcc 	andi	r2,r2,255
   17a60:	1080010c 	andi	r2,r2,4
   17a64:	1000101e 	bne	r2,zero,17aa8 <altera_avalon_lcd_16207_write+0xf8>
   17a68:	e0bff907 	ldb	r2,-28(fp)
   17a6c:	10800ee0 	cmpeqi	r2,r2,59
   17a70:	10000d1e 	bne	r2,zero,17aa8 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   17a74:	e0fffc17 	ldw	r3,-16(fp)
   17a78:	e0bffa17 	ldw	r2,-24(fp)
   17a7c:	1885883a 	add	r2,r3,r2
   17a80:	10800a04 	addi	r2,r2,40
   17a84:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   17a88:	e0bff907 	ldb	r2,-28(fp)
   17a8c:	100b883a 	mov	r5,r2
   17a90:	e13ffc17 	ldw	r4,-16(fp)
   17a94:	00177040 	call	17704 <lcd_handle_escape>

        sp->esccount = -1;
   17a98:	e0bffc17 	ldw	r2,-16(fp)
   17a9c:	00ffffc4 	movi	r3,-1
   17aa0:	10c00905 	stb	r3,36(r2)
   17aa4:	00006806 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   17aa8:	e0bffc17 	ldw	r2,-16(fp)
   17aac:	10800903 	ldbu	r2,36(r2)
   17ab0:	10803fcc 	andi	r2,r2,255
   17ab4:	108001e8 	cmpgeui	r2,r2,7
   17ab8:	1000631e 	bne	r2,zero,17c48 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   17abc:	e0fffc17 	ldw	r3,-16(fp)
   17ac0:	e0bffa17 	ldw	r2,-24(fp)
   17ac4:	1885883a 	add	r2,r3,r2
   17ac8:	10800a04 	addi	r2,r2,40
   17acc:	e0fff903 	ldbu	r3,-28(fp)
   17ad0:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   17ad4:	e0bffc17 	ldw	r2,-16(fp)
   17ad8:	10800903 	ldbu	r2,36(r2)
   17adc:	10800044 	addi	r2,r2,1
   17ae0:	1007883a 	mov	r3,r2
   17ae4:	e0bffc17 	ldw	r2,-16(fp)
   17ae8:	10c00905 	stb	r3,36(r2)
   17aec:	00005606 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   17af0:	e0bff907 	ldb	r2,-28(fp)
   17af4:	108006d8 	cmpnei	r2,r2,27
   17af8:	1000031e 	bne	r2,zero,17b08 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17afc:	e0bffc17 	ldw	r2,-16(fp)
   17b00:	10000905 	stb	zero,36(r2)
   17b04:	00005006 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   17b08:	e0bff907 	ldb	r2,-28(fp)
   17b0c:	10800358 	cmpnei	r2,r2,13
   17b10:	1000031e 	bne	r2,zero,17b20 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17b14:	e0bffc17 	ldw	r2,-16(fp)
   17b18:	10000845 	stb	zero,33(r2)
   17b1c:	00004a06 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17b20:	e0bff907 	ldb	r2,-28(fp)
   17b24:	10800298 	cmpnei	r2,r2,10
   17b28:	1000101e 	bne	r2,zero,17b6c <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   17b2c:	e0bffc17 	ldw	r2,-16(fp)
   17b30:	10000845 	stb	zero,33(r2)
      sp->y++;
   17b34:	e0bffc17 	ldw	r2,-16(fp)
   17b38:	10800883 	ldbu	r2,34(r2)
   17b3c:	10800044 	addi	r2,r2,1
   17b40:	1007883a 	mov	r3,r2
   17b44:	e0bffc17 	ldw	r2,-16(fp)
   17b48:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   17b4c:	e0bffc17 	ldw	r2,-16(fp)
   17b50:	10800883 	ldbu	r2,34(r2)
   17b54:	10803fcc 	andi	r2,r2,255
   17b58:	108000f0 	cmpltui	r2,r2,3
   17b5c:	10003a1e 	bne	r2,zero,17c48 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17b60:	e13ffc17 	ldw	r4,-16(fp)
   17b64:	00176380 	call	17638 <lcd_scroll_up>
   17b68:	00003706 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   17b6c:	e0bff907 	ldb	r2,-28(fp)
   17b70:	10800218 	cmpnei	r2,r2,8
   17b74:	10000b1e 	bne	r2,zero,17ba4 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17b78:	e0bffc17 	ldw	r2,-16(fp)
   17b7c:	10800843 	ldbu	r2,33(r2)
   17b80:	10803fcc 	andi	r2,r2,255
   17b84:	10003026 	beq	r2,zero,17c48 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   17b88:	e0bffc17 	ldw	r2,-16(fp)
   17b8c:	10800843 	ldbu	r2,33(r2)
   17b90:	10bfffc4 	addi	r2,r2,-1
   17b94:	1007883a 	mov	r3,r2
   17b98:	e0bffc17 	ldw	r2,-16(fp)
   17b9c:	10c00845 	stb	r3,33(r2)
   17ba0:	00002906 	br	17c48 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   17ba4:	d0e01b17 	ldw	r3,-32660(gp)
   17ba8:	e0bff907 	ldb	r2,-28(fp)
   17bac:	10800044 	addi	r2,r2,1
   17bb0:	1885883a 	add	r2,r3,r2
   17bb4:	10800003 	ldbu	r2,0(r2)
   17bb8:	10803fcc 	andi	r2,r2,255
   17bbc:	1080201c 	xori	r2,r2,128
   17bc0:	10bfe004 	addi	r2,r2,-128
   17bc4:	108025cc 	andi	r2,r2,151
   17bc8:	10001f26 	beq	r2,zero,17c48 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   17bcc:	e0bffc17 	ldw	r2,-16(fp)
   17bd0:	10800883 	ldbu	r2,34(r2)
   17bd4:	10803fcc 	andi	r2,r2,255
   17bd8:	108000b0 	cmpltui	r2,r2,2
   17bdc:	1000021e 	bne	r2,zero,17be8 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   17be0:	e13ffc17 	ldw	r4,-16(fp)
   17be4:	00176380 	call	17638 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17be8:	e0bffc17 	ldw	r2,-16(fp)
   17bec:	10800843 	ldbu	r2,33(r2)
   17bf0:	10803fcc 	andi	r2,r2,255
   17bf4:	10801428 	cmpgeui	r2,r2,80
   17bf8:	10000d1e 	bne	r2,zero,17c30 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   17bfc:	e0bffc17 	ldw	r2,-16(fp)
   17c00:	10800883 	ldbu	r2,34(r2)
   17c04:	10c03fcc 	andi	r3,r2,255
   17c08:	e0bffc17 	ldw	r2,-16(fp)
   17c0c:	10800843 	ldbu	r2,33(r2)
   17c10:	10803fcc 	andi	r2,r2,255
   17c14:	e13ffc17 	ldw	r4,-16(fp)
   17c18:	18c018e4 	muli	r3,r3,99
   17c1c:	20c7883a 	add	r3,r4,r3
   17c20:	1885883a 	add	r2,r3,r2
   17c24:	10801004 	addi	r2,r2,64
   17c28:	e0fff903 	ldbu	r3,-28(fp)
   17c2c:	10c00005 	stb	r3,0(r2)

      sp->x++;
   17c30:	e0bffc17 	ldw	r2,-16(fp)
   17c34:	10800843 	ldbu	r2,33(r2)
   17c38:	10800044 	addi	r2,r2,1
   17c3c:	1007883a 	mov	r3,r2
   17c40:	e0bffc17 	ldw	r2,-16(fp)
   17c44:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   17c48:	e0bffd17 	ldw	r2,-12(fp)
   17c4c:	10800044 	addi	r2,r2,1
   17c50:	e0bffd15 	stw	r2,-12(fp)
   17c54:	e0fffd17 	ldw	r3,-12(fp)
   17c58:	e0bff817 	ldw	r2,-32(fp)
   17c5c:	18bf6436 	bltu	r3,r2,179f0 <__alt_data_end+0xf00179f0>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   17c60:	00800404 	movi	r2,16
   17c64:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17c68:	e03ff515 	stw	zero,-44(fp)
   17c6c:	00003706 	br	17d4c <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17c70:	00801404 	movi	r2,80
   17c74:	e0bff715 	stw	r2,-36(fp)
   17c78:	00001106 	br	17cc0 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   17c7c:	e0bff717 	ldw	r2,-36(fp)
   17c80:	10bfffc4 	addi	r2,r2,-1
   17c84:	e13ffc17 	ldw	r4,-16(fp)
   17c88:	e0fff517 	ldw	r3,-44(fp)
   17c8c:	18c018e4 	muli	r3,r3,99
   17c90:	20c7883a 	add	r3,r4,r3
   17c94:	1885883a 	add	r2,r3,r2
   17c98:	10801004 	addi	r2,r2,64
   17c9c:	10800003 	ldbu	r2,0(r2)
   17ca0:	10803fcc 	andi	r2,r2,255
   17ca4:	1080201c 	xori	r2,r2,128
   17ca8:	10bfe004 	addi	r2,r2,-128
   17cac:	10800820 	cmpeqi	r2,r2,32
   17cb0:	10000626 	beq	r2,zero,17ccc <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   17cb4:	e0bff717 	ldw	r2,-36(fp)
   17cb8:	10bfffc4 	addi	r2,r2,-1
   17cbc:	e0bff715 	stw	r2,-36(fp)
   17cc0:	e0bff717 	ldw	r2,-36(fp)
   17cc4:	00bfed16 	blt	zero,r2,17c7c <__alt_data_end+0xf0017c7c>
   17cc8:	00000106 	br	17cd0 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   17ccc:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   17cd0:	e0bff717 	ldw	r2,-36(fp)
   17cd4:	10800448 	cmpgei	r2,r2,17
   17cd8:	1000031e 	bne	r2,zero,17ce8 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   17cdc:	00800404 	movi	r2,16
   17ce0:	e0bff715 	stw	r2,-36(fp)
   17ce4:	00000306 	br	17cf4 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   17ce8:	e0bff717 	ldw	r2,-36(fp)
   17cec:	10800044 	addi	r2,r2,1
   17cf0:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   17cf4:	e0bff717 	ldw	r2,-36(fp)
   17cf8:	1009883a 	mov	r4,r2
   17cfc:	e0fffc17 	ldw	r3,-16(fp)
   17d00:	e0bff517 	ldw	r2,-44(fp)
   17d04:	108018e4 	muli	r2,r2,99
   17d08:	1885883a 	add	r2,r3,r2
   17d0c:	10802444 	addi	r2,r2,145
   17d10:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   17d14:	e0fff617 	ldw	r3,-40(fp)
   17d18:	e0bff717 	ldw	r2,-36(fp)
   17d1c:	1880020e 	bge	r3,r2,17d28 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   17d20:	e0bff717 	ldw	r2,-36(fp)
   17d24:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   17d28:	e0fffc17 	ldw	r3,-16(fp)
   17d2c:	e0bff517 	ldw	r2,-44(fp)
   17d30:	108018e4 	muli	r2,r2,99
   17d34:	1885883a 	add	r2,r3,r2
   17d38:	10802484 	addi	r2,r2,146
   17d3c:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17d40:	e0bff517 	ldw	r2,-44(fp)
   17d44:	10800044 	addi	r2,r2,1
   17d48:	e0bff515 	stw	r2,-44(fp)
   17d4c:	e0bff517 	ldw	r2,-44(fp)
   17d50:	10800090 	cmplti	r2,r2,2
   17d54:	103fc61e 	bne	r2,zero,17c70 <__alt_data_end+0xf0017c70>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   17d58:	e0bff617 	ldw	r2,-40(fp)
   17d5c:	10800448 	cmpgei	r2,r2,17
   17d60:	1000031e 	bne	r2,zero,17d70 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   17d64:	e0bffc17 	ldw	r2,-16(fp)
   17d68:	10000985 	stb	zero,38(r2)
   17d6c:	00002d06 	br	17e24 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   17d70:	e0bff617 	ldw	r2,-40(fp)
   17d74:	1085883a 	add	r2,r2,r2
   17d78:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   17d7c:	e0bff617 	ldw	r2,-40(fp)
   17d80:	1007883a 	mov	r3,r2
   17d84:	e0bffc17 	ldw	r2,-16(fp)
   17d88:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17d8c:	e03ff515 	stw	zero,-44(fp)
   17d90:	00002106 	br	17e18 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   17d94:	e0fffc17 	ldw	r3,-16(fp)
   17d98:	e0bff517 	ldw	r2,-44(fp)
   17d9c:	108018e4 	muli	r2,r2,99
   17da0:	1885883a 	add	r2,r3,r2
   17da4:	10802444 	addi	r2,r2,145
   17da8:	10800003 	ldbu	r2,0(r2)
   17dac:	10803fcc 	andi	r2,r2,255
   17db0:	1080201c 	xori	r2,r2,128
   17db4:	10bfe004 	addi	r2,r2,-128
   17db8:	10800450 	cmplti	r2,r2,17
   17dbc:	1000131e 	bne	r2,zero,17e0c <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   17dc0:	e0fffc17 	ldw	r3,-16(fp)
   17dc4:	e0bff517 	ldw	r2,-44(fp)
   17dc8:	108018e4 	muli	r2,r2,99
   17dcc:	1885883a 	add	r2,r3,r2
   17dd0:	10802444 	addi	r2,r2,145
   17dd4:	10800003 	ldbu	r2,0(r2)
   17dd8:	10803fcc 	andi	r2,r2,255
   17ddc:	1080201c 	xori	r2,r2,128
   17de0:	10bfe004 	addi	r2,r2,-128
   17de4:	1006923a 	slli	r3,r2,8
   17de8:	e0bff617 	ldw	r2,-40(fp)
   17dec:	1885283a 	div	r2,r3,r2
   17df0:	1009883a 	mov	r4,r2
   17df4:	e0fffc17 	ldw	r3,-16(fp)
   17df8:	e0bff517 	ldw	r2,-44(fp)
   17dfc:	108018e4 	muli	r2,r2,99
   17e00:	1885883a 	add	r2,r3,r2
   17e04:	10802484 	addi	r2,r2,146
   17e08:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17e0c:	e0bff517 	ldw	r2,-44(fp)
   17e10:	10800044 	addi	r2,r2,1
   17e14:	e0bff515 	stw	r2,-44(fp)
   17e18:	e0bff517 	ldw	r2,-44(fp)
   17e1c:	10800090 	cmplti	r2,r2,2
   17e20:	103fdc1e 	bne	r2,zero,17d94 <__alt_data_end+0xf0017d94>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   17e24:	e0bffc17 	ldw	r2,-16(fp)
   17e28:	10800943 	ldbu	r2,37(r2)
   17e2c:	10803fcc 	andi	r2,r2,255
   17e30:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   17e34:	e13ffc17 	ldw	r4,-16(fp)
   17e38:	00174480 	call	17448 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   17e3c:	e0bffc17 	ldw	r2,-16(fp)
   17e40:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   17e44:	e0bffc17 	ldw	r2,-16(fp)
   17e48:	10800943 	ldbu	r2,37(r2)
   17e4c:	10c03fcc 	andi	r3,r2,255
   17e50:	e0bffb17 	ldw	r2,-20(fp)
   17e54:	18800426 	beq	r3,r2,17e68 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   17e58:	e0bffc17 	ldw	r2,-16(fp)
   17e5c:	00c00044 	movi	r3,1
   17e60:	10c009c5 	stb	r3,39(r2)
  }
   17e64:	003fef06 	br	17e24 <__alt_data_end+0xf0017e24>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   17e68:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   17e6c:	e0bffe17 	ldw	r2,-8(fp)
}
   17e70:	e037883a 	mov	sp,fp
   17e74:	dfc00117 	ldw	ra,4(sp)
   17e78:	df000017 	ldw	fp,0(sp)
   17e7c:	dec00204 	addi	sp,sp,8
   17e80:	f800283a 	ret

00017e84 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   17e84:	defffc04 	addi	sp,sp,-16
   17e88:	dfc00315 	stw	ra,12(sp)
   17e8c:	df000215 	stw	fp,8(sp)
   17e90:	df000204 	addi	fp,sp,8
   17e94:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   17e98:	e0bfff17 	ldw	r2,-4(fp)
   17e9c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   17ea0:	e0bffe17 	ldw	r2,-8(fp)
   17ea4:	10800943 	ldbu	r2,37(r2)
   17ea8:	10803fcc 	andi	r2,r2,255
   17eac:	10c00044 	addi	r3,r2,1
   17eb0:	e0bffe17 	ldw	r2,-8(fp)
   17eb4:	10800983 	ldbu	r2,38(r2)
   17eb8:	10803fcc 	andi	r2,r2,255
   17ebc:	18800316 	blt	r3,r2,17ecc <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   17ec0:	e0bffe17 	ldw	r2,-8(fp)
   17ec4:	10000945 	stb	zero,37(r2)
   17ec8:	00000606 	br	17ee4 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   17ecc:	e0bffe17 	ldw	r2,-8(fp)
   17ed0:	10800943 	ldbu	r2,37(r2)
   17ed4:	10800044 	addi	r2,r2,1
   17ed8:	1007883a 	mov	r3,r2
   17edc:	e0bffe17 	ldw	r2,-8(fp)
   17ee0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   17ee4:	e0bffe17 	ldw	r2,-8(fp)
   17ee8:	10800983 	ldbu	r2,38(r2)
   17eec:	10803fcc 	andi	r2,r2,255
   17ef0:	10000826 	beq	r2,zero,17f14 <alt_lcd_16207_timeout+0x90>
   17ef4:	e0bffe17 	ldw	r2,-8(fp)
   17ef8:	108009c3 	ldbu	r2,39(r2)
   17efc:	10803fcc 	andi	r2,r2,255
   17f00:	1080201c 	xori	r2,r2,128
   17f04:	10bfe004 	addi	r2,r2,-128
   17f08:	1000021e 	bne	r2,zero,17f14 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   17f0c:	e13ffe17 	ldw	r4,-8(fp)
   17f10:	00174480 	call	17448 <lcd_repaint_screen>

  return sp->period;
   17f14:	e0bffe17 	ldw	r2,-8(fp)
   17f18:	10800717 	ldw	r2,28(r2)
}
   17f1c:	e037883a 	mov	sp,fp
   17f20:	dfc00117 	ldw	ra,4(sp)
   17f24:	df000017 	ldw	fp,0(sp)
   17f28:	dec00204 	addi	sp,sp,8
   17f2c:	f800283a 	ret

00017f30 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   17f30:	defffc04 	addi	sp,sp,-16
   17f34:	dfc00315 	stw	ra,12(sp)
   17f38:	df000215 	stw	fp,8(sp)
   17f3c:	df000204 	addi	fp,sp,8
   17f40:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   17f44:	e0bfff17 	ldw	r2,-4(fp)
   17f48:	10800017 	ldw	r2,0(r2)
   17f4c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   17f50:	e0bfff17 	ldw	r2,-4(fp)
   17f54:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   17f58:	010ea604 	movi	r4,15000
   17f5c:	001abe80 	call	1abe8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f60:	e0bffe17 	ldw	r2,-8(fp)
   17f64:	00c00c04 	movi	r3,48
   17f68:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   17f6c:	01040104 	movi	r4,4100
   17f70:	001abe80 	call	1abe8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f74:	e0bffe17 	ldw	r2,-8(fp)
   17f78:	00c00c04 	movi	r3,48
   17f7c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   17f80:	0100fa04 	movi	r4,1000
   17f84:	001abe80 	call	1abe8 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   17f88:	e0bffe17 	ldw	r2,-8(fp)
   17f8c:	00c00c04 	movi	r3,48
   17f90:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   17f94:	01400e04 	movi	r5,56
   17f98:	e13fff17 	ldw	r4,-4(fp)
   17f9c:	00171e80 	call	171e8 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   17fa0:	01400204 	movi	r5,8
   17fa4:	e13fff17 	ldw	r4,-4(fp)
   17fa8:	00171e80 	call	171e8 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   17fac:	e13fff17 	ldw	r4,-4(fp)
   17fb0:	00173780 	call	17378 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   17fb4:	01400184 	movi	r5,6
   17fb8:	e13fff17 	ldw	r4,-4(fp)
   17fbc:	00171e80 	call	171e8 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   17fc0:	01400304 	movi	r5,12
   17fc4:	e13fff17 	ldw	r4,-4(fp)
   17fc8:	00171e80 	call	171e8 <lcd_write_command>

  sp->esccount = -1;
   17fcc:	e0bfff17 	ldw	r2,-4(fp)
   17fd0:	00ffffc4 	movi	r3,-1
   17fd4:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   17fd8:	e0bfff17 	ldw	r2,-4(fp)
   17fdc:	10800a04 	addi	r2,r2,40
   17fe0:	01800204 	movi	r6,8
   17fe4:	000b883a 	mov	r5,zero
   17fe8:	1009883a 	mov	r4,r2
   17fec:	000af800 	call	af80 <memset>

  sp->scrollpos = 0;
   17ff0:	e0bfff17 	ldw	r2,-4(fp)
   17ff4:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   17ff8:	e0bfff17 	ldw	r2,-4(fp)
   17ffc:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   18000:	e0bfff17 	ldw	r2,-4(fp)
   18004:	100009c5 	stb	zero,39(r2)
   18008:	d0e05917 	ldw	r3,-32412(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   1800c:	00800284 	movi	r2,10
   18010:	1885203a 	divu	r2,r3,r2
   18014:	1007883a 	mov	r3,r2
   18018:	e0bfff17 	ldw	r2,-4(fp)
   1801c:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   18020:	e0bfff17 	ldw	r2,-4(fp)
   18024:	10c00104 	addi	r3,r2,4
   18028:	e0bfff17 	ldw	r2,-4(fp)
   1802c:	10800717 	ldw	r2,28(r2)
   18030:	e1ffff17 	ldw	r7,-4(fp)
   18034:	01800074 	movhi	r6,1
   18038:	319fa104 	addi	r6,r6,32388
   1803c:	100b883a 	mov	r5,r2
   18040:	1809883a 	mov	r4,r3
   18044:	001a2c80 	call	1a2c8 <alt_alarm_start>
}
   18048:	0001883a 	nop
   1804c:	e037883a 	mov	sp,fp
   18050:	dfc00117 	ldw	ra,4(sp)
   18054:	df000017 	ldw	fp,0(sp)
   18058:	dec00204 	addi	sp,sp,8
   1805c:	f800283a 	ret

00018060 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   18060:	defffa04 	addi	sp,sp,-24
   18064:	dfc00515 	stw	ra,20(sp)
   18068:	df000415 	stw	fp,16(sp)
   1806c:	df000404 	addi	fp,sp,16
   18070:	e13ffd15 	stw	r4,-12(fp)
   18074:	e17ffe15 	stw	r5,-8(fp)
   18078:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   1807c:	e0bffd17 	ldw	r2,-12(fp)
   18080:	10800017 	ldw	r2,0(r2)
   18084:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   18088:	e0bffc17 	ldw	r2,-16(fp)
   1808c:	10c00a04 	addi	r3,r2,40
   18090:	e0bffd17 	ldw	r2,-12(fp)
   18094:	10800217 	ldw	r2,8(r2)
   18098:	100f883a 	mov	r7,r2
   1809c:	e1bfff17 	ldw	r6,-4(fp)
   180a0:	e17ffe17 	ldw	r5,-8(fp)
   180a4:	1809883a 	mov	r4,r3
   180a8:	00179b00 	call	179b0 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   180ac:	e037883a 	mov	sp,fp
   180b0:	dfc00117 	ldw	ra,4(sp)
   180b4:	df000017 	ldw	fp,0(sp)
   180b8:	dec00204 	addi	sp,sp,8
   180bc:	f800283a 	ret

000180c0 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   180c0:	defff904 	addi	sp,sp,-28
   180c4:	dfc00615 	stw	ra,24(sp)
   180c8:	df000515 	stw	fp,20(sp)
   180cc:	df000504 	addi	fp,sp,20
   180d0:	e13ffe15 	stw	r4,-8(fp)
   180d4:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   180d8:	0007883a 	mov	r3,zero
   180dc:	e0bffe17 	ldw	r2,-8(fp)
   180e0:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   180e4:	e0bffe17 	ldw	r2,-8(fp)
   180e8:	10800104 	addi	r2,r2,4
   180ec:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   180f0:	0005303a 	rdctl	r2,status
   180f4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   180f8:	e0fffc17 	ldw	r3,-16(fp)
   180fc:	00bfff84 	movi	r2,-2
   18100:	1884703a 	and	r2,r3,r2
   18104:	1001703a 	wrctl	status,r2
  
  return context;
   18108:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1810c:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   18110:	001aae00 	call	1aae0 <alt_tick>
   18114:	e0bffb17 	ldw	r2,-20(fp)
   18118:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1811c:	e0bffd17 	ldw	r2,-12(fp)
   18120:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   18124:	0001883a 	nop
   18128:	e037883a 	mov	sp,fp
   1812c:	dfc00117 	ldw	ra,4(sp)
   18130:	df000017 	ldw	fp,0(sp)
   18134:	dec00204 	addi	sp,sp,8
   18138:	f800283a 	ret

0001813c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1813c:	defff904 	addi	sp,sp,-28
   18140:	dfc00615 	stw	ra,24(sp)
   18144:	df000515 	stw	fp,20(sp)
   18148:	df000504 	addi	fp,sp,20
   1814c:	e13ffc15 	stw	r4,-16(fp)
   18150:	e17ffd15 	stw	r5,-12(fp)
   18154:	e1bffe15 	stw	r6,-8(fp)
   18158:	e1ffff15 	stw	r7,-4(fp)
   1815c:	e0bfff17 	ldw	r2,-4(fp)
   18160:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   18164:	d0a05917 	ldw	r2,-32412(gp)
   18168:	1000021e 	bne	r2,zero,18174 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1816c:	e0bffb17 	ldw	r2,-20(fp)
   18170:	d0a05915 	stw	r2,-32412(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   18174:	e0bffc17 	ldw	r2,-16(fp)
   18178:	10800104 	addi	r2,r2,4
   1817c:	00c001c4 	movi	r3,7
   18180:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   18184:	018000b4 	movhi	r6,2
   18188:	31a03004 	addi	r6,r6,-32576
   1818c:	e17ffc17 	ldw	r5,-16(fp)
   18190:	e13ffe17 	ldw	r4,-8(fp)
   18194:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   18198:	0001883a 	nop
   1819c:	e037883a 	mov	sp,fp
   181a0:	dfc00117 	ldw	ra,4(sp)
   181a4:	df000017 	ldw	fp,0(sp)
   181a8:	dec00204 	addi	sp,sp,8
   181ac:	f800283a 	ret

000181b0 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   181b0:	defffa04 	addi	sp,sp,-24
   181b4:	dfc00515 	stw	ra,20(sp)
   181b8:	df000415 	stw	fp,16(sp)
   181bc:	df000404 	addi	fp,sp,16
   181c0:	e13ffd15 	stw	r4,-12(fp)
   181c4:	e17ffe15 	stw	r5,-8(fp)
   181c8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   181cc:	e0bffd17 	ldw	r2,-12(fp)
   181d0:	10800017 	ldw	r2,0(r2)
   181d4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   181d8:	e0bffc17 	ldw	r2,-16(fp)
   181dc:	10c00a04 	addi	r3,r2,40
   181e0:	e0bffd17 	ldw	r2,-12(fp)
   181e4:	10800217 	ldw	r2,8(r2)
   181e8:	100f883a 	mov	r7,r2
   181ec:	e1bfff17 	ldw	r6,-4(fp)
   181f0:	e17ffe17 	ldw	r5,-8(fp)
   181f4:	1809883a 	mov	r4,r3
   181f8:	00186c00 	call	186c0 <altera_avalon_uart_read>
      fd->fd_flags);
}
   181fc:	e037883a 	mov	sp,fp
   18200:	dfc00117 	ldw	ra,4(sp)
   18204:	df000017 	ldw	fp,0(sp)
   18208:	dec00204 	addi	sp,sp,8
   1820c:	f800283a 	ret

00018210 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   18210:	defffa04 	addi	sp,sp,-24
   18214:	dfc00515 	stw	ra,20(sp)
   18218:	df000415 	stw	fp,16(sp)
   1821c:	df000404 	addi	fp,sp,16
   18220:	e13ffd15 	stw	r4,-12(fp)
   18224:	e17ffe15 	stw	r5,-8(fp)
   18228:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1822c:	e0bffd17 	ldw	r2,-12(fp)
   18230:	10800017 	ldw	r2,0(r2)
   18234:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   18238:	e0bffc17 	ldw	r2,-16(fp)
   1823c:	10c00a04 	addi	r3,r2,40
   18240:	e0bffd17 	ldw	r2,-12(fp)
   18244:	10800217 	ldw	r2,8(r2)
   18248:	100f883a 	mov	r7,r2
   1824c:	e1bfff17 	ldw	r6,-4(fp)
   18250:	e17ffe17 	ldw	r5,-8(fp)
   18254:	1809883a 	mov	r4,r3
   18258:	00188d80 	call	188d8 <altera_avalon_uart_write>
      fd->fd_flags);
}
   1825c:	e037883a 	mov	sp,fp
   18260:	dfc00117 	ldw	ra,4(sp)
   18264:	df000017 	ldw	fp,0(sp)
   18268:	dec00204 	addi	sp,sp,8
   1826c:	f800283a 	ret

00018270 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   18270:	defffc04 	addi	sp,sp,-16
   18274:	dfc00315 	stw	ra,12(sp)
   18278:	df000215 	stw	fp,8(sp)
   1827c:	df000204 	addi	fp,sp,8
   18280:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18284:	e0bfff17 	ldw	r2,-4(fp)
   18288:	10800017 	ldw	r2,0(r2)
   1828c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   18290:	e0bffe17 	ldw	r2,-8(fp)
   18294:	10c00a04 	addi	r3,r2,40
   18298:	e0bfff17 	ldw	r2,-4(fp)
   1829c:	10800217 	ldw	r2,8(r2)
   182a0:	100b883a 	mov	r5,r2
   182a4:	1809883a 	mov	r4,r3
   182a8:	00186300 	call	18630 <altera_avalon_uart_close>
}
   182ac:	e037883a 	mov	sp,fp
   182b0:	dfc00117 	ldw	ra,4(sp)
   182b4:	df000017 	ldw	fp,0(sp)
   182b8:	dec00204 	addi	sp,sp,8
   182bc:	f800283a 	ret

000182c0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   182c0:	defff904 	addi	sp,sp,-28
   182c4:	dfc00615 	stw	ra,24(sp)
   182c8:	df000515 	stw	fp,20(sp)
   182cc:	df000504 	addi	fp,sp,20
   182d0:	e13ffd15 	stw	r4,-12(fp)
   182d4:	e17ffe15 	stw	r5,-8(fp)
   182d8:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   182dc:	e0bffd17 	ldw	r2,-12(fp)
   182e0:	10800017 	ldw	r2,0(r2)
   182e4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   182e8:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   182ec:	1000041e 	bne	r2,zero,18300 <altera_avalon_uart_init+0x40>
   182f0:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   182f4:	1000021e 	bne	r2,zero,18300 <altera_avalon_uart_init+0x40>
   182f8:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   182fc:	10000226 	beq	r2,zero,18308 <altera_avalon_uart_init+0x48>
   18300:	00800044 	movi	r2,1
   18304:	00000106 	br	1830c <altera_avalon_uart_init+0x4c>
   18308:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1830c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   18310:	e0bffc17 	ldw	r2,-16(fp)
   18314:	10000d1e 	bne	r2,zero,1834c <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   18318:	e0bffd17 	ldw	r2,-12(fp)
   1831c:	00c32004 	movi	r3,3200
   18320:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   18324:	e0bffb17 	ldw	r2,-20(fp)
   18328:	10800304 	addi	r2,r2,12
   1832c:	e0fffd17 	ldw	r3,-12(fp)
   18330:	18c00117 	ldw	r3,4(r3)
   18334:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   18338:	018000b4 	movhi	r6,2
   1833c:	31a0d904 	addi	r6,r6,-31900
   18340:	e17ffd17 	ldw	r5,-12(fp)
   18344:	e13fff17 	ldw	r4,-4(fp)
   18348:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   1834c:	0001883a 	nop
   18350:	e037883a 	mov	sp,fp
   18354:	dfc00117 	ldw	ra,4(sp)
   18358:	df000017 	ldw	fp,0(sp)
   1835c:	dec00204 	addi	sp,sp,8
   18360:	f800283a 	ret

00018364 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   18364:	defff904 	addi	sp,sp,-28
   18368:	dfc00615 	stw	ra,24(sp)
   1836c:	df000515 	stw	fp,20(sp)
   18370:	df000504 	addi	fp,sp,20
   18374:	e13ffe15 	stw	r4,-8(fp)
   18378:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1837c:	e0bffe17 	ldw	r2,-8(fp)
   18380:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   18384:	e0bffb17 	ldw	r2,-20(fp)
   18388:	10800017 	ldw	r2,0(r2)
   1838c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   18390:	e0bffc17 	ldw	r2,-16(fp)
   18394:	10800204 	addi	r2,r2,8
   18398:	10800037 	ldwio	r2,0(r2)
   1839c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   183a0:	e0bffc17 	ldw	r2,-16(fp)
   183a4:	10800204 	addi	r2,r2,8
   183a8:	0007883a 	mov	r3,zero
   183ac:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   183b0:	e0bffc17 	ldw	r2,-16(fp)
   183b4:	10800204 	addi	r2,r2,8
   183b8:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   183bc:	e0bffd17 	ldw	r2,-12(fp)
   183c0:	1080200c 	andi	r2,r2,128
   183c4:	10000326 	beq	r2,zero,183d4 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   183c8:	e17ffd17 	ldw	r5,-12(fp)
   183cc:	e13ffb17 	ldw	r4,-20(fp)
   183d0:	00184040 	call	18404 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   183d4:	e0bffd17 	ldw	r2,-12(fp)
   183d8:	1081100c 	andi	r2,r2,1088
   183dc:	10000326 	beq	r2,zero,183ec <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   183e0:	e17ffd17 	ldw	r5,-12(fp)
   183e4:	e13ffb17 	ldw	r4,-20(fp)
   183e8:	00184e80 	call	184e8 <altera_avalon_uart_txirq>
  }
  

}
   183ec:	0001883a 	nop
   183f0:	e037883a 	mov	sp,fp
   183f4:	dfc00117 	ldw	ra,4(sp)
   183f8:	df000017 	ldw	fp,0(sp)
   183fc:	dec00204 	addi	sp,sp,8
   18400:	f800283a 	ret

00018404 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18404:	defffc04 	addi	sp,sp,-16
   18408:	df000315 	stw	fp,12(sp)
   1840c:	df000304 	addi	fp,sp,12
   18410:	e13ffe15 	stw	r4,-8(fp)
   18414:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   18418:	e0bfff17 	ldw	r2,-4(fp)
   1841c:	108000cc 	andi	r2,r2,3
   18420:	10002c1e 	bne	r2,zero,184d4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   18424:	e0bffe17 	ldw	r2,-8(fp)
   18428:	10800317 	ldw	r2,12(r2)
   1842c:	e0bffe17 	ldw	r2,-8(fp)
   18430:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18434:	e0bffe17 	ldw	r2,-8(fp)
   18438:	10800317 	ldw	r2,12(r2)
   1843c:	10800044 	addi	r2,r2,1
   18440:	10800fcc 	andi	r2,r2,63
   18444:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   18448:	e0bffe17 	ldw	r2,-8(fp)
   1844c:	10800317 	ldw	r2,12(r2)
   18450:	e0fffe17 	ldw	r3,-8(fp)
   18454:	18c00017 	ldw	r3,0(r3)
   18458:	18c00037 	ldwio	r3,0(r3)
   1845c:	1809883a 	mov	r4,r3
   18460:	e0fffe17 	ldw	r3,-8(fp)
   18464:	1885883a 	add	r2,r3,r2
   18468:	10800704 	addi	r2,r2,28
   1846c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   18470:	e0bffe17 	ldw	r2,-8(fp)
   18474:	e0fffd17 	ldw	r3,-12(fp)
   18478:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1847c:	e0bffe17 	ldw	r2,-8(fp)
   18480:	10800317 	ldw	r2,12(r2)
   18484:	10800044 	addi	r2,r2,1
   18488:	10800fcc 	andi	r2,r2,63
   1848c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   18490:	e0bffe17 	ldw	r2,-8(fp)
   18494:	10c00217 	ldw	r3,8(r2)
   18498:	e0bffd17 	ldw	r2,-12(fp)
   1849c:	18800e1e 	bne	r3,r2,184d8 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   184a0:	e0bffe17 	ldw	r2,-8(fp)
   184a4:	10c00117 	ldw	r3,4(r2)
   184a8:	00bfdfc4 	movi	r2,-129
   184ac:	1886703a 	and	r3,r3,r2
   184b0:	e0bffe17 	ldw	r2,-8(fp)
   184b4:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   184b8:	e0bffe17 	ldw	r2,-8(fp)
   184bc:	10800017 	ldw	r2,0(r2)
   184c0:	10800304 	addi	r2,r2,12
   184c4:	e0fffe17 	ldw	r3,-8(fp)
   184c8:	18c00117 	ldw	r3,4(r3)
   184cc:	10c00035 	stwio	r3,0(r2)
   184d0:	00000106 	br	184d8 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   184d4:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   184d8:	e037883a 	mov	sp,fp
   184dc:	df000017 	ldw	fp,0(sp)
   184e0:	dec00104 	addi	sp,sp,4
   184e4:	f800283a 	ret

000184e8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   184e8:	defffb04 	addi	sp,sp,-20
   184ec:	df000415 	stw	fp,16(sp)
   184f0:	df000404 	addi	fp,sp,16
   184f4:	e13ffc15 	stw	r4,-16(fp)
   184f8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   184fc:	e0bffc17 	ldw	r2,-16(fp)
   18500:	10c00417 	ldw	r3,16(r2)
   18504:	e0bffc17 	ldw	r2,-16(fp)
   18508:	10800517 	ldw	r2,20(r2)
   1850c:	18803226 	beq	r3,r2,185d8 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   18510:	e0bffc17 	ldw	r2,-16(fp)
   18514:	10800617 	ldw	r2,24(r2)
   18518:	1080008c 	andi	r2,r2,2
   1851c:	10000326 	beq	r2,zero,1852c <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   18520:	e0bffd17 	ldw	r2,-12(fp)
   18524:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   18528:	10001d26 	beq	r2,zero,185a0 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   1852c:	e0bffc17 	ldw	r2,-16(fp)
   18530:	10800417 	ldw	r2,16(r2)
   18534:	e0bffc17 	ldw	r2,-16(fp)
   18538:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   1853c:	e0bffc17 	ldw	r2,-16(fp)
   18540:	10800017 	ldw	r2,0(r2)
   18544:	10800104 	addi	r2,r2,4
   18548:	e0fffc17 	ldw	r3,-16(fp)
   1854c:	18c00417 	ldw	r3,16(r3)
   18550:	e13ffc17 	ldw	r4,-16(fp)
   18554:	20c7883a 	add	r3,r4,r3
   18558:	18c01704 	addi	r3,r3,92
   1855c:	18c00003 	ldbu	r3,0(r3)
   18560:	18c03fcc 	andi	r3,r3,255
   18564:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   18568:	e0bffc17 	ldw	r2,-16(fp)
   1856c:	10800417 	ldw	r2,16(r2)
   18570:	10800044 	addi	r2,r2,1
   18574:	e0fffc17 	ldw	r3,-16(fp)
   18578:	18800415 	stw	r2,16(r3)
   1857c:	10c00fcc 	andi	r3,r2,63
   18580:	e0bffc17 	ldw	r2,-16(fp)
   18584:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   18588:	e0bffc17 	ldw	r2,-16(fp)
   1858c:	10800117 	ldw	r2,4(r2)
   18590:	10c01014 	ori	r3,r2,64
   18594:	e0bffc17 	ldw	r2,-16(fp)
   18598:	10c00115 	stw	r3,4(r2)
   1859c:	00000e06 	br	185d8 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   185a0:	e0bffc17 	ldw	r2,-16(fp)
   185a4:	10800017 	ldw	r2,0(r2)
   185a8:	10800204 	addi	r2,r2,8
   185ac:	10800037 	ldwio	r2,0(r2)
   185b0:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   185b4:	e0bffd17 	ldw	r2,-12(fp)
   185b8:	1082000c 	andi	r2,r2,2048
   185bc:	1000061e 	bne	r2,zero,185d8 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   185c0:	e0bffc17 	ldw	r2,-16(fp)
   185c4:	10c00117 	ldw	r3,4(r2)
   185c8:	00bfefc4 	movi	r2,-65
   185cc:	1886703a 	and	r3,r3,r2
   185d0:	e0bffc17 	ldw	r2,-16(fp)
   185d4:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   185d8:	e0bffc17 	ldw	r2,-16(fp)
   185dc:	10c00417 	ldw	r3,16(r2)
   185e0:	e0bffc17 	ldw	r2,-16(fp)
   185e4:	10800517 	ldw	r2,20(r2)
   185e8:	1880061e 	bne	r3,r2,18604 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   185ec:	e0bffc17 	ldw	r2,-16(fp)
   185f0:	10c00117 	ldw	r3,4(r2)
   185f4:	00beefc4 	movi	r2,-1089
   185f8:	1886703a 	and	r3,r3,r2
   185fc:	e0bffc17 	ldw	r2,-16(fp)
   18600:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18604:	e0bffc17 	ldw	r2,-16(fp)
   18608:	10800017 	ldw	r2,0(r2)
   1860c:	10800304 	addi	r2,r2,12
   18610:	e0fffc17 	ldw	r3,-16(fp)
   18614:	18c00117 	ldw	r3,4(r3)
   18618:	10c00035 	stwio	r3,0(r2)
}
   1861c:	0001883a 	nop
   18620:	e037883a 	mov	sp,fp
   18624:	df000017 	ldw	fp,0(sp)
   18628:	dec00104 	addi	sp,sp,4
   1862c:	f800283a 	ret

00018630 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   18630:	defffd04 	addi	sp,sp,-12
   18634:	df000215 	stw	fp,8(sp)
   18638:	df000204 	addi	fp,sp,8
   1863c:	e13ffe15 	stw	r4,-8(fp)
   18640:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18644:	00000506 	br	1865c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   18648:	e0bfff17 	ldw	r2,-4(fp)
   1864c:	1090000c 	andi	r2,r2,16384
   18650:	10000226 	beq	r2,zero,1865c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   18654:	00bffd44 	movi	r2,-11
   18658:	00000606 	br	18674 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1865c:	e0bffe17 	ldw	r2,-8(fp)
   18660:	10c00417 	ldw	r3,16(r2)
   18664:	e0bffe17 	ldw	r2,-8(fp)
   18668:	10800517 	ldw	r2,20(r2)
   1866c:	18bff61e 	bne	r3,r2,18648 <__alt_data_end+0xf0018648>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   18670:	0005883a 	mov	r2,zero
}
   18674:	e037883a 	mov	sp,fp
   18678:	df000017 	ldw	fp,0(sp)
   1867c:	dec00104 	addi	sp,sp,4
   18680:	f800283a 	ret

00018684 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18684:	defffe04 	addi	sp,sp,-8
   18688:	dfc00115 	stw	ra,4(sp)
   1868c:	df000015 	stw	fp,0(sp)
   18690:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18694:	d0a01317 	ldw	r2,-32692(gp)
   18698:	10000326 	beq	r2,zero,186a8 <alt_get_errno+0x24>
   1869c:	d0a01317 	ldw	r2,-32692(gp)
   186a0:	103ee83a 	callr	r2
   186a4:	00000106 	br	186ac <alt_get_errno+0x28>
   186a8:	d0a04e04 	addi	r2,gp,-32456
}
   186ac:	e037883a 	mov	sp,fp
   186b0:	dfc00117 	ldw	ra,4(sp)
   186b4:	df000017 	ldw	fp,0(sp)
   186b8:	dec00204 	addi	sp,sp,8
   186bc:	f800283a 	ret

000186c0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   186c0:	defff204 	addi	sp,sp,-56
   186c4:	dfc00d15 	stw	ra,52(sp)
   186c8:	df000c15 	stw	fp,48(sp)
   186cc:	df000c04 	addi	fp,sp,48
   186d0:	e13ffc15 	stw	r4,-16(fp)
   186d4:	e17ffd15 	stw	r5,-12(fp)
   186d8:	e1bffe15 	stw	r6,-8(fp)
   186dc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   186e0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   186e4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   186e8:	e0bfff17 	ldw	r2,-4(fp)
   186ec:	1090000c 	andi	r2,r2,16384
   186f0:	1005003a 	cmpeq	r2,r2,zero
   186f4:	10803fcc 	andi	r2,r2,255
   186f8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   186fc:	00001306 	br	1874c <altera_avalon_uart_read+0x8c>
    {
      count++;
   18700:	e0bff517 	ldw	r2,-44(fp)
   18704:	10800044 	addi	r2,r2,1
   18708:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   1870c:	e0bffd17 	ldw	r2,-12(fp)
   18710:	10c00044 	addi	r3,r2,1
   18714:	e0fffd15 	stw	r3,-12(fp)
   18718:	e0fffc17 	ldw	r3,-16(fp)
   1871c:	18c00217 	ldw	r3,8(r3)
   18720:	e13ffc17 	ldw	r4,-16(fp)
   18724:	20c7883a 	add	r3,r4,r3
   18728:	18c00704 	addi	r3,r3,28
   1872c:	18c00003 	ldbu	r3,0(r3)
   18730:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   18734:	e0bffc17 	ldw	r2,-16(fp)
   18738:	10800217 	ldw	r2,8(r2)
   1873c:	10800044 	addi	r2,r2,1
   18740:	10c00fcc 	andi	r3,r2,63
   18744:	e0bffc17 	ldw	r2,-16(fp)
   18748:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1874c:	e0fff517 	ldw	r3,-44(fp)
   18750:	e0bffe17 	ldw	r2,-8(fp)
   18754:	1880050e 	bge	r3,r2,1876c <altera_avalon_uart_read+0xac>
   18758:	e0bffc17 	ldw	r2,-16(fp)
   1875c:	10c00217 	ldw	r3,8(r2)
   18760:	e0bffc17 	ldw	r2,-16(fp)
   18764:	10800317 	ldw	r2,12(r2)
   18768:	18bfe51e 	bne	r3,r2,18700 <__alt_data_end+0xf0018700>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   1876c:	e0bff517 	ldw	r2,-44(fp)
   18770:	1000251e 	bne	r2,zero,18808 <altera_avalon_uart_read+0x148>
   18774:	e0bffc17 	ldw	r2,-16(fp)
   18778:	10c00217 	ldw	r3,8(r2)
   1877c:	e0bffc17 	ldw	r2,-16(fp)
   18780:	10800317 	ldw	r2,12(r2)
   18784:	1880201e 	bne	r3,r2,18808 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   18788:	e0bff617 	ldw	r2,-40(fp)
   1878c:	1000071e 	bne	r2,zero,187ac <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   18790:	00186840 	call	18684 <alt_get_errno>
   18794:	1007883a 	mov	r3,r2
   18798:	008002c4 	movi	r2,11
   1879c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   187a0:	00800044 	movi	r2,1
   187a4:	e0bff405 	stb	r2,-48(fp)
        break;
   187a8:	00001b06 	br	18818 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   187ac:	0005303a 	rdctl	r2,status
   187b0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   187b4:	e0fff917 	ldw	r3,-28(fp)
   187b8:	00bfff84 	movi	r2,-2
   187bc:	1884703a 	and	r2,r3,r2
   187c0:	1001703a 	wrctl	status,r2
  
  return context;
   187c4:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   187c8:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   187cc:	e0bffc17 	ldw	r2,-16(fp)
   187d0:	10800117 	ldw	r2,4(r2)
   187d4:	10c02014 	ori	r3,r2,128
   187d8:	e0bffc17 	ldw	r2,-16(fp)
   187dc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   187e0:	e0bffc17 	ldw	r2,-16(fp)
   187e4:	10800017 	ldw	r2,0(r2)
   187e8:	10800304 	addi	r2,r2,12
   187ec:	e0fffc17 	ldw	r3,-16(fp)
   187f0:	18c00117 	ldw	r3,4(r3)
   187f4:	10c00035 	stwio	r3,0(r2)
   187f8:	e0bff817 	ldw	r2,-32(fp)
   187fc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18800:	e0bffa17 	ldw	r2,-24(fp)
   18804:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   18808:	e0bff517 	ldw	r2,-44(fp)
   1880c:	1000021e 	bne	r2,zero,18818 <altera_avalon_uart_read+0x158>
   18810:	e0bffe17 	ldw	r2,-8(fp)
   18814:	103fcd1e 	bne	r2,zero,1874c <__alt_data_end+0xf001874c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18818:	0005303a 	rdctl	r2,status
   1881c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18820:	e0fffb17 	ldw	r3,-20(fp)
   18824:	00bfff84 	movi	r2,-2
   18828:	1884703a 	and	r2,r3,r2
   1882c:	1001703a 	wrctl	status,r2
  
  return context;
   18830:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   18834:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18838:	e0bffc17 	ldw	r2,-16(fp)
   1883c:	10800117 	ldw	r2,4(r2)
   18840:	10c02014 	ori	r3,r2,128
   18844:	e0bffc17 	ldw	r2,-16(fp)
   18848:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1884c:	e0bffc17 	ldw	r2,-16(fp)
   18850:	10800017 	ldw	r2,0(r2)
   18854:	10800304 	addi	r2,r2,12
   18858:	e0fffc17 	ldw	r3,-16(fp)
   1885c:	18c00117 	ldw	r3,4(r3)
   18860:	10c00035 	stwio	r3,0(r2)
   18864:	e0bff817 	ldw	r2,-32(fp)
   18868:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1886c:	e0bff717 	ldw	r2,-36(fp)
   18870:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   18874:	e0bff403 	ldbu	r2,-48(fp)
   18878:	10000226 	beq	r2,zero,18884 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   1887c:	00bffd44 	movi	r2,-11
   18880:	00000106 	br	18888 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18884:	e0bff517 	ldw	r2,-44(fp)
  }
}
   18888:	e037883a 	mov	sp,fp
   1888c:	dfc00117 	ldw	ra,4(sp)
   18890:	df000017 	ldw	fp,0(sp)
   18894:	dec00204 	addi	sp,sp,8
   18898:	f800283a 	ret

0001889c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1889c:	defffe04 	addi	sp,sp,-8
   188a0:	dfc00115 	stw	ra,4(sp)
   188a4:	df000015 	stw	fp,0(sp)
   188a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   188ac:	d0a01317 	ldw	r2,-32692(gp)
   188b0:	10000326 	beq	r2,zero,188c0 <alt_get_errno+0x24>
   188b4:	d0a01317 	ldw	r2,-32692(gp)
   188b8:	103ee83a 	callr	r2
   188bc:	00000106 	br	188c4 <alt_get_errno+0x28>
   188c0:	d0a04e04 	addi	r2,gp,-32456
}
   188c4:	e037883a 	mov	sp,fp
   188c8:	dfc00117 	ldw	ra,4(sp)
   188cc:	df000017 	ldw	fp,0(sp)
   188d0:	dec00204 	addi	sp,sp,8
   188d4:	f800283a 	ret

000188d8 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   188d8:	defff204 	addi	sp,sp,-56
   188dc:	dfc00d15 	stw	ra,52(sp)
   188e0:	df000c15 	stw	fp,48(sp)
   188e4:	df000c04 	addi	fp,sp,48
   188e8:	e13ffc15 	stw	r4,-16(fp)
   188ec:	e17ffd15 	stw	r5,-12(fp)
   188f0:	e1bffe15 	stw	r6,-8(fp)
   188f4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   188f8:	e0bffe17 	ldw	r2,-8(fp)
   188fc:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   18900:	e0bfff17 	ldw	r2,-4(fp)
   18904:	1090000c 	andi	r2,r2,16384
   18908:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1890c:	00003c06 	br	18a00 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18910:	e0bffc17 	ldw	r2,-16(fp)
   18914:	10800517 	ldw	r2,20(r2)
   18918:	10800044 	addi	r2,r2,1
   1891c:	10800fcc 	andi	r2,r2,63
   18920:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   18924:	e0bffc17 	ldw	r2,-16(fp)
   18928:	10c00417 	ldw	r3,16(r2)
   1892c:	e0bff717 	ldw	r2,-36(fp)
   18930:	1880221e 	bne	r3,r2,189bc <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   18934:	e0bff517 	ldw	r2,-44(fp)
   18938:	10000526 	beq	r2,zero,18950 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   1893c:	001889c0 	call	1889c <alt_get_errno>
   18940:	1007883a 	mov	r3,r2
   18944:	008002c4 	movi	r2,11
   18948:	18800015 	stw	r2,0(r3)
        break;
   1894c:	00002e06 	br	18a08 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18950:	0005303a 	rdctl	r2,status
   18954:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18958:	e0fff917 	ldw	r3,-28(fp)
   1895c:	00bfff84 	movi	r2,-2
   18960:	1884703a 	and	r2,r3,r2
   18964:	1001703a 	wrctl	status,r2
  
  return context;
   18968:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   1896c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18970:	e0bffc17 	ldw	r2,-16(fp)
   18974:	10800117 	ldw	r2,4(r2)
   18978:	10c11014 	ori	r3,r2,1088
   1897c:	e0bffc17 	ldw	r2,-16(fp)
   18980:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18984:	e0bffc17 	ldw	r2,-16(fp)
   18988:	10800017 	ldw	r2,0(r2)
   1898c:	10800304 	addi	r2,r2,12
   18990:	e0fffc17 	ldw	r3,-16(fp)
   18994:	18c00117 	ldw	r3,4(r3)
   18998:	10c00035 	stwio	r3,0(r2)
   1899c:	e0bff817 	ldw	r2,-32(fp)
   189a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   189a4:	e0bff617 	ldw	r2,-40(fp)
   189a8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   189ac:	e0bffc17 	ldw	r2,-16(fp)
   189b0:	10c00417 	ldw	r3,16(r2)
   189b4:	e0bff717 	ldw	r2,-36(fp)
   189b8:	18bffc26 	beq	r3,r2,189ac <__alt_data_end+0xf00189ac>
      }
    }

    count--;
   189bc:	e0bff417 	ldw	r2,-48(fp)
   189c0:	10bfffc4 	addi	r2,r2,-1
   189c4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   189c8:	e0bffc17 	ldw	r2,-16(fp)
   189cc:	10c00517 	ldw	r3,20(r2)
   189d0:	e0bffd17 	ldw	r2,-12(fp)
   189d4:	11000044 	addi	r4,r2,1
   189d8:	e13ffd15 	stw	r4,-12(fp)
   189dc:	10800003 	ldbu	r2,0(r2)
   189e0:	1009883a 	mov	r4,r2
   189e4:	e0bffc17 	ldw	r2,-16(fp)
   189e8:	10c5883a 	add	r2,r2,r3
   189ec:	10801704 	addi	r2,r2,92
   189f0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   189f4:	e0bffc17 	ldw	r2,-16(fp)
   189f8:	e0fff717 	ldw	r3,-36(fp)
   189fc:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18a00:	e0bff417 	ldw	r2,-48(fp)
   18a04:	103fc21e 	bne	r2,zero,18910 <__alt_data_end+0xf0018910>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18a08:	0005303a 	rdctl	r2,status
   18a0c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18a10:	e0fffb17 	ldw	r3,-20(fp)
   18a14:	00bfff84 	movi	r2,-2
   18a18:	1884703a 	and	r2,r3,r2
   18a1c:	1001703a 	wrctl	status,r2
  
  return context;
   18a20:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   18a24:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18a28:	e0bffc17 	ldw	r2,-16(fp)
   18a2c:	10800117 	ldw	r2,4(r2)
   18a30:	10c11014 	ori	r3,r2,1088
   18a34:	e0bffc17 	ldw	r2,-16(fp)
   18a38:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18a3c:	e0bffc17 	ldw	r2,-16(fp)
   18a40:	10800017 	ldw	r2,0(r2)
   18a44:	10800304 	addi	r2,r2,12
   18a48:	e0fffc17 	ldw	r3,-16(fp)
   18a4c:	18c00117 	ldw	r3,4(r3)
   18a50:	10c00035 	stwio	r3,0(r2)
   18a54:	e0bff817 	ldw	r2,-32(fp)
   18a58:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18a5c:	e0bffa17 	ldw	r2,-24(fp)
   18a60:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   18a64:	e0fffe17 	ldw	r3,-8(fp)
   18a68:	e0bff417 	ldw	r2,-48(fp)
   18a6c:	1885c83a 	sub	r2,r3,r2
}
   18a70:	e037883a 	mov	sp,fp
   18a74:	dfc00117 	ldw	ra,4(sp)
   18a78:	df000017 	ldw	fp,0(sp)
   18a7c:	dec00204 	addi	sp,sp,8
   18a80:	f800283a 	ret

00018a84 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18a84:	defffd04 	addi	sp,sp,-12
   18a88:	df000215 	stw	fp,8(sp)
   18a8c:	df000204 	addi	fp,sp,8
   18a90:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18a94:	e0bfff17 	ldw	r2,-4(fp)
   18a98:	1080400c 	andi	r2,r2,256
   18a9c:	1004d23a 	srli	r2,r2,8
   18aa0:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   18aa4:	e0bffe03 	ldbu	r2,-8(fp)
}
   18aa8:	e037883a 	mov	sp,fp
   18aac:	df000017 	ldw	fp,0(sp)
   18ab0:	dec00104 	addi	sp,sp,4
   18ab4:	f800283a 	ret

00018ab8 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   18ab8:	defffd04 	addi	sp,sp,-12
   18abc:	df000215 	stw	fp,8(sp)
   18ac0:	df000204 	addi	fp,sp,8
   18ac4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   18ac8:	e0bfff17 	ldw	r2,-4(fp)
   18acc:	1080004c 	andi	r2,r2,1
   18ad0:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18ad4:	e0bffe03 	ldbu	r2,-8(fp)
}
   18ad8:	e037883a 	mov	sp,fp
   18adc:	df000017 	ldw	fp,0(sp)
   18ae0:	dec00104 	addi	sp,sp,4
   18ae4:	f800283a 	ret

00018ae8 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   18ae8:	defffd04 	addi	sp,sp,-12
   18aec:	df000215 	stw	fp,8(sp)
   18af0:	df000204 	addi	fp,sp,8
   18af4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   18af8:	e0bfff17 	ldw	r2,-4(fp)
   18afc:	1081000c 	andi	r2,r2,1024
   18b00:	1004d2ba 	srli	r2,r2,10
   18b04:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18b08:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b0c:	e037883a 	mov	sp,fp
   18b10:	df000017 	ldw	fp,0(sp)
   18b14:	dec00104 	addi	sp,sp,4
   18b18:	f800283a 	ret

00018b1c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   18b1c:	defffd04 	addi	sp,sp,-12
   18b20:	df000215 	stw	fp,8(sp)
   18b24:	df000204 	addi	fp,sp,8
   18b28:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   18b2c:	e0bfff17 	ldw	r2,-4(fp)
   18b30:	1004d43a 	srli	r2,r2,16
   18b34:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18b38:	e0bffe0b 	ldhu	r2,-8(fp)
}
   18b3c:	e037883a 	mov	sp,fp
   18b40:	df000017 	ldw	fp,0(sp)
   18b44:	dec00104 	addi	sp,sp,4
   18b48:	f800283a 	ret

00018b4c <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   18b4c:	defffd04 	addi	sp,sp,-12
   18b50:	df000215 	stw	fp,8(sp)
   18b54:	df000204 	addi	fp,sp,8
   18b58:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   18b5c:	e0bfff17 	ldw	r2,-4(fp)
   18b60:	10a0000c 	andi	r2,r2,32768
   18b64:	1004d3fa 	srli	r2,r2,15
   18b68:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   18b6c:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b70:	e037883a 	mov	sp,fp
   18b74:	df000017 	ldw	fp,0(sp)
   18b78:	dec00104 	addi	sp,sp,4
   18b7c:	f800283a 	ret

00018b80 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   18b80:	defffd04 	addi	sp,sp,-12
   18b84:	df000215 	stw	fp,8(sp)
   18b88:	df000204 	addi	fp,sp,8
   18b8c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   18b90:	e0bfff17 	ldw	r2,-4(fp)
   18b94:	e0bffe05 	stb	r2,-8(fp)
	return data;
   18b98:	e0bffe03 	ldbu	r2,-8(fp)
}
   18b9c:	e037883a 	mov	sp,fp
   18ba0:	df000017 	ldw	fp,0(sp)
   18ba4:	dec00104 	addi	sp,sp,4
   18ba8:	f800283a 	ret

00018bac <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   18bac:	defffb04 	addi	sp,sp,-20
   18bb0:	dfc00415 	stw	ra,16(sp)
   18bb4:	df000315 	stw	fp,12(sp)
   18bb8:	df000304 	addi	fp,sp,12
   18bbc:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   18bc0:	01403fc4 	movi	r5,255
   18bc4:	e13fff17 	ldw	r4,-4(fp)
   18bc8:	0018e0c0 	call	18e0c <alt_up_ps2_write_data_byte_with_ack>
   18bcc:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   18bd0:	e0bffd17 	ldw	r2,-12(fp)
   18bd4:	1000211e 	bne	r2,zero,18c5c <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18bd8:	e0bffe04 	addi	r2,fp,-8
   18bdc:	100b883a 	mov	r5,r2
   18be0:	e13fff17 	ldw	r4,-4(fp)
   18be4:	0018e700 	call	18e70 <alt_up_ps2_read_data_byte_timeout>
   18be8:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   18bec:	e0bffd17 	ldw	r2,-12(fp)
   18bf0:	10001a1e 	bne	r2,zero,18c5c <alt_up_ps2_init+0xb0>
   18bf4:	e0bffe03 	ldbu	r2,-8(fp)
   18bf8:	10803fcc 	andi	r2,r2,255
   18bfc:	10802a98 	cmpnei	r2,r2,170
   18c00:	1000161e 	bne	r2,zero,18c5c <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   18c04:	e0bffe04 	addi	r2,fp,-8
   18c08:	100b883a 	mov	r5,r2
   18c0c:	e13fff17 	ldw	r4,-4(fp)
   18c10:	0018e700 	call	18e70 <alt_up_ps2_read_data_byte_timeout>
   18c14:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   18c18:	e0bffd17 	ldw	r2,-12(fp)
   18c1c:	10bfe318 	cmpnei	r2,r2,-116
   18c20:	1000041e 	bne	r2,zero,18c34 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   18c24:	e0bfff17 	ldw	r2,-4(fp)
   18c28:	00c00044 	movi	r3,1
   18c2c:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   18c30:	00000a06 	br	18c5c <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   18c34:	e0bffd17 	ldw	r2,-12(fp)
   18c38:	1000081e 	bne	r2,zero,18c5c <alt_up_ps2_init+0xb0>
   18c3c:	e0bffe03 	ldbu	r2,-8(fp)
   18c40:	10803fcc 	andi	r2,r2,255
   18c44:	1000051e 	bne	r2,zero,18c5c <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   18c48:	e0bfff17 	ldw	r2,-4(fp)
   18c4c:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   18c50:	01403d04 	movi	r5,244
   18c54:	e13fff17 	ldw	r4,-4(fp)
   18c58:	0018d300 	call	18d30 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   18c5c:	0001883a 	nop
   18c60:	e037883a 	mov	sp,fp
   18c64:	dfc00117 	ldw	ra,4(sp)
   18c68:	df000017 	ldw	fp,0(sp)
   18c6c:	dec00204 	addi	sp,sp,8
   18c70:	f800283a 	ret

00018c74 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18c74:	defffd04 	addi	sp,sp,-12
   18c78:	df000215 	stw	fp,8(sp)
   18c7c:	df000204 	addi	fp,sp,8
   18c80:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18c84:	e0bfff17 	ldw	r2,-4(fp)
   18c88:	10800a17 	ldw	r2,40(r2)
   18c8c:	10800104 	addi	r2,r2,4
   18c90:	10800037 	ldwio	r2,0(r2)
   18c94:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18c98:	e0bffe17 	ldw	r2,-8(fp)
   18c9c:	10800054 	ori	r2,r2,1
   18ca0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18ca4:	e0bfff17 	ldw	r2,-4(fp)
   18ca8:	10800a17 	ldw	r2,40(r2)
   18cac:	10800104 	addi	r2,r2,4
   18cb0:	1007883a 	mov	r3,r2
   18cb4:	e0bffe17 	ldw	r2,-8(fp)
   18cb8:	18800035 	stwio	r2,0(r3)
}
   18cbc:	0001883a 	nop
   18cc0:	e037883a 	mov	sp,fp
   18cc4:	df000017 	ldw	fp,0(sp)
   18cc8:	dec00104 	addi	sp,sp,4
   18ccc:	f800283a 	ret

00018cd0 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   18cd0:	defffd04 	addi	sp,sp,-12
   18cd4:	df000215 	stw	fp,8(sp)
   18cd8:	df000204 	addi	fp,sp,8
   18cdc:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   18ce0:	e0bfff17 	ldw	r2,-4(fp)
   18ce4:	10800a17 	ldw	r2,40(r2)
   18ce8:	10800104 	addi	r2,r2,4
   18cec:	10800037 	ldwio	r2,0(r2)
   18cf0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   18cf4:	e0fffe17 	ldw	r3,-8(fp)
   18cf8:	00bfff84 	movi	r2,-2
   18cfc:	1884703a 	and	r2,r3,r2
   18d00:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   18d04:	e0bfff17 	ldw	r2,-4(fp)
   18d08:	10800a17 	ldw	r2,40(r2)
   18d0c:	10800104 	addi	r2,r2,4
   18d10:	1007883a 	mov	r3,r2
   18d14:	e0bffe17 	ldw	r2,-8(fp)
   18d18:	18800035 	stwio	r2,0(r3)
}
   18d1c:	0001883a 	nop
   18d20:	e037883a 	mov	sp,fp
   18d24:	df000017 	ldw	fp,0(sp)
   18d28:	dec00104 	addi	sp,sp,4
   18d2c:	f800283a 	ret

00018d30 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18d30:	defffb04 	addi	sp,sp,-20
   18d34:	dfc00415 	stw	ra,16(sp)
   18d38:	df000315 	stw	fp,12(sp)
   18d3c:	df000304 	addi	fp,sp,12
   18d40:	e13ffe15 	stw	r4,-8(fp)
   18d44:	2805883a 	mov	r2,r5
   18d48:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   18d4c:	e0bffe17 	ldw	r2,-8(fp)
   18d50:	10800a17 	ldw	r2,40(r2)
   18d54:	1007883a 	mov	r3,r2
   18d58:	e0bfff03 	ldbu	r2,-4(fp)
   18d5c:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   18d60:	e0bffe17 	ldw	r2,-8(fp)
   18d64:	10800a17 	ldw	r2,40(r2)
   18d68:	10800104 	addi	r2,r2,4
   18d6c:	10800037 	ldwio	r2,0(r2)
   18d70:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   18d74:	e13ffd17 	ldw	r4,-12(fp)
   18d78:	0018ae80 	call	18ae8 <read_CE_bit>
   18d7c:	10803fcc 	andi	r2,r2,255
   18d80:	10000226 	beq	r2,zero,18d8c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   18d84:	00bffec4 	movi	r2,-5
   18d88:	00000106 	br	18d90 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   18d8c:	0005883a 	mov	r2,zero
}
   18d90:	e037883a 	mov	sp,fp
   18d94:	dfc00117 	ldw	ra,4(sp)
   18d98:	df000017 	ldw	fp,0(sp)
   18d9c:	dec00204 	addi	sp,sp,8
   18da0:	f800283a 	ret

00018da4 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   18da4:	defffc04 	addi	sp,sp,-16
   18da8:	dfc00315 	stw	ra,12(sp)
   18dac:	df000215 	stw	fp,8(sp)
   18db0:	df000204 	addi	fp,sp,8
   18db4:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   18db8:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   18dbc:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   18dc0:	e0bffe44 	addi	r2,fp,-7
   18dc4:	100b883a 	mov	r5,r2
   18dc8:	e13fff17 	ldw	r4,-4(fp)
   18dcc:	0018e700 	call	18e70 <alt_up_ps2_read_data_byte_timeout>
   18dd0:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   18dd4:	e0bffe03 	ldbu	r2,-8(fp)
   18dd8:	1000061e 	bne	r2,zero,18df4 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   18ddc:	e0bffe43 	ldbu	r2,-7(fp)
   18de0:	10803fcc 	andi	r2,r2,255
   18de4:	10803e98 	cmpnei	r2,r2,250
   18de8:	103ff51e 	bne	r2,zero,18dc0 <__alt_data_end+0xf0018dc0>
				return 0;
   18dec:	0005883a 	mov	r2,zero
   18df0:	00000106 	br	18df8 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   18df4:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   18df8:	e037883a 	mov	sp,fp
   18dfc:	dfc00117 	ldw	ra,4(sp)
   18e00:	df000017 	ldw	fp,0(sp)
   18e04:	dec00204 	addi	sp,sp,8
   18e08:	f800283a 	ret

00018e0c <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   18e0c:	defffa04 	addi	sp,sp,-24
   18e10:	dfc00515 	stw	ra,20(sp)
   18e14:	df000415 	stw	fp,16(sp)
   18e18:	df000404 	addi	fp,sp,16
   18e1c:	e13ffe15 	stw	r4,-8(fp)
   18e20:	2805883a 	mov	r2,r5
   18e24:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   18e28:	e0bfff03 	ldbu	r2,-4(fp)
   18e2c:	100b883a 	mov	r5,r2
   18e30:	e13ffe17 	ldw	r4,-8(fp)
   18e34:	0018d300 	call	18d30 <alt_up_ps2_write_data_byte>
   18e38:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   18e3c:	e0bffc17 	ldw	r2,-16(fp)
   18e40:	10000226 	beq	r2,zero,18e4c <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   18e44:	e0bffc17 	ldw	r2,-16(fp)
   18e48:	00000406 	br	18e5c <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   18e4c:	e13ffe17 	ldw	r4,-8(fp)
   18e50:	0018da40 	call	18da4 <alt_up_ps2_wait_for_ack>
   18e54:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   18e58:	e0bffd17 	ldw	r2,-12(fp)
}
   18e5c:	e037883a 	mov	sp,fp
   18e60:	dfc00117 	ldw	ra,4(sp)
   18e64:	df000017 	ldw	fp,0(sp)
   18e68:	dec00204 	addi	sp,sp,8
   18e6c:	f800283a 	ret

00018e70 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18e70:	defffa04 	addi	sp,sp,-24
   18e74:	dfc00515 	stw	ra,20(sp)
   18e78:	df000415 	stw	fp,16(sp)
   18e7c:	df000404 	addi	fp,sp,16
   18e80:	e13ffe15 	stw	r4,-8(fp)
   18e84:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18e88:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   18e8c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   18e90:	e0bffc17 	ldw	r2,-16(fp)
   18e94:	10800044 	addi	r2,r2,1
   18e98:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18e9c:	e0bffe17 	ldw	r2,-8(fp)
   18ea0:	10800a17 	ldw	r2,40(r2)
   18ea4:	10800037 	ldwio	r2,0(r2)
   18ea8:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   18eac:	e13ffd17 	ldw	r4,-12(fp)
   18eb0:	0018b4c0 	call	18b4c <read_data_valid>
   18eb4:	10803fcc 	andi	r2,r2,255
   18eb8:	10000726 	beq	r2,zero,18ed8 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   18ebc:	e13ffd17 	ldw	r4,-12(fp)
   18ec0:	0018b800 	call	18b80 <read_data_byte>
   18ec4:	1007883a 	mov	r3,r2
   18ec8:	e0bfff17 	ldw	r2,-4(fp)
   18ecc:	10c00005 	stb	r3,0(r2)
			return 0;
   18ed0:	0005883a 	mov	r2,zero
   18ed4:	00000806 	br	18ef8 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   18ed8:	e0bffe17 	ldw	r2,-8(fp)
   18edc:	10800c17 	ldw	r2,48(r2)
   18ee0:	103feb26 	beq	r2,zero,18e90 <__alt_data_end+0xf0018e90>
   18ee4:	e0bffe17 	ldw	r2,-8(fp)
   18ee8:	10c00c17 	ldw	r3,48(r2)
   18eec:	e0bffc17 	ldw	r2,-16(fp)
   18ef0:	18bfe72e 	bgeu	r3,r2,18e90 <__alt_data_end+0xf0018e90>
		{
			return -ETIMEDOUT;
   18ef4:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   18ef8:	e037883a 	mov	sp,fp
   18efc:	dfc00117 	ldw	ra,4(sp)
   18f00:	df000017 	ldw	fp,0(sp)
   18f04:	dec00204 	addi	sp,sp,8
   18f08:	f800283a 	ret

00018f0c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   18f0c:	defffb04 	addi	sp,sp,-20
   18f10:	dfc00415 	stw	ra,16(sp)
   18f14:	df000315 	stw	fp,12(sp)
   18f18:	df000304 	addi	fp,sp,12
   18f1c:	e13ffe15 	stw	r4,-8(fp)
   18f20:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   18f24:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18f28:	e0bffe17 	ldw	r2,-8(fp)
   18f2c:	10800a17 	ldw	r2,40(r2)
   18f30:	10800037 	ldwio	r2,0(r2)
   18f34:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   18f38:	e13ffd17 	ldw	r4,-12(fp)
   18f3c:	0018b4c0 	call	18b4c <read_data_valid>
   18f40:	10803fcc 	andi	r2,r2,255
   18f44:	10000726 	beq	r2,zero,18f64 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   18f48:	e13ffd17 	ldw	r4,-12(fp)
   18f4c:	0018b800 	call	18b80 <read_data_byte>
   18f50:	1007883a 	mov	r3,r2
   18f54:	e0bfff17 	ldw	r2,-4(fp)
   18f58:	10c00005 	stb	r3,0(r2)
		return 0;
   18f5c:	0005883a 	mov	r2,zero
   18f60:	00000106 	br	18f68 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   18f64:	00bfffc4 	movi	r2,-1
}
   18f68:	e037883a 	mov	sp,fp
   18f6c:	dfc00117 	ldw	ra,4(sp)
   18f70:	df000017 	ldw	fp,0(sp)
   18f74:	dec00204 	addi	sp,sp,8
   18f78:	f800283a 	ret

00018f7c <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   18f7c:	defffb04 	addi	sp,sp,-20
   18f80:	dfc00415 	stw	ra,16(sp)
   18f84:	df000315 	stw	fp,12(sp)
   18f88:	df000304 	addi	fp,sp,12
   18f8c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   18f90:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   18f94:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   18f98:	e0bfff17 	ldw	r2,-4(fp)
   18f9c:	10800a17 	ldw	r2,40(r2)
   18fa0:	10800037 	ldwio	r2,0(r2)
   18fa4:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   18fa8:	e13ffe17 	ldw	r4,-8(fp)
   18fac:	0018b1c0 	call	18b1c <read_num_bytes_available>
   18fb0:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   18fb4:	e0bffd0b 	ldhu	r2,-12(fp)
   18fb8:	103ff71e 	bne	r2,zero,18f98 <__alt_data_end+0xf0018f98>
}
   18fbc:	0001883a 	nop
   18fc0:	e037883a 	mov	sp,fp
   18fc4:	dfc00117 	ldw	ra,4(sp)
   18fc8:	df000017 	ldw	fp,0(sp)
   18fcc:	dec00204 	addi	sp,sp,8
   18fd0:	f800283a 	ret

00018fd4 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   18fd4:	defff804 	addi	sp,sp,-32
   18fd8:	dfc00715 	stw	ra,28(sp)
   18fdc:	df000615 	stw	fp,24(sp)
   18fe0:	df000604 	addi	fp,sp,24
   18fe4:	e13ffd15 	stw	r4,-12(fp)
   18fe8:	e17ffe15 	stw	r5,-8(fp)
   18fec:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   18ff0:	e0bffd17 	ldw	r2,-12(fp)
   18ff4:	10800017 	ldw	r2,0(r2)
   18ff8:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   18ffc:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   19000:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   19004:	e0fffc17 	ldw	r3,-16(fp)
   19008:	e0bfff17 	ldw	r2,-4(fp)
   1900c:	18bffd16 	blt	r3,r2,19004 <__alt_data_end+0xf0019004>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   19010:	e0bffe17 	ldw	r2,-8(fp)
   19014:	10c00044 	addi	r3,r2,1
   19018:	e0fffe15 	stw	r3,-8(fp)
   1901c:	100b883a 	mov	r5,r2
   19020:	e13ffa17 	ldw	r4,-24(fp)
   19024:	0018e700 	call	18e70 <alt_up_ps2_read_data_byte_timeout>
   19028:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   1902c:	e0bffb17 	ldw	r2,-20(fp)
   19030:	10000226 	beq	r2,zero,1903c <alt_up_ps2_read_fd+0x68>
			return count;
   19034:	e0bffc17 	ldw	r2,-16(fp)
   19038:	00000406 	br	1904c <alt_up_ps2_read_fd+0x78>
		count++;
   1903c:	e0bffc17 	ldw	r2,-16(fp)
   19040:	10800044 	addi	r2,r2,1
   19044:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   19048:	e0bffc17 	ldw	r2,-16(fp)
}
   1904c:	e037883a 	mov	sp,fp
   19050:	dfc00117 	ldw	ra,4(sp)
   19054:	df000017 	ldw	fp,0(sp)
   19058:	dec00204 	addi	sp,sp,8
   1905c:	f800283a 	ret

00019060 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   19060:	defff804 	addi	sp,sp,-32
   19064:	dfc00715 	stw	ra,28(sp)
   19068:	df000615 	stw	fp,24(sp)
   1906c:	df000604 	addi	fp,sp,24
   19070:	e13ffd15 	stw	r4,-12(fp)
   19074:	e17ffe15 	stw	r5,-8(fp)
   19078:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1907c:	e0bffd17 	ldw	r2,-12(fp)
   19080:	10800017 	ldw	r2,0(r2)
   19084:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   19088:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1908c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   19090:	00001006 	br	190d4 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   19094:	e0bffe17 	ldw	r2,-8(fp)
   19098:	10c00044 	addi	r3,r2,1
   1909c:	e0fffe15 	stw	r3,-8(fp)
   190a0:	10800003 	ldbu	r2,0(r2)
   190a4:	10803fcc 	andi	r2,r2,255
   190a8:	100b883a 	mov	r5,r2
   190ac:	e13ffb17 	ldw	r4,-20(fp)
   190b0:	0018d300 	call	18d30 <alt_up_ps2_write_data_byte>
   190b4:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   190b8:	e0bffc17 	ldw	r2,-16(fp)
   190bc:	10000226 	beq	r2,zero,190c8 <alt_up_ps2_write_fd+0x68>
			return count;
   190c0:	e0bffa17 	ldw	r2,-24(fp)
   190c4:	00000706 	br	190e4 <alt_up_ps2_write_fd+0x84>
		count++;
   190c8:	e0bffa17 	ldw	r2,-24(fp)
   190cc:	10800044 	addi	r2,r2,1
   190d0:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   190d4:	e0fffa17 	ldw	r3,-24(fp)
   190d8:	e0bfff17 	ldw	r2,-4(fp)
   190dc:	18bfed16 	blt	r3,r2,19094 <__alt_data_end+0xf0019094>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   190e0:	e0bffa17 	ldw	r2,-24(fp)
}
   190e4:	e037883a 	mov	sp,fp
   190e8:	dfc00117 	ldw	ra,4(sp)
   190ec:	df000017 	ldw	fp,0(sp)
   190f0:	dec00204 	addi	sp,sp,8
   190f4:	f800283a 	ret

000190f8 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   190f8:	defffc04 	addi	sp,sp,-16
   190fc:	dfc00315 	stw	ra,12(sp)
   19100:	df000215 	stw	fp,8(sp)
   19104:	df000204 	addi	fp,sp,8
   19108:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   1910c:	d1601004 	addi	r5,gp,-32704
   19110:	e13fff17 	ldw	r4,-4(fp)
   19114:	001a60c0 	call	1a60c <alt_find_dev>
   19118:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1911c:	e0bffe17 	ldw	r2,-8(fp)
}
   19120:	e037883a 	mov	sp,fp
   19124:	dfc00117 	ldw	ra,4(sp)
   19128:	df000017 	ldw	fp,0(sp)
   1912c:	dec00204 	addi	sp,sp,8
   19130:	f800283a 	ret

00019134 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   19134:	defffc04 	addi	sp,sp,-16
   19138:	dfc00315 	stw	ra,12(sp)
   1913c:	df000215 	stw	fp,8(sp)
   19140:	df000204 	addi	fp,sp,8
   19144:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   19148:	e0bfff17 	ldw	r2,-4(fp)
   1914c:	10800217 	ldw	r2,8(r2)
   19150:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   19154:	00000b06 	br	19184 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   19158:	01420034 	movhi	r5,2048
   1915c:	29418804 	addi	r5,r5,1568
   19160:	e13ffe17 	ldw	r4,-8(fp)
   19164:	001132c0 	call	1132c <strcmp>
   19168:	1000031e 	bne	r2,zero,19178 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1916c:	e0bffe17 	ldw	r2,-8(fp)
   19170:	10000005 	stb	zero,0(r2)
			break;
   19174:	00000906 	br	1919c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   19178:	e0bffe17 	ldw	r2,-8(fp)
   1917c:	10800044 	addi	r2,r2,1
   19180:	e0bffe15 	stw	r2,-8(fp)
   19184:	e0bffe17 	ldw	r2,-8(fp)
   19188:	10800003 	ldbu	r2,0(r2)
   1918c:	10803fcc 	andi	r2,r2,255
   19190:	1080201c 	xori	r2,r2,128
   19194:	10bfe004 	addi	r2,r2,-128
   19198:	103fef1e 	bne	r2,zero,19158 <__alt_data_end+0xf0019158>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1919c:	0001883a 	nop
}
   191a0:	e037883a 	mov	sp,fp
   191a4:	dfc00117 	ldw	ra,4(sp)
   191a8:	df000017 	ldw	fp,0(sp)
   191ac:	dec00204 	addi	sp,sp,8
   191b0:	f800283a 	ret

000191b4 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   191b4:	defffc04 	addi	sp,sp,-16
   191b8:	dfc00315 	stw	ra,12(sp)
   191bc:	df000215 	stw	fp,8(sp)
   191c0:	df000204 	addi	fp,sp,8
   191c4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   191c8:	d1601004 	addi	r5,gp,-32704
   191cc:	e13fff17 	ldw	r4,-4(fp)
   191d0:	001a60c0 	call	1a60c <alt_find_dev>
   191d4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   191d8:	e0bffe17 	ldw	r2,-8(fp)
}
   191dc:	e037883a 	mov	sp,fp
   191e0:	dfc00117 	ldw	ra,4(sp)
   191e4:	df000017 	ldw	fp,0(sp)
   191e8:	dec00204 	addi	sp,sp,8
   191ec:	f800283a 	ret

000191f0 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   191f0:	defffa04 	addi	sp,sp,-24
   191f4:	df000515 	stw	fp,20(sp)
   191f8:	df000504 	addi	fp,sp,20
   191fc:	e13ffc15 	stw	r4,-16(fp)
   19200:	2805883a 	mov	r2,r5
   19204:	e1bffe15 	stw	r6,-8(fp)
   19208:	e1ffff15 	stw	r7,-4(fp)
   1920c:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   19210:	e0bffc17 	ldw	r2,-16(fp)
   19214:	10800c17 	ldw	r2,48(r2)
   19218:	e0fffe17 	ldw	r3,-8(fp)
   1921c:	1880042e 	bgeu	r3,r2,19230 <alt_up_char_buffer_draw+0x40>
   19220:	e0bffc17 	ldw	r2,-16(fp)
   19224:	10800d17 	ldw	r2,52(r2)
   19228:	e0ffff17 	ldw	r3,-4(fp)
   1922c:	18800236 	bltu	r3,r2,19238 <alt_up_char_buffer_draw+0x48>
		return -1;
   19230:	00bfffc4 	movi	r2,-1
   19234:	00001d06 	br	192ac <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   19238:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   1923c:	e0bffc17 	ldw	r2,-16(fp)
   19240:	10c00f17 	ldw	r3,60(r2)
   19244:	e0bffe17 	ldw	r2,-8(fp)
   19248:	1886703a 	and	r3,r3,r2
   1924c:	e0bffc17 	ldw	r2,-16(fp)
   19250:	10800e17 	ldw	r2,56(r2)
   19254:	1884983a 	sll	r2,r3,r2
   19258:	e0fffb17 	ldw	r3,-20(fp)
   1925c:	1884b03a 	or	r2,r3,r2
   19260:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   19264:	e0bffc17 	ldw	r2,-16(fp)
   19268:	10c01117 	ldw	r3,68(r2)
   1926c:	e0bfff17 	ldw	r2,-4(fp)
   19270:	1886703a 	and	r3,r3,r2
   19274:	e0bffc17 	ldw	r2,-16(fp)
   19278:	10801017 	ldw	r2,64(r2)
   1927c:	1884983a 	sll	r2,r3,r2
   19280:	e0fffb17 	ldw	r3,-20(fp)
   19284:	1884b03a 	or	r2,r3,r2
   19288:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1928c:	e0bffc17 	ldw	r2,-16(fp)
   19290:	10c00b17 	ldw	r3,44(r2)
   19294:	e0bffb17 	ldw	r2,-20(fp)
   19298:	1885883a 	add	r2,r3,r2
   1929c:	1007883a 	mov	r3,r2
   192a0:	e0bffd03 	ldbu	r2,-12(fp)
   192a4:	18800025 	stbio	r2,0(r3)

	return 0;
   192a8:	0005883a 	mov	r2,zero
}
   192ac:	e037883a 	mov	sp,fp
   192b0:	df000017 	ldw	fp,0(sp)
   192b4:	dec00104 	addi	sp,sp,4
   192b8:	f800283a 	ret

000192bc <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   192bc:	defffa04 	addi	sp,sp,-24
   192c0:	df000515 	stw	fp,20(sp)
   192c4:	df000504 	addi	fp,sp,20
   192c8:	e13ffc15 	stw	r4,-16(fp)
   192cc:	e17ffd15 	stw	r5,-12(fp)
   192d0:	e1bffe15 	stw	r6,-8(fp)
   192d4:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   192d8:	e0bffc17 	ldw	r2,-16(fp)
   192dc:	10800c17 	ldw	r2,48(r2)
   192e0:	e0fffe17 	ldw	r3,-8(fp)
   192e4:	1880042e 	bgeu	r3,r2,192f8 <alt_up_char_buffer_string+0x3c>
   192e8:	e0bffc17 	ldw	r2,-16(fp)
   192ec:	10800d17 	ldw	r2,52(r2)
   192f0:	e0ffff17 	ldw	r3,-4(fp)
   192f4:	18800236 	bltu	r3,r2,19300 <alt_up_char_buffer_string+0x44>
		return -1;
   192f8:	00bfffc4 	movi	r2,-1
   192fc:	00002a06 	br	193a8 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   19300:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   19304:	e0bffc17 	ldw	r2,-16(fp)
   19308:	10801017 	ldw	r2,64(r2)
   1930c:	e0ffff17 	ldw	r3,-4(fp)
   19310:	1886983a 	sll	r3,r3,r2
   19314:	e0bffe17 	ldw	r2,-8(fp)
   19318:	1885883a 	add	r2,r3,r2
   1931c:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   19320:	00001a06 	br	1938c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   19324:	e0bffc17 	ldw	r2,-16(fp)
   19328:	10c00b17 	ldw	r3,44(r2)
   1932c:	e0bffb17 	ldw	r2,-20(fp)
   19330:	1885883a 	add	r2,r3,r2
   19334:	1007883a 	mov	r3,r2
   19338:	e0bffd17 	ldw	r2,-12(fp)
   1933c:	10800003 	ldbu	r2,0(r2)
   19340:	10803fcc 	andi	r2,r2,255
   19344:	1080201c 	xori	r2,r2,128
   19348:	10bfe004 	addi	r2,r2,-128
   1934c:	18800025 	stbio	r2,0(r3)
		++ptr;
   19350:	e0bffd17 	ldw	r2,-12(fp)
   19354:	10800044 	addi	r2,r2,1
   19358:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1935c:	e0bffe17 	ldw	r2,-8(fp)
   19360:	10800044 	addi	r2,r2,1
   19364:	e0bffe15 	stw	r2,-8(fp)
   19368:	e0bffc17 	ldw	r2,-16(fp)
   1936c:	10800c17 	ldw	r2,48(r2)
   19370:	e0fffe17 	ldw	r3,-8(fp)
   19374:	18800236 	bltu	r3,r2,19380 <alt_up_char_buffer_string+0xc4>
			return -1;
   19378:	00bfffc4 	movi	r2,-1
   1937c:	00000a06 	br	193a8 <alt_up_char_buffer_string+0xec>
		++offset;
   19380:	e0bffb17 	ldw	r2,-20(fp)
   19384:	10800044 	addi	r2,r2,1
   19388:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1938c:	e0bffd17 	ldw	r2,-12(fp)
   19390:	10800003 	ldbu	r2,0(r2)
   19394:	10803fcc 	andi	r2,r2,255
   19398:	1080201c 	xori	r2,r2,128
   1939c:	10bfe004 	addi	r2,r2,-128
   193a0:	103fe01e 	bne	r2,zero,19324 <__alt_data_end+0xf0019324>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   193a4:	0005883a 	mov	r2,zero
}
   193a8:	e037883a 	mov	sp,fp
   193ac:	df000017 	ldw	fp,0(sp)
   193b0:	dec00104 	addi	sp,sp,4
   193b4:	f800283a 	ret

000193b8 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   193b8:	defffe04 	addi	sp,sp,-8
   193bc:	df000115 	stw	fp,4(sp)
   193c0:	df000104 	addi	fp,sp,4
   193c4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   193c8:	e0bfff17 	ldw	r2,-4(fp)
   193cc:	10800a17 	ldw	r2,40(r2)
   193d0:	10800084 	addi	r2,r2,2
   193d4:	1007883a 	mov	r3,r2
   193d8:	00800044 	movi	r2,1
   193dc:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   193e0:	0001883a 	nop
   193e4:	e0bfff17 	ldw	r2,-4(fp)
   193e8:	10800a17 	ldw	r2,40(r2)
   193ec:	10800084 	addi	r2,r2,2
   193f0:	10800023 	ldbuio	r2,0(r2)
   193f4:	10803fcc 	andi	r2,r2,255
   193f8:	1080004c 	andi	r2,r2,1
   193fc:	103ff91e 	bne	r2,zero,193e4 <__alt_data_end+0xf00193e4>
	return 0;
   19400:	0005883a 	mov	r2,zero
}
   19404:	e037883a 	mov	sp,fp
   19408:	df000017 	ldw	fp,0(sp)
   1940c:	dec00104 	addi	sp,sp,4
   19410:	f800283a 	ret

00019414 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   19414:	defffc04 	addi	sp,sp,-16
   19418:	dfc00315 	stw	ra,12(sp)
   1941c:	df000215 	stw	fp,8(sp)
   19420:	df000204 	addi	fp,sp,8
   19424:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   19428:	d1601004 	addi	r5,gp,-32704
   1942c:	e13fff17 	ldw	r4,-4(fp)
   19430:	001a60c0 	call	1a60c <alt_find_dev>
   19434:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   19438:	e0bffe17 	ldw	r2,-8(fp)
}
   1943c:	e037883a 	mov	sp,fp
   19440:	dfc00117 	ldw	ra,4(sp)
   19444:	df000017 	ldw	fp,0(sp)
   19448:	dec00204 	addi	sp,sp,8
   1944c:	f800283a 	ret

00019450 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   19450:	defffa04 	addi	sp,sp,-24
   19454:	df000515 	stw	fp,20(sp)
   19458:	df000504 	addi	fp,sp,20
   1945c:	e13ffc15 	stw	r4,-16(fp)
   19460:	e17ffd15 	stw	r5,-12(fp)
   19464:	e1bffe15 	stw	r6,-8(fp)
   19468:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   1946c:	e0bffc17 	ldw	r2,-16(fp)
   19470:	10800f17 	ldw	r2,60(r2)
   19474:	e0fffe17 	ldw	r3,-8(fp)
   19478:	1880042e 	bgeu	r3,r2,1948c <alt_up_pixel_buffer_dma_draw+0x3c>
   1947c:	e0bffc17 	ldw	r2,-16(fp)
   19480:	10801017 	ldw	r2,64(r2)
   19484:	e0ffff17 	ldw	r3,-4(fp)
   19488:	18800236 	bltu	r3,r2,19494 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   1948c:	00bfffc4 	movi	r2,-1
   19490:	00005006 	br	195d4 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   19494:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19498:	e0bffc17 	ldw	r2,-16(fp)
   1949c:	10800d17 	ldw	r2,52(r2)
   194a0:	1000151e 	bne	r2,zero,194f8 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   194a4:	e0bffc17 	ldw	r2,-16(fp)
   194a8:	10c01217 	ldw	r3,72(r2)
   194ac:	e0bffe17 	ldw	r2,-8(fp)
   194b0:	1886703a 	and	r3,r3,r2
   194b4:	e0bffc17 	ldw	r2,-16(fp)
   194b8:	10801117 	ldw	r2,68(r2)
   194bc:	1884983a 	sll	r2,r3,r2
   194c0:	e0fffb17 	ldw	r3,-20(fp)
   194c4:	1885883a 	add	r2,r3,r2
   194c8:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   194cc:	e0bffc17 	ldw	r2,-16(fp)
   194d0:	10c01417 	ldw	r3,80(r2)
   194d4:	e0bfff17 	ldw	r2,-4(fp)
   194d8:	1886703a 	and	r3,r3,r2
   194dc:	e0bffc17 	ldw	r2,-16(fp)
   194e0:	10801317 	ldw	r2,76(r2)
   194e4:	1884983a 	sll	r2,r3,r2
   194e8:	e0fffb17 	ldw	r3,-20(fp)
   194ec:	1885883a 	add	r2,r3,r2
   194f0:	e0bffb15 	stw	r2,-20(fp)
   194f4:	00001706 	br	19554 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   194f8:	e0bffc17 	ldw	r2,-16(fp)
   194fc:	10c01217 	ldw	r3,72(r2)
   19500:	e0bffe17 	ldw	r2,-8(fp)
   19504:	1886703a 	and	r3,r3,r2
   19508:	e0bffc17 	ldw	r2,-16(fp)
   1950c:	10801117 	ldw	r2,68(r2)
   19510:	1884983a 	sll	r2,r3,r2
   19514:	e0fffb17 	ldw	r3,-20(fp)
   19518:	1885883a 	add	r2,r3,r2
   1951c:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   19520:	e0bffc17 	ldw	r2,-16(fp)
   19524:	10c01417 	ldw	r3,80(r2)
   19528:	e0bfff17 	ldw	r2,-4(fp)
   1952c:	1886703a 	and	r3,r3,r2
   19530:	e0bffc17 	ldw	r2,-16(fp)
   19534:	10800f17 	ldw	r2,60(r2)
   19538:	1887383a 	mul	r3,r3,r2
   1953c:	e0bffc17 	ldw	r2,-16(fp)
   19540:	10801117 	ldw	r2,68(r2)
   19544:	1884983a 	sll	r2,r3,r2
   19548:	e0fffb17 	ldw	r3,-20(fp)
   1954c:	1885883a 	add	r2,r3,r2
   19550:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19554:	e0bffc17 	ldw	r2,-16(fp)
   19558:	10800e17 	ldw	r2,56(r2)
   1955c:	10800058 	cmpnei	r2,r2,1
   19560:	1000081e 	bne	r2,zero,19584 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19564:	e0bffc17 	ldw	r2,-16(fp)
   19568:	10c00c17 	ldw	r3,48(r2)
   1956c:	e0bffb17 	ldw	r2,-20(fp)
   19570:	1885883a 	add	r2,r3,r2
   19574:	1007883a 	mov	r3,r2
   19578:	e0bffd17 	ldw	r2,-12(fp)
   1957c:	18800025 	stbio	r2,0(r3)
   19580:	00001306 	br	195d0 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19584:	e0bffc17 	ldw	r2,-16(fp)
   19588:	10800e17 	ldw	r2,56(r2)
   1958c:	10800098 	cmpnei	r2,r2,2
   19590:	1000081e 	bne	r2,zero,195b4 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19594:	e0bffc17 	ldw	r2,-16(fp)
   19598:	10c00c17 	ldw	r3,48(r2)
   1959c:	e0bffb17 	ldw	r2,-20(fp)
   195a0:	1885883a 	add	r2,r3,r2
   195a4:	1007883a 	mov	r3,r2
   195a8:	e0bffd17 	ldw	r2,-12(fp)
   195ac:	1880002d 	sthio	r2,0(r3)
   195b0:	00000706 	br	195d0 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   195b4:	e0bffc17 	ldw	r2,-16(fp)
   195b8:	10c00c17 	ldw	r3,48(r2)
   195bc:	e0bffb17 	ldw	r2,-20(fp)
   195c0:	1885883a 	add	r2,r3,r2
   195c4:	1007883a 	mov	r3,r2
   195c8:	e0bffd17 	ldw	r2,-12(fp)
   195cc:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   195d0:	0005883a 	mov	r2,zero
}
   195d4:	e037883a 	mov	sp,fp
   195d8:	df000017 	ldw	fp,0(sp)
   195dc:	dec00104 	addi	sp,sp,4
   195e0:	f800283a 	ret

000195e4 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   195e4:	defffd04 	addi	sp,sp,-12
   195e8:	df000215 	stw	fp,8(sp)
   195ec:	df000204 	addi	fp,sp,8
   195f0:	e13ffe15 	stw	r4,-8(fp)
   195f4:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   195f8:	e0bffe17 	ldw	r2,-8(fp)
   195fc:	10800a17 	ldw	r2,40(r2)
   19600:	10800104 	addi	r2,r2,4
   19604:	1007883a 	mov	r3,r2
   19608:	e0bfff17 	ldw	r2,-4(fp)
   1960c:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   19610:	e0bffe17 	ldw	r2,-8(fp)
   19614:	10800a17 	ldw	r2,40(r2)
   19618:	10800104 	addi	r2,r2,4
   1961c:	10800037 	ldwio	r2,0(r2)
   19620:	1007883a 	mov	r3,r2
   19624:	e0bffe17 	ldw	r2,-8(fp)
   19628:	10c00c15 	stw	r3,48(r2)
	return 0;
   1962c:	0005883a 	mov	r2,zero
}
   19630:	e037883a 	mov	sp,fp
   19634:	df000017 	ldw	fp,0(sp)
   19638:	dec00104 	addi	sp,sp,4
   1963c:	f800283a 	ret

00019640 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   19640:	defffd04 	addi	sp,sp,-12
   19644:	df000215 	stw	fp,8(sp)
   19648:	dc000115 	stw	r16,4(sp)
   1964c:	df000204 	addi	fp,sp,8
   19650:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   19654:	e0bffe17 	ldw	r2,-8(fp)
   19658:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   1965c:	e0bffe17 	ldw	r2,-8(fp)
   19660:	10800a17 	ldw	r2,40(r2)
   19664:	1007883a 	mov	r3,r2
   19668:	00800044 	movi	r2,1
   1966c:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   19670:	e0bffe17 	ldw	r2,-8(fp)
   19674:	10c00b17 	ldw	r3,44(r2)
   19678:	e0bffe17 	ldw	r2,-8(fp)
   1967c:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   19680:	e0bffe17 	ldw	r2,-8(fp)
   19684:	14000b15 	stw	r16,44(r2)
	return 0;
   19688:	0005883a 	mov	r2,zero
}
   1968c:	e6ffff04 	addi	sp,fp,-4
   19690:	df000117 	ldw	fp,4(sp)
   19694:	dc000017 	ldw	r16,0(sp)
   19698:	dec00204 	addi	sp,sp,8
   1969c:	f800283a 	ret

000196a0 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   196a0:	defffe04 	addi	sp,sp,-8
   196a4:	df000115 	stw	fp,4(sp)
   196a8:	df000104 	addi	fp,sp,4
   196ac:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   196b0:	e0bfff17 	ldw	r2,-4(fp)
   196b4:	10800a17 	ldw	r2,40(r2)
   196b8:	10800304 	addi	r2,r2,12
   196bc:	10800037 	ldwio	r2,0(r2)
   196c0:	1080004c 	andi	r2,r2,1
}
   196c4:	e037883a 	mov	sp,fp
   196c8:	df000017 	ldw	fp,0(sp)
   196cc:	dec00104 	addi	sp,sp,4
   196d0:	f800283a 	ret

000196d4 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   196d4:	defff704 	addi	sp,sp,-36
   196d8:	df000815 	stw	fp,32(sp)
   196dc:	dd400715 	stw	r21,28(sp)
   196e0:	dd000615 	stw	r20,24(sp)
   196e4:	dcc00515 	stw	r19,20(sp)
   196e8:	dc800415 	stw	r18,16(sp)
   196ec:	dc400315 	stw	r17,12(sp)
   196f0:	dc000215 	stw	r16,8(sp)
   196f4:	df000804 	addi	fp,sp,32
   196f8:	e13ff815 	stw	r4,-32(fp)
   196fc:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19700:	e0bff917 	ldw	r2,-28(fp)
   19704:	10800058 	cmpnei	r2,r2,1
   19708:	1000031e 	bne	r2,zero,19718 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   1970c:	e0bff817 	ldw	r2,-32(fp)
   19710:	14400c17 	ldw	r17,48(r2)
   19714:	00000206 	br	19720 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   19718:	e0bff817 	ldw	r2,-32(fp)
   1971c:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   19720:	e0bff817 	ldw	r2,-32(fp)
   19724:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19728:	e0bff817 	ldw	r2,-32(fp)
   1972c:	10800e17 	ldw	r2,56(r2)
   19730:	10800098 	cmpnei	r2,r2,2
   19734:	1000031e 	bne	r2,zero,19744 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   19738:	8405883a 	add	r2,r16,r16
   1973c:	1021883a 	mov	r16,r2
   19740:	00000306 	br	19750 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   19744:	8405883a 	add	r2,r16,r16
   19748:	1085883a 	add	r2,r2,r2
   1974c:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   19750:	e0bff817 	ldw	r2,-32(fp)
   19754:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19758:	e0bff817 	ldw	r2,-32(fp)
   1975c:	10800d17 	ldw	r2,52(r2)
   19760:	1000111e 	bne	r2,zero,197a8 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19764:	e0bff817 	ldw	r2,-32(fp)
   19768:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   1976c:	0029883a 	mov	r20,zero
   19770:	00000b06 	br	197a0 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   19774:	0027883a 	mov	r19,zero
   19778:	00000406 	br	1978c <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   1977c:	9c45883a 	add	r2,r19,r17
   19780:	0007883a 	mov	r3,zero
   19784:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   19788:	9cc00104 	addi	r19,r19,4
   1978c:	9c3ffb36 	bltu	r19,r16,1977c <__alt_data_end+0xf001977c>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   19790:	00800044 	movi	r2,1
   19794:	1544983a 	sll	r2,r2,r21
   19798:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   1979c:	a5000044 	addi	r20,r20,1
   197a0:	a4bff436 	bltu	r20,r18,19774 <__alt_data_end+0xf0019774>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   197a4:	00000a06 	br	197d0 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   197a8:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   197ac:	0021883a 	mov	r16,zero
   197b0:	00000506 	br	197c8 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   197b4:	8005883a 	mov	r2,r16
   197b8:	1445883a 	add	r2,r2,r17
   197bc:	0007883a 	mov	r3,zero
   197c0:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   197c4:	84000104 	addi	r16,r16,4
   197c8:	8005883a 	mov	r2,r16
   197cc:	14bff936 	bltu	r2,r18,197b4 <__alt_data_end+0xf00197b4>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   197d0:	0001883a 	nop
   197d4:	e6fffa04 	addi	sp,fp,-24
   197d8:	df000617 	ldw	fp,24(sp)
   197dc:	dd400517 	ldw	r21,20(sp)
   197e0:	dd000417 	ldw	r20,16(sp)
   197e4:	dcc00317 	ldw	r19,12(sp)
   197e8:	dc800217 	ldw	r18,8(sp)
   197ec:	dc400117 	ldw	r17,4(sp)
   197f0:	dc000017 	ldw	r16,0(sp)
   197f4:	dec00704 	addi	sp,sp,28
   197f8:	f800283a 	ret

000197fc <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   197fc:	defff304 	addi	sp,sp,-52
   19800:	df000c15 	stw	fp,48(sp)
   19804:	ddc00b15 	stw	r23,44(sp)
   19808:	dd800a15 	stw	r22,40(sp)
   1980c:	dd400915 	stw	r21,36(sp)
   19810:	dd000815 	stw	r20,32(sp)
   19814:	dcc00715 	stw	r19,28(sp)
   19818:	dc800615 	stw	r18,24(sp)
   1981c:	dc400515 	stw	r17,20(sp)
   19820:	dc000415 	stw	r16,16(sp)
   19824:	df000c04 	addi	fp,sp,48
   19828:	e13ff415 	stw	r4,-48(fp)
   1982c:	e17ff515 	stw	r5,-44(fp)
   19830:	e1bff615 	stw	r6,-40(fp)
   19834:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19838:	e0bff417 	ldw	r2,-48(fp)
   1983c:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19840:	e0bff417 	ldw	r2,-48(fp)
   19844:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19848:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   1984c:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   19850:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   19854:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   19858:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1985c:	a580032e 	bgeu	r20,r22,1986c <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   19860:	b02b883a 	mov	r21,r22
		l_x = r_x;
   19864:	a02d883a 	mov	r22,r20
		r_x = temp;
   19868:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   1986c:	9c40032e 	bgeu	r19,r17,1987c <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   19870:	882b883a 	mov	r21,r17
		t_y = b_y;
   19874:	9823883a 	mov	r17,r19
		b_y = temp;
   19878:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   1987c:	b480892e 	bgeu	r22,r18,19aa4 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   19880:	8c00882e 	bgeu	r17,r16,19aa4 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19884:	a4800136 	bltu	r20,r18,1988c <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   19888:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1988c:	9c000136 	bltu	r19,r16,19894 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   19890:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19894:	e0800317 	ldw	r2,12(fp)
   19898:	10800058 	cmpnei	r2,r2,1
   1989c:	1000031e 	bne	r2,zero,198ac <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   198a0:	e0bff417 	ldw	r2,-48(fp)
   198a4:	14000c17 	ldw	r16,48(r2)
   198a8:	00000206 	br	198b4 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   198ac:	e0bff417 	ldw	r2,-48(fp)
   198b0:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   198b4:	e0bff417 	ldw	r2,-48(fp)
   198b8:	10800d17 	ldw	r2,52(r2)
   198bc:	10003c1e 	bne	r2,zero,199b0 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   198c0:	e0bff417 	ldw	r2,-48(fp)
   198c4:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   198c8:	8d44983a 	sll	r2,r17,r21
   198cc:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   198d0:	e0bff417 	ldw	r2,-48(fp)
   198d4:	10800e17 	ldw	r2,56(r2)
   198d8:	10800058 	cmpnei	r2,r2,1
   198dc:	10000f1e 	bne	r2,zero,1991c <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   198e0:	8825883a 	mov	r18,r17
   198e4:	00000b06 	br	19914 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   198e8:	b023883a 	mov	r17,r22
   198ec:	00000406 	br	19900 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   198f0:	8c05883a 	add	r2,r17,r16
   198f4:	b807883a 	mov	r3,r23
   198f8:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   198fc:	8c400044 	addi	r17,r17,1
   19900:	a47ffb2e 	bgeu	r20,r17,198f0 <__alt_data_end+0xf00198f0>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   19904:	00800044 	movi	r2,1
   19908:	1544983a 	sll	r2,r2,r21
   1990c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19910:	94800044 	addi	r18,r18,1
   19914:	9cbff42e 	bgeu	r19,r18,198e8 <__alt_data_end+0xf00198e8>
   19918:	00006306 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1991c:	e0bff417 	ldw	r2,-48(fp)
   19920:	10800e17 	ldw	r2,56(r2)
   19924:	10800098 	cmpnei	r2,r2,2
   19928:	1000101e 	bne	r2,zero,1996c <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   1992c:	8825883a 	mov	r18,r17
   19930:	00000c06 	br	19964 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   19934:	b023883a 	mov	r17,r22
   19938:	00000506 	br	19950 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   1993c:	8c45883a 	add	r2,r17,r17
   19940:	1405883a 	add	r2,r2,r16
   19944:	b807883a 	mov	r3,r23
   19948:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1994c:	8c400044 	addi	r17,r17,1
   19950:	a47ffa2e 	bgeu	r20,r17,1993c <__alt_data_end+0xf001993c>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   19954:	00800044 	movi	r2,1
   19958:	1544983a 	sll	r2,r2,r21
   1995c:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19960:	94800044 	addi	r18,r18,1
   19964:	9cbff32e 	bgeu	r19,r18,19934 <__alt_data_end+0xf0019934>
   19968:	00004f06 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1996c:	8825883a 	mov	r18,r17
   19970:	00000d06 	br	199a8 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   19974:	b023883a 	mov	r17,r22
   19978:	00000606 	br	19994 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   1997c:	8c45883a 	add	r2,r17,r17
   19980:	1085883a 	add	r2,r2,r2
   19984:	1405883a 	add	r2,r2,r16
   19988:	b807883a 	mov	r3,r23
   1998c:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19990:	8c400044 	addi	r17,r17,1
   19994:	a47ff92e 	bgeu	r20,r17,1997c <__alt_data_end+0xf001997c>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   19998:	00800044 	movi	r2,1
   1999c:	1544983a 	sll	r2,r2,r21
   199a0:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   199a4:	94800044 	addi	r18,r18,1
   199a8:	9cbff22e 	bgeu	r19,r18,19974 <__alt_data_end+0xf0019974>
   199ac:	00003e06 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   199b0:	e0bff417 	ldw	r2,-48(fp)
   199b4:	10800e17 	ldw	r2,56(r2)
   199b8:	10800058 	cmpnei	r2,r2,1
   199bc:	10000f1e 	bne	r2,zero,199fc <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   199c0:	8c85383a 	mul	r2,r17,r18
   199c4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   199c8:	882b883a 	mov	r21,r17
   199cc:	00000906 	br	199f4 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   199d0:	b023883a 	mov	r17,r22
   199d4:	00000406 	br	199e8 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   199d8:	8c05883a 	add	r2,r17,r16
   199dc:	b807883a 	mov	r3,r23
   199e0:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   199e4:	8c400044 	addi	r17,r17,1
   199e8:	a47ffb2e 	bgeu	r20,r17,199d8 <__alt_data_end+0xf00199d8>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   199ec:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   199f0:	ad400044 	addi	r21,r21,1
   199f4:	9d7ff62e 	bgeu	r19,r21,199d0 <__alt_data_end+0xf00199d0>
   199f8:	00002b06 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   199fc:	e0bff417 	ldw	r2,-48(fp)
   19a00:	10800e17 	ldw	r2,56(r2)
   19a04:	10800098 	cmpnei	r2,r2,2
   19a08:	1000121e 	bne	r2,zero,19a54 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   19a0c:	9485883a 	add	r2,r18,r18
   19a10:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19a14:	8c85383a 	mul	r2,r17,r18
   19a18:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19a1c:	882b883a 	mov	r21,r17
   19a20:	00000a06 	br	19a4c <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   19a24:	b023883a 	mov	r17,r22
   19a28:	00000506 	br	19a40 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   19a2c:	8c45883a 	add	r2,r17,r17
   19a30:	1405883a 	add	r2,r2,r16
   19a34:	b807883a 	mov	r3,r23
   19a38:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19a3c:	8c400044 	addi	r17,r17,1
   19a40:	a47ffa2e 	bgeu	r20,r17,19a2c <__alt_data_end+0xf0019a2c>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   19a44:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19a48:	ad400044 	addi	r21,r21,1
   19a4c:	9d7ff52e 	bgeu	r19,r21,19a24 <__alt_data_end+0xf0019a24>
   19a50:	00001506 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19a54:	9485883a 	add	r2,r18,r18
   19a58:	1085883a 	add	r2,r2,r2
   19a5c:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19a60:	8c85383a 	mul	r2,r17,r18
   19a64:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19a68:	882b883a 	mov	r21,r17
   19a6c:	00000b06 	br	19a9c <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   19a70:	b023883a 	mov	r17,r22
   19a74:	00000606 	br	19a90 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19a78:	8c45883a 	add	r2,r17,r17
   19a7c:	1085883a 	add	r2,r2,r2
   19a80:	1405883a 	add	r2,r2,r16
   19a84:	b807883a 	mov	r3,r23
   19a88:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19a8c:	8c400044 	addi	r17,r17,1
   19a90:	a47ff92e 	bgeu	r20,r17,19a78 <__alt_data_end+0xf0019a78>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   19a94:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19a98:	ad400044 	addi	r21,r21,1
   19a9c:	9d7ff42e 	bgeu	r19,r21,19a70 <__alt_data_end+0xf0019a70>
   19aa0:	00000106 	br	19aa8 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19aa4:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   19aa8:	e6fff804 	addi	sp,fp,-32
   19aac:	df000817 	ldw	fp,32(sp)
   19ab0:	ddc00717 	ldw	r23,28(sp)
   19ab4:	dd800617 	ldw	r22,24(sp)
   19ab8:	dd400517 	ldw	r21,20(sp)
   19abc:	dd000417 	ldw	r20,16(sp)
   19ac0:	dcc00317 	ldw	r19,12(sp)
   19ac4:	dc800217 	ldw	r18,8(sp)
   19ac8:	dc400117 	ldw	r17,4(sp)
   19acc:	dc000017 	ldw	r16,0(sp)
   19ad0:	dec00904 	addi	sp,sp,36
   19ad4:	f800283a 	ret

00019ad8 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   19ad8:	defff404 	addi	sp,sp,-48
   19adc:	df000b15 	stw	fp,44(sp)
   19ae0:	dd800a15 	stw	r22,40(sp)
   19ae4:	dd400915 	stw	r21,36(sp)
   19ae8:	dd000815 	stw	r20,32(sp)
   19aec:	dcc00715 	stw	r19,28(sp)
   19af0:	dc800615 	stw	r18,24(sp)
   19af4:	dc400515 	stw	r17,20(sp)
   19af8:	dc000415 	stw	r16,16(sp)
   19afc:	df000b04 	addi	fp,sp,44
   19b00:	e13ff515 	stw	r4,-44(fp)
   19b04:	e17ff615 	stw	r5,-40(fp)
   19b08:	e1bff715 	stw	r6,-36(fp)
   19b0c:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19b10:	e0bff517 	ldw	r2,-44(fp)
   19b14:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19b18:	e0bff517 	ldw	r2,-44(fp)
   19b1c:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19b20:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   19b24:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   19b28:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   19b2c:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   19b30:	9c40032e 	bgeu	r19,r17,19b40 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   19b34:	882d883a 	mov	r22,r17
		l_x = r_x;
   19b38:	9823883a 	mov	r17,r19
		r_x = temp;
   19b3c:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   19b40:	8c805d2e 	bgeu	r17,r18,19cb8 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   19b44:	a4005c2e 	bgeu	r20,r16,19cb8 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19b48:	9c800136 	bltu	r19,r18,19b50 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   19b4c:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19b50:	e0800217 	ldw	r2,8(fp)
   19b54:	10800058 	cmpnei	r2,r2,1
   19b58:	1000031e 	bne	r2,zero,19b68 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   19b5c:	e0bff517 	ldw	r2,-44(fp)
   19b60:	14000c17 	ldw	r16,48(r2)
   19b64:	00000206 	br	19b70 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   19b68:	e0bff517 	ldw	r2,-44(fp)
   19b6c:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19b70:	e0bff517 	ldw	r2,-44(fp)
   19b74:	10800d17 	ldw	r2,52(r2)
   19b78:	1000231e 	bne	r2,zero,19c08 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19b7c:	e0bff517 	ldw	r2,-44(fp)
   19b80:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   19b84:	a484983a 	sll	r2,r20,r18
   19b88:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19b8c:	e0bff517 	ldw	r2,-44(fp)
   19b90:	10800e17 	ldw	r2,56(r2)
   19b94:	10800058 	cmpnei	r2,r2,1
   19b98:	1000071e 	bne	r2,zero,19bb8 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   19b9c:	00000406 	br	19bb0 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   19ba0:	8c05883a 	add	r2,r17,r16
   19ba4:	a807883a 	mov	r3,r21
   19ba8:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19bac:	8c400044 	addi	r17,r17,1
   19bb0:	9c7ffb2e 	bgeu	r19,r17,19ba0 <__alt_data_end+0xf0019ba0>
   19bb4:	00004106 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19bb8:	e0bff517 	ldw	r2,-44(fp)
   19bbc:	10800e17 	ldw	r2,56(r2)
   19bc0:	10800098 	cmpnei	r2,r2,2
   19bc4:	10000e1e 	bne	r2,zero,19c00 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   19bc8:	00000506 	br	19be0 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   19bcc:	8c45883a 	add	r2,r17,r17
   19bd0:	1405883a 	add	r2,r2,r16
   19bd4:	a807883a 	mov	r3,r21
   19bd8:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   19bdc:	8c400044 	addi	r17,r17,1
   19be0:	9c7ffa2e 	bgeu	r19,r17,19bcc <__alt_data_end+0xf0019bcc>
   19be4:	00003506 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   19be8:	8c45883a 	add	r2,r17,r17
   19bec:	1085883a 	add	r2,r2,r2
   19bf0:	1405883a 	add	r2,r2,r16
   19bf4:	a807883a 	mov	r3,r21
   19bf8:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   19bfc:	8c400044 	addi	r17,r17,1
   19c00:	9c7ff92e 	bgeu	r19,r17,19be8 <__alt_data_end+0xf0019be8>
   19c04:	00002d06 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19c08:	e0bff517 	ldw	r2,-44(fp)
   19c0c:	10800e17 	ldw	r2,56(r2)
   19c10:	10800058 	cmpnei	r2,r2,1
   19c14:	1000091e 	bne	r2,zero,19c3c <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   19c18:	a485383a 	mul	r2,r20,r18
   19c1c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19c20:	00000406 	br	19c34 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   19c24:	8c05883a 	add	r2,r17,r16
   19c28:	a807883a 	mov	r3,r21
   19c2c:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19c30:	8c400044 	addi	r17,r17,1
   19c34:	9c7ffb2e 	bgeu	r19,r17,19c24 <__alt_data_end+0xf0019c24>
   19c38:	00002006 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19c3c:	e0bff517 	ldw	r2,-44(fp)
   19c40:	10800e17 	ldw	r2,56(r2)
   19c44:	10800098 	cmpnei	r2,r2,2
   19c48:	10000c1e 	bne	r2,zero,19c7c <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   19c4c:	9485883a 	add	r2,r18,r18
   19c50:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   19c54:	a485383a 	mul	r2,r20,r18
   19c58:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19c5c:	00000506 	br	19c74 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   19c60:	8c45883a 	add	r2,r17,r17
   19c64:	1405883a 	add	r2,r2,r16
   19c68:	a807883a 	mov	r3,r21
   19c6c:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19c70:	8c400044 	addi	r17,r17,1
   19c74:	9c7ffa2e 	bgeu	r19,r17,19c60 <__alt_data_end+0xf0019c60>
   19c78:	00001006 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19c7c:	9485883a 	add	r2,r18,r18
   19c80:	1085883a 	add	r2,r2,r2
   19c84:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   19c88:	a485383a 	mul	r2,r20,r18
   19c8c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   19c90:	00000606 	br	19cac <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   19c94:	8c45883a 	add	r2,r17,r17
   19c98:	1085883a 	add	r2,r2,r2
   19c9c:	1405883a 	add	r2,r2,r16
   19ca0:	a807883a 	mov	r3,r21
   19ca4:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   19ca8:	8c400044 	addi	r17,r17,1
   19cac:	9c7ff92e 	bgeu	r19,r17,19c94 <__alt_data_end+0xf0019c94>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   19cb0:	84a1883a 	add	r16,r16,r18
   19cb4:	00000106 	br	19cbc <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19cb8:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   19cbc:	e6fff904 	addi	sp,fp,-28
   19cc0:	df000717 	ldw	fp,28(sp)
   19cc4:	dd800617 	ldw	r22,24(sp)
   19cc8:	dd400517 	ldw	r21,20(sp)
   19ccc:	dd000417 	ldw	r20,16(sp)
   19cd0:	dcc00317 	ldw	r19,12(sp)
   19cd4:	dc800217 	ldw	r18,8(sp)
   19cd8:	dc400117 	ldw	r17,4(sp)
   19cdc:	dc000017 	ldw	r16,0(sp)
   19ce0:	dec00804 	addi	sp,sp,32
   19ce4:	f800283a 	ret

00019ce8 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   19ce8:	defff404 	addi	sp,sp,-48
   19cec:	df000b15 	stw	fp,44(sp)
   19cf0:	dd800a15 	stw	r22,40(sp)
   19cf4:	dd400915 	stw	r21,36(sp)
   19cf8:	dd000815 	stw	r20,32(sp)
   19cfc:	dcc00715 	stw	r19,28(sp)
   19d00:	dc800615 	stw	r18,24(sp)
   19d04:	dc400515 	stw	r17,20(sp)
   19d08:	dc000415 	stw	r16,16(sp)
   19d0c:	df000b04 	addi	fp,sp,44
   19d10:	e13ff515 	stw	r4,-44(fp)
   19d14:	e17ff615 	stw	r5,-40(fp)
   19d18:	e1bff715 	stw	r6,-36(fp)
   19d1c:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19d20:	e0bff517 	ldw	r2,-44(fp)
   19d24:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19d28:	e0bff517 	ldw	r2,-44(fp)
   19d2c:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   19d30:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   19d34:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   19d38:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   19d3c:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   19d40:	9d00032e 	bgeu	r19,r20,19d50 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   19d44:	a02b883a 	mov	r21,r20
		t_y = b_y;
   19d48:	9829883a 	mov	r20,r19
		b_y = temp;
   19d4c:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   19d50:	94406c2e 	bgeu	r18,r17,19f04 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   19d54:	a4006b2e 	bgeu	r20,r16,19f04 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   19d58:	9c000136 	bltu	r19,r16,19d60 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   19d5c:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19d60:	e0800217 	ldw	r2,8(fp)
   19d64:	10800058 	cmpnei	r2,r2,1
   19d68:	1000031e 	bne	r2,zero,19d78 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   19d6c:	e0bff517 	ldw	r2,-44(fp)
   19d70:	14000c17 	ldw	r16,48(r2)
   19d74:	00000206 	br	19d80 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   19d78:	e0bff517 	ldw	r2,-44(fp)
   19d7c:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19d80:	e0bff517 	ldw	r2,-44(fp)
   19d84:	10800d17 	ldw	r2,52(r2)
   19d88:	1000301e 	bne	r2,zero,19e4c <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19d8c:	e0bff517 	ldw	r2,-44(fp)
   19d90:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   19d94:	a544983a 	sll	r2,r20,r21
   19d98:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19d9c:	e0bff517 	ldw	r2,-44(fp)
   19da0:	10800e17 	ldw	r2,56(r2)
   19da4:	10800058 	cmpnei	r2,r2,1
   19da8:	10000b1e 	bne	r2,zero,19dd8 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   19dac:	a023883a 	mov	r17,r20
   19db0:	00000706 	br	19dd0 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   19db4:	9405883a 	add	r2,r18,r16
   19db8:	b007883a 	mov	r3,r22
   19dbc:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19dc0:	00800044 	movi	r2,1
   19dc4:	1544983a 	sll	r2,r2,r21
   19dc8:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19dcc:	8c400044 	addi	r17,r17,1
   19dd0:	9c7ff82e 	bgeu	r19,r17,19db4 <__alt_data_end+0xf0019db4>
   19dd4:	00004c06 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19dd8:	e0bff517 	ldw	r2,-44(fp)
   19ddc:	10800e17 	ldw	r2,56(r2)
   19de0:	10800098 	cmpnei	r2,r2,2
   19de4:	10000c1e 	bne	r2,zero,19e18 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   19de8:	a023883a 	mov	r17,r20
   19dec:	00000806 	br	19e10 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   19df0:	9485883a 	add	r2,r18,r18
   19df4:	1405883a 	add	r2,r2,r16
   19df8:	b007883a 	mov	r3,r22
   19dfc:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19e00:	00800044 	movi	r2,1
   19e04:	1544983a 	sll	r2,r2,r21
   19e08:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19e0c:	8c400044 	addi	r17,r17,1
   19e10:	9c7ff72e 	bgeu	r19,r17,19df0 <__alt_data_end+0xf0019df0>
   19e14:	00003c06 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19e18:	a023883a 	mov	r17,r20
   19e1c:	00000906 	br	19e44 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   19e20:	9485883a 	add	r2,r18,r18
   19e24:	1085883a 	add	r2,r2,r2
   19e28:	1405883a 	add	r2,r2,r16
   19e2c:	b007883a 	mov	r3,r22
   19e30:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   19e34:	00800044 	movi	r2,1
   19e38:	1544983a 	sll	r2,r2,r21
   19e3c:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19e40:	8c400044 	addi	r17,r17,1
   19e44:	9c7ff62e 	bgeu	r19,r17,19e20 <__alt_data_end+0xf0019e20>
   19e48:	00002f06 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19e4c:	e0bff517 	ldw	r2,-44(fp)
   19e50:	10800e17 	ldw	r2,56(r2)
   19e54:	10800058 	cmpnei	r2,r2,1
   19e58:	10000a1e 	bne	r2,zero,19e84 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   19e5c:	a445383a 	mul	r2,r20,r17
   19e60:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e64:	00000506 	br	19e7c <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   19e68:	9405883a 	add	r2,r18,r16
   19e6c:	b007883a 	mov	r3,r22
   19e70:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   19e74:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19e78:	a5000044 	addi	r20,r20,1
   19e7c:	9d3ffa2e 	bgeu	r19,r20,19e68 <__alt_data_end+0xf0019e68>
   19e80:	00002106 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19e84:	e0bff517 	ldw	r2,-44(fp)
   19e88:	10800e17 	ldw	r2,56(r2)
   19e8c:	10800098 	cmpnei	r2,r2,2
   19e90:	10000d1e 	bne	r2,zero,19ec8 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   19e94:	8c45883a 	add	r2,r17,r17
   19e98:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19e9c:	a445383a 	mul	r2,r20,r17
   19ea0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19ea4:	00000606 	br	19ec0 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   19ea8:	9485883a 	add	r2,r18,r18
   19eac:	1405883a 	add	r2,r2,r16
   19eb0:	b007883a 	mov	r3,r22
   19eb4:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   19eb8:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19ebc:	a5000044 	addi	r20,r20,1
   19ec0:	9d3ff92e 	bgeu	r19,r20,19ea8 <__alt_data_end+0xf0019ea8>
   19ec4:	00001006 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19ec8:	8c45883a 	add	r2,r17,r17
   19ecc:	1085883a 	add	r2,r2,r2
   19ed0:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   19ed4:	a445383a 	mul	r2,r20,r17
   19ed8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19edc:	00000706 	br	19efc <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   19ee0:	9485883a 	add	r2,r18,r18
   19ee4:	1085883a 	add	r2,r2,r2
   19ee8:	1405883a 	add	r2,r2,r16
   19eec:	b007883a 	mov	r3,r22
   19ef0:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   19ef4:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19ef8:	a5000044 	addi	r20,r20,1
   19efc:	9d3ff82e 	bgeu	r19,r20,19ee0 <__alt_data_end+0xf0019ee0>
   19f00:	00000106 	br	19f08 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19f04:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   19f08:	e6fff904 	addi	sp,fp,-28
   19f0c:	df000717 	ldw	fp,28(sp)
   19f10:	dd800617 	ldw	r22,24(sp)
   19f14:	dd400517 	ldw	r21,20(sp)
   19f18:	dd000417 	ldw	r20,16(sp)
   19f1c:	dcc00317 	ldw	r19,12(sp)
   19f20:	dc800217 	ldw	r18,8(sp)
   19f24:	dc400117 	ldw	r17,4(sp)
   19f28:	dc000017 	ldw	r16,0(sp)
   19f2c:	dec00804 	addi	sp,sp,32
   19f30:	f800283a 	ret

00019f34 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   19f34:	defff804 	addi	sp,sp,-32
   19f38:	dfc00715 	stw	ra,28(sp)
   19f3c:	df000615 	stw	fp,24(sp)
   19f40:	df000604 	addi	fp,sp,24
   19f44:	e13ffc15 	stw	r4,-16(fp)
   19f48:	e17ffd15 	stw	r5,-12(fp)
   19f4c:	e1bffe15 	stw	r6,-8(fp)
   19f50:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   19f54:	e0800417 	ldw	r2,16(fp)
   19f58:	d8800115 	stw	r2,4(sp)
   19f5c:	e0800317 	ldw	r2,12(fp)
   19f60:	d8800015 	stw	r2,0(sp)
   19f64:	e1fffe17 	ldw	r7,-8(fp)
   19f68:	e1bfff17 	ldw	r6,-4(fp)
   19f6c:	e17ffd17 	ldw	r5,-12(fp)
   19f70:	e13ffc17 	ldw	r4,-16(fp)
   19f74:	0019ad80 	call	19ad8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   19f78:	e0800417 	ldw	r2,16(fp)
   19f7c:	d8800115 	stw	r2,4(sp)
   19f80:	e0800317 	ldw	r2,12(fp)
   19f84:	d8800015 	stw	r2,0(sp)
   19f88:	e1c00217 	ldw	r7,8(fp)
   19f8c:	e1bfff17 	ldw	r6,-4(fp)
   19f90:	e17ffd17 	ldw	r5,-12(fp)
   19f94:	e13ffc17 	ldw	r4,-16(fp)
   19f98:	0019ad80 	call	19ad8 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   19f9c:	e0800417 	ldw	r2,16(fp)
   19fa0:	d8800115 	stw	r2,4(sp)
   19fa4:	e0800317 	ldw	r2,12(fp)
   19fa8:	d8800015 	stw	r2,0(sp)
   19fac:	e1c00217 	ldw	r7,8(fp)
   19fb0:	e1bffe17 	ldw	r6,-8(fp)
   19fb4:	e17ffd17 	ldw	r5,-12(fp)
   19fb8:	e13ffc17 	ldw	r4,-16(fp)
   19fbc:	0019ce80 	call	19ce8 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   19fc0:	e0800417 	ldw	r2,16(fp)
   19fc4:	d8800115 	stw	r2,4(sp)
   19fc8:	e0800317 	ldw	r2,12(fp)
   19fcc:	d8800015 	stw	r2,0(sp)
   19fd0:	e1c00217 	ldw	r7,8(fp)
   19fd4:	e1bffe17 	ldw	r6,-8(fp)
   19fd8:	e17fff17 	ldw	r5,-4(fp)
   19fdc:	e13ffc17 	ldw	r4,-16(fp)
   19fe0:	0019ce80 	call	19ce8 <alt_up_pixel_buffer_dma_draw_vline>
}
   19fe4:	0001883a 	nop
   19fe8:	e037883a 	mov	sp,fp
   19fec:	dfc00117 	ldw	ra,4(sp)
   19ff0:	df000017 	ldw	fp,0(sp)
   19ff4:	dec00204 	addi	sp,sp,8
   19ff8:	f800283a 	ret

00019ffc <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   19ffc:	deffff04 	addi	sp,sp,-4
   1a000:	df000015 	stw	fp,0(sp)
   1a004:	d839883a 	mov	fp,sp
   1a008:	2005883a 	mov	r2,r4
   1a00c:	3007883a 	mov	r3,r6
   1a010:	3809883a 	mov	r4,r7
   1a014:	e1800117 	ldw	r6,4(fp)
   1a018:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   1a01c:	3800051e 	bne	r7,zero,1a034 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   1a020:	2909383a 	mul	r4,r5,r4
   1a024:	20c7883a 	add	r3,r4,r3
   1a028:	1885883a 	add	r2,r3,r2
   1a02c:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1a030:	00000e06 	br	1a06c <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   1a034:	39c00058 	cmpnei	r7,r7,1
   1a038:	3800061e 	bne	r7,zero,1a054 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   1a03c:	2909383a 	mul	r4,r5,r4
   1a040:	20c7883a 	add	r3,r4,r3
   1a044:	18c7883a 	add	r3,r3,r3
   1a048:	1885883a 	add	r2,r3,r2
   1a04c:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1a050:	00000606 	br	1a06c <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   1a054:	2909383a 	mul	r4,r5,r4
   1a058:	20c7883a 	add	r3,r4,r3
   1a05c:	18c7883a 	add	r3,r3,r3
   1a060:	18c7883a 	add	r3,r3,r3
   1a064:	1885883a 	add	r2,r3,r2
   1a068:	11800035 	stwio	r6,0(r2)
}
   1a06c:	0001883a 	nop
   1a070:	e037883a 	mov	sp,fp
   1a074:	df000017 	ldw	fp,0(sp)
   1a078:	dec00104 	addi	sp,sp,4
   1a07c:	f800283a 	ret

0001a080 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   1a080:	deffeb04 	addi	sp,sp,-84
   1a084:	dfc01415 	stw	ra,80(sp)
   1a088:	df001315 	stw	fp,76(sp)
   1a08c:	ddc01215 	stw	r23,72(sp)
   1a090:	dd801115 	stw	r22,68(sp)
   1a094:	dd401015 	stw	r21,64(sp)
   1a098:	dd000f15 	stw	r20,60(sp)
   1a09c:	dcc00e15 	stw	r19,56(sp)
   1a0a0:	dc800d15 	stw	r18,52(sp)
   1a0a4:	dc400c15 	stw	r17,48(sp)
   1a0a8:	dc000b15 	stw	r16,44(sp)
   1a0ac:	df001304 	addi	fp,sp,76
   1a0b0:	e13fef15 	stw	r4,-68(fp)
   1a0b4:	e17ff015 	stw	r5,-64(fp)
   1a0b8:	e1bff115 	stw	r6,-60(fp)
   1a0bc:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1a0c0:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   1a0c4:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1a0c8:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   1a0cc:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1a0d0:	a4c5c83a 	sub	r2,r20,r19
   1a0d4:	1000010e 	bge	r2,zero,1a0dc <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1a0d8:	0085c83a 	sub	r2,zero,r2
   1a0dc:	1007883a 	mov	r3,r2
   1a0e0:	9445c83a 	sub	r2,r18,r17
   1a0e4:	1000010e 	bge	r2,zero,1a0ec <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1a0e8:	0085c83a 	sub	r2,zero,r2
   1a0ec:	10c4803a 	cmplt	r2,r2,r3
   1a0f0:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a0f4:	e0bfef17 	ldw	r2,-68(fp)
   1a0f8:	10800e17 	ldw	r2,56(r2)
   1a0fc:	10800060 	cmpeqi	r2,r2,1
   1a100:	1000081e 	bne	r2,zero,1a124 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   1a104:	e0bfef17 	ldw	r2,-68(fp)
   1a108:	10800e17 	ldw	r2,56(r2)
   1a10c:	10800098 	cmpnei	r2,r2,2
   1a110:	1000021e 	bne	r2,zero,1a11c <alt_up_pixel_buffer_dma_draw_line+0x9c>
   1a114:	00800044 	movi	r2,1
   1a118:	00000306 	br	1a128 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   1a11c:	00800084 	movi	r2,2
   1a120:	00000106 	br	1a128 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a124:	0005883a 	mov	r2,zero
   1a128:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   1a12c:	e0800317 	ldw	r2,12(fp)
   1a130:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   1a134:	e0bfef17 	ldw	r2,-68(fp)
   1a138:	10800d17 	ldw	r2,52(r2)
   1a13c:	1000071e 	bne	r2,zero,1a15c <alt_up_pixel_buffer_dma_draw_line+0xdc>
   1a140:	e0bfef17 	ldw	r2,-68(fp)
   1a144:	10801317 	ldw	r2,76(r2)
   1a148:	e0fff417 	ldw	r3,-48(fp)
   1a14c:	10c5c83a 	sub	r2,r2,r3
   1a150:	00c00044 	movi	r3,1
   1a154:	1884983a 	sll	r2,r3,r2
   1a158:	00000206 	br	1a164 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   1a15c:	e0bfef17 	ldw	r2,-68(fp)
   1a160:	10800f17 	ldw	r2,60(r2)
   1a164:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1a168:	e0800417 	ldw	r2,16(fp)
   1a16c:	10800058 	cmpnei	r2,r2,1
   1a170:	1000031e 	bne	r2,zero,1a180 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   1a174:	e0bfef17 	ldw	r2,-68(fp)
   1a178:	15c00c17 	ldw	r23,48(r2)
   1a17c:	00000206 	br	1a188 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   1a180:	e0bfef17 	ldw	r2,-68(fp)
   1a184:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1a188:	e0bff307 	ldb	r2,-52(fp)
   1a18c:	0080060e 	bge	zero,r2,1a1a8 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   1a190:	8821883a 	mov	r16,r17
		x_0 = y_0;
   1a194:	9823883a 	mov	r17,r19
		y_0 = error;
   1a198:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   1a19c:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1a1a0:	a025883a 	mov	r18,r20
		y_1 = error;
   1a1a4:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1a1a8:	9440060e 	bge	r18,r17,1a1c4 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   1a1ac:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1a1b0:	9023883a 	mov	r17,r18
		x_1 = error;
   1a1b4:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1a1b8:	9821883a 	mov	r16,r19
		y_0 = y_1;
   1a1bc:	a027883a 	mov	r19,r20
		y_1 = error;
   1a1c0:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   1a1c4:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1a1c8:	a4c5c83a 	sub	r2,r20,r19
   1a1cc:	1000010e 	bge	r2,zero,1a1d4 <alt_up_pixel_buffer_dma_draw_line+0x154>
   1a1d0:	0085c83a 	sub	r2,zero,r2
   1a1d4:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1a1d8:	a804d7fa 	srli	r2,r21,31
   1a1dc:	1545883a 	add	r2,r2,r21
   1a1e0:	1005d07a 	srai	r2,r2,1
   1a1e4:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1a1e8:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   1a1ec:	9d00020e 	bge	r19,r20,1a1f8 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1a1f0:	04c00044 	movi	r19,1
   1a1f4:	00000106 	br	1a1fc <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1a1f8:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   1a1fc:	e0bff307 	ldb	r2,-52(fp)
   1a200:	10800058 	cmpnei	r2,r2,1
   1a204:	1000211e 	bne	r2,zero,1a28c <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1a208:	00000f06 	br	1a248 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   1a20c:	e0bff417 	ldw	r2,-48(fp)
   1a210:	d8800115 	stw	r2,4(sp)
   1a214:	e0bff517 	ldw	r2,-44(fp)
   1a218:	d8800015 	stw	r2,0(sp)
   1a21c:	880f883a 	mov	r7,r17
   1a220:	b00d883a 	mov	r6,r22
   1a224:	e17ff617 	ldw	r5,-40(fp)
   1a228:	b809883a 	mov	r4,r23
   1a22c:	0019ffc0 	call	19ffc <helper_plot_pixel>
			error = error + deltay;
   1a230:	e0bff717 	ldw	r2,-36(fp)
   1a234:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a238:	0400020e 	bge	zero,r16,1a244 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   1a23c:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a240:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   1a244:	8c400044 	addi	r17,r17,1
   1a248:	947ff00e 	bge	r18,r17,1a20c <__alt_data_end+0xf001a20c>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a24c:	00001006 	br	1a290 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   1a250:	e0bff417 	ldw	r2,-48(fp)
   1a254:	d8800115 	stw	r2,4(sp)
   1a258:	e0bff517 	ldw	r2,-44(fp)
   1a25c:	d8800015 	stw	r2,0(sp)
   1a260:	b00f883a 	mov	r7,r22
   1a264:	880d883a 	mov	r6,r17
   1a268:	e17ff617 	ldw	r5,-40(fp)
   1a26c:	b809883a 	mov	r4,r23
   1a270:	0019ffc0 	call	19ffc <helper_plot_pixel>
			error = error + deltay;
   1a274:	e0bff717 	ldw	r2,-36(fp)
   1a278:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a27c:	0400020e 	bge	zero,r16,1a288 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   1a280:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a284:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1a288:	8c400044 	addi	r17,r17,1
   1a28c:	947ff00e 	bge	r18,r17,1a250 <__alt_data_end+0xf001a250>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a290:	0001883a 	nop
   1a294:	e6fff804 	addi	sp,fp,-32
   1a298:	dfc00917 	ldw	ra,36(sp)
   1a29c:	df000817 	ldw	fp,32(sp)
   1a2a0:	ddc00717 	ldw	r23,28(sp)
   1a2a4:	dd800617 	ldw	r22,24(sp)
   1a2a8:	dd400517 	ldw	r21,20(sp)
   1a2ac:	dd000417 	ldw	r20,16(sp)
   1a2b0:	dcc00317 	ldw	r19,12(sp)
   1a2b4:	dc800217 	ldw	r18,8(sp)
   1a2b8:	dc400117 	ldw	r17,4(sp)
   1a2bc:	dc000017 	ldw	r16,0(sp)
   1a2c0:	dec00a04 	addi	sp,sp,40
   1a2c4:	f800283a 	ret

0001a2c8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1a2c8:	defff504 	addi	sp,sp,-44
   1a2cc:	df000a15 	stw	fp,40(sp)
   1a2d0:	df000a04 	addi	fp,sp,40
   1a2d4:	e13ffc15 	stw	r4,-16(fp)
   1a2d8:	e17ffd15 	stw	r5,-12(fp)
   1a2dc:	e1bffe15 	stw	r6,-8(fp)
   1a2e0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1a2e4:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1a2e8:	d0a05917 	ldw	r2,-32412(gp)
  
  if (alt_ticks_per_second ())
   1a2ec:	10003c26 	beq	r2,zero,1a3e0 <alt_alarm_start+0x118>
  {
    if (alarm)
   1a2f0:	e0bffc17 	ldw	r2,-16(fp)
   1a2f4:	10003826 	beq	r2,zero,1a3d8 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   1a2f8:	e0bffc17 	ldw	r2,-16(fp)
   1a2fc:	e0fffe17 	ldw	r3,-8(fp)
   1a300:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1a304:	e0bffc17 	ldw	r2,-16(fp)
   1a308:	e0ffff17 	ldw	r3,-4(fp)
   1a30c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1a310:	0005303a 	rdctl	r2,status
   1a314:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1a318:	e0fff917 	ldw	r3,-28(fp)
   1a31c:	00bfff84 	movi	r2,-2
   1a320:	1884703a 	and	r2,r3,r2
   1a324:	1001703a 	wrctl	status,r2
  
  return context;
   1a328:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1a32c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1a330:	d0a05a17 	ldw	r2,-32408(gp)
      
      current_nticks = alt_nticks();
   1a334:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1a338:	e0fffd17 	ldw	r3,-12(fp)
   1a33c:	e0bff617 	ldw	r2,-40(fp)
   1a340:	1885883a 	add	r2,r3,r2
   1a344:	10c00044 	addi	r3,r2,1
   1a348:	e0bffc17 	ldw	r2,-16(fp)
   1a34c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1a350:	e0bffc17 	ldw	r2,-16(fp)
   1a354:	10c00217 	ldw	r3,8(r2)
   1a358:	e0bff617 	ldw	r2,-40(fp)
   1a35c:	1880042e 	bgeu	r3,r2,1a370 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1a360:	e0bffc17 	ldw	r2,-16(fp)
   1a364:	00c00044 	movi	r3,1
   1a368:	10c00405 	stb	r3,16(r2)
   1a36c:	00000206 	br	1a378 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1a370:	e0bffc17 	ldw	r2,-16(fp)
   1a374:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1a378:	e0bffc17 	ldw	r2,-16(fp)
   1a37c:	d0e01904 	addi	r3,gp,-32668
   1a380:	e0fffa15 	stw	r3,-24(fp)
   1a384:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1a388:	e0bffb17 	ldw	r2,-20(fp)
   1a38c:	e0fffa17 	ldw	r3,-24(fp)
   1a390:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1a394:	e0bffa17 	ldw	r2,-24(fp)
   1a398:	10c00017 	ldw	r3,0(r2)
   1a39c:	e0bffb17 	ldw	r2,-20(fp)
   1a3a0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1a3a4:	e0bffa17 	ldw	r2,-24(fp)
   1a3a8:	10800017 	ldw	r2,0(r2)
   1a3ac:	e0fffb17 	ldw	r3,-20(fp)
   1a3b0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1a3b4:	e0bffa17 	ldw	r2,-24(fp)
   1a3b8:	e0fffb17 	ldw	r3,-20(fp)
   1a3bc:	10c00015 	stw	r3,0(r2)
   1a3c0:	e0bff817 	ldw	r2,-32(fp)
   1a3c4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1a3c8:	e0bff717 	ldw	r2,-36(fp)
   1a3cc:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1a3d0:	0005883a 	mov	r2,zero
   1a3d4:	00000306 	br	1a3e4 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1a3d8:	00bffa84 	movi	r2,-22
   1a3dc:	00000106 	br	1a3e4 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   1a3e0:	00bfde84 	movi	r2,-134
  }
}
   1a3e4:	e037883a 	mov	sp,fp
   1a3e8:	df000017 	ldw	fp,0(sp)
   1a3ec:	dec00104 	addi	sp,sp,4
   1a3f0:	f800283a 	ret

0001a3f4 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1a3f4:	defffb04 	addi	sp,sp,-20
   1a3f8:	df000415 	stw	fp,16(sp)
   1a3fc:	df000404 	addi	fp,sp,16
   1a400:	e13ffe15 	stw	r4,-8(fp)
   1a404:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   1a408:	e0fffe17 	ldw	r3,-8(fp)
   1a40c:	e0bfff17 	ldw	r2,-4(fp)
   1a410:	1885883a 	add	r2,r3,r2
   1a414:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a418:	e0bffe17 	ldw	r2,-8(fp)
   1a41c:	e0bffc15 	stw	r2,-16(fp)
   1a420:	00000506 	br	1a438 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1a424:	e0bffc17 	ldw	r2,-16(fp)
   1a428:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a42c:	e0bffc17 	ldw	r2,-16(fp)
   1a430:	10800804 	addi	r2,r2,32
   1a434:	e0bffc15 	stw	r2,-16(fp)
   1a438:	e0fffc17 	ldw	r3,-16(fp)
   1a43c:	e0bffd17 	ldw	r2,-12(fp)
   1a440:	18bff836 	bltu	r3,r2,1a424 <__alt_data_end+0xf001a424>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1a444:	e0bffe17 	ldw	r2,-8(fp)
   1a448:	108007cc 	andi	r2,r2,31
   1a44c:	10000226 	beq	r2,zero,1a458 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1a450:	e0bffc17 	ldw	r2,-16(fp)
   1a454:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1a458:	0001883a 	nop
   1a45c:	e037883a 	mov	sp,fp
   1a460:	df000017 	ldw	fp,0(sp)
   1a464:	dec00104 	addi	sp,sp,4
   1a468:	f800283a 	ret

0001a46c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1a46c:	defffe04 	addi	sp,sp,-8
   1a470:	dfc00115 	stw	ra,4(sp)
   1a474:	df000015 	stw	fp,0(sp)
   1a478:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1a47c:	d0a01317 	ldw	r2,-32692(gp)
   1a480:	10000326 	beq	r2,zero,1a490 <alt_get_errno+0x24>
   1a484:	d0a01317 	ldw	r2,-32692(gp)
   1a488:	103ee83a 	callr	r2
   1a48c:	00000106 	br	1a494 <alt_get_errno+0x28>
   1a490:	d0a04e04 	addi	r2,gp,-32456
}
   1a494:	e037883a 	mov	sp,fp
   1a498:	dfc00117 	ldw	ra,4(sp)
   1a49c:	df000017 	ldw	fp,0(sp)
   1a4a0:	dec00204 	addi	sp,sp,8
   1a4a4:	f800283a 	ret

0001a4a8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1a4a8:	defffa04 	addi	sp,sp,-24
   1a4ac:	dfc00515 	stw	ra,20(sp)
   1a4b0:	df000415 	stw	fp,16(sp)
   1a4b4:	df000404 	addi	fp,sp,16
   1a4b8:	e13ffe15 	stw	r4,-8(fp)
   1a4bc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1a4c0:	e0bffe17 	ldw	r2,-8(fp)
   1a4c4:	10000326 	beq	r2,zero,1a4d4 <alt_dev_llist_insert+0x2c>
   1a4c8:	e0bffe17 	ldw	r2,-8(fp)
   1a4cc:	10800217 	ldw	r2,8(r2)
   1a4d0:	1000061e 	bne	r2,zero,1a4ec <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1a4d4:	001a46c0 	call	1a46c <alt_get_errno>
   1a4d8:	1007883a 	mov	r3,r2
   1a4dc:	00800584 	movi	r2,22
   1a4e0:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1a4e4:	00bffa84 	movi	r2,-22
   1a4e8:	00001306 	br	1a538 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1a4ec:	e0bffe17 	ldw	r2,-8(fp)
   1a4f0:	e0ffff17 	ldw	r3,-4(fp)
   1a4f4:	e0fffc15 	stw	r3,-16(fp)
   1a4f8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1a4fc:	e0bffd17 	ldw	r2,-12(fp)
   1a500:	e0fffc17 	ldw	r3,-16(fp)
   1a504:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1a508:	e0bffc17 	ldw	r2,-16(fp)
   1a50c:	10c00017 	ldw	r3,0(r2)
   1a510:	e0bffd17 	ldw	r2,-12(fp)
   1a514:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1a518:	e0bffc17 	ldw	r2,-16(fp)
   1a51c:	10800017 	ldw	r2,0(r2)
   1a520:	e0fffd17 	ldw	r3,-12(fp)
   1a524:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1a528:	e0bffc17 	ldw	r2,-16(fp)
   1a52c:	e0fffd17 	ldw	r3,-12(fp)
   1a530:	10c00015 	stw	r3,0(r2)

  return 0;  
   1a534:	0005883a 	mov	r2,zero
}
   1a538:	e037883a 	mov	sp,fp
   1a53c:	dfc00117 	ldw	ra,4(sp)
   1a540:	df000017 	ldw	fp,0(sp)
   1a544:	dec00204 	addi	sp,sp,8
   1a548:	f800283a 	ret

0001a54c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1a54c:	defffd04 	addi	sp,sp,-12
   1a550:	dfc00215 	stw	ra,8(sp)
   1a554:	df000115 	stw	fp,4(sp)
   1a558:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1a55c:	008000b4 	movhi	r2,2
   1a560:	10ae4d04 	addi	r2,r2,-18124
   1a564:	e0bfff15 	stw	r2,-4(fp)
   1a568:	00000606 	br	1a584 <_do_ctors+0x38>
        (*ctor) (); 
   1a56c:	e0bfff17 	ldw	r2,-4(fp)
   1a570:	10800017 	ldw	r2,0(r2)
   1a574:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1a578:	e0bfff17 	ldw	r2,-4(fp)
   1a57c:	10bfff04 	addi	r2,r2,-4
   1a580:	e0bfff15 	stw	r2,-4(fp)
   1a584:	e0ffff17 	ldw	r3,-4(fp)
   1a588:	008000b4 	movhi	r2,2
   1a58c:	10ae4e04 	addi	r2,r2,-18120
   1a590:	18bff62e 	bgeu	r3,r2,1a56c <__alt_data_end+0xf001a56c>
        (*ctor) (); 
}
   1a594:	0001883a 	nop
   1a598:	e037883a 	mov	sp,fp
   1a59c:	dfc00117 	ldw	ra,4(sp)
   1a5a0:	df000017 	ldw	fp,0(sp)
   1a5a4:	dec00204 	addi	sp,sp,8
   1a5a8:	f800283a 	ret

0001a5ac <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1a5ac:	defffd04 	addi	sp,sp,-12
   1a5b0:	dfc00215 	stw	ra,8(sp)
   1a5b4:	df000115 	stw	fp,4(sp)
   1a5b8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1a5bc:	008000b4 	movhi	r2,2
   1a5c0:	10ae4d04 	addi	r2,r2,-18124
   1a5c4:	e0bfff15 	stw	r2,-4(fp)
   1a5c8:	00000606 	br	1a5e4 <_do_dtors+0x38>
        (*dtor) (); 
   1a5cc:	e0bfff17 	ldw	r2,-4(fp)
   1a5d0:	10800017 	ldw	r2,0(r2)
   1a5d4:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1a5d8:	e0bfff17 	ldw	r2,-4(fp)
   1a5dc:	10bfff04 	addi	r2,r2,-4
   1a5e0:	e0bfff15 	stw	r2,-4(fp)
   1a5e4:	e0ffff17 	ldw	r3,-4(fp)
   1a5e8:	008000b4 	movhi	r2,2
   1a5ec:	10ae4e04 	addi	r2,r2,-18120
   1a5f0:	18bff62e 	bgeu	r3,r2,1a5cc <__alt_data_end+0xf001a5cc>
        (*dtor) (); 
}
   1a5f4:	0001883a 	nop
   1a5f8:	e037883a 	mov	sp,fp
   1a5fc:	dfc00117 	ldw	ra,4(sp)
   1a600:	df000017 	ldw	fp,0(sp)
   1a604:	dec00204 	addi	sp,sp,8
   1a608:	f800283a 	ret

0001a60c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1a60c:	defffa04 	addi	sp,sp,-24
   1a610:	dfc00515 	stw	ra,20(sp)
   1a614:	df000415 	stw	fp,16(sp)
   1a618:	df000404 	addi	fp,sp,16
   1a61c:	e13ffe15 	stw	r4,-8(fp)
   1a620:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1a624:	e0bfff17 	ldw	r2,-4(fp)
   1a628:	10800017 	ldw	r2,0(r2)
   1a62c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1a630:	e13ffe17 	ldw	r4,-8(fp)
   1a634:	000b5c80 	call	b5c8 <strlen>
   1a638:	10800044 	addi	r2,r2,1
   1a63c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1a640:	00000d06 	br	1a678 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1a644:	e0bffc17 	ldw	r2,-16(fp)
   1a648:	10800217 	ldw	r2,8(r2)
   1a64c:	e0fffd17 	ldw	r3,-12(fp)
   1a650:	180d883a 	mov	r6,r3
   1a654:	e17ffe17 	ldw	r5,-8(fp)
   1a658:	1009883a 	mov	r4,r2
   1a65c:	000adbc0 	call	adbc <memcmp>
   1a660:	1000021e 	bne	r2,zero,1a66c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1a664:	e0bffc17 	ldw	r2,-16(fp)
   1a668:	00000706 	br	1a688 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1a66c:	e0bffc17 	ldw	r2,-16(fp)
   1a670:	10800017 	ldw	r2,0(r2)
   1a674:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1a678:	e0fffc17 	ldw	r3,-16(fp)
   1a67c:	e0bfff17 	ldw	r2,-4(fp)
   1a680:	18bff01e 	bne	r3,r2,1a644 <__alt_data_end+0xf001a644>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1a684:	0005883a 	mov	r2,zero
}
   1a688:	e037883a 	mov	sp,fp
   1a68c:	dfc00117 	ldw	ra,4(sp)
   1a690:	df000017 	ldw	fp,0(sp)
   1a694:	dec00204 	addi	sp,sp,8
   1a698:	f800283a 	ret

0001a69c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1a69c:	defffb04 	addi	sp,sp,-20
   1a6a0:	dfc00415 	stw	ra,16(sp)
   1a6a4:	df000315 	stw	fp,12(sp)
   1a6a8:	df000304 	addi	fp,sp,12
   1a6ac:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1a6b0:	d0a00e17 	ldw	r2,-32712(gp)
   1a6b4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a6b8:	00003106 	br	1a780 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1a6bc:	e0bffd17 	ldw	r2,-12(fp)
   1a6c0:	10800217 	ldw	r2,8(r2)
   1a6c4:	1009883a 	mov	r4,r2
   1a6c8:	000b5c80 	call	b5c8 <strlen>
   1a6cc:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1a6d0:	e0bffd17 	ldw	r2,-12(fp)
   1a6d4:	10c00217 	ldw	r3,8(r2)
   1a6d8:	e0bffe17 	ldw	r2,-8(fp)
   1a6dc:	10bfffc4 	addi	r2,r2,-1
   1a6e0:	1885883a 	add	r2,r3,r2
   1a6e4:	10800003 	ldbu	r2,0(r2)
   1a6e8:	10803fcc 	andi	r2,r2,255
   1a6ec:	1080201c 	xori	r2,r2,128
   1a6f0:	10bfe004 	addi	r2,r2,-128
   1a6f4:	10800bd8 	cmpnei	r2,r2,47
   1a6f8:	1000031e 	bne	r2,zero,1a708 <alt_find_file+0x6c>
    {
      len -= 1;
   1a6fc:	e0bffe17 	ldw	r2,-8(fp)
   1a700:	10bfffc4 	addi	r2,r2,-1
   1a704:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a708:	e0bffe17 	ldw	r2,-8(fp)
   1a70c:	e0ffff17 	ldw	r3,-4(fp)
   1a710:	1885883a 	add	r2,r3,r2
   1a714:	10800003 	ldbu	r2,0(r2)
   1a718:	10803fcc 	andi	r2,r2,255
   1a71c:	1080201c 	xori	r2,r2,128
   1a720:	10bfe004 	addi	r2,r2,-128
   1a724:	10800be0 	cmpeqi	r2,r2,47
   1a728:	1000081e 	bne	r2,zero,1a74c <alt_find_file+0xb0>
   1a72c:	e0bffe17 	ldw	r2,-8(fp)
   1a730:	e0ffff17 	ldw	r3,-4(fp)
   1a734:	1885883a 	add	r2,r3,r2
   1a738:	10800003 	ldbu	r2,0(r2)
   1a73c:	10803fcc 	andi	r2,r2,255
   1a740:	1080201c 	xori	r2,r2,128
   1a744:	10bfe004 	addi	r2,r2,-128
   1a748:	10000a1e 	bne	r2,zero,1a774 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1a74c:	e0bffd17 	ldw	r2,-12(fp)
   1a750:	10800217 	ldw	r2,8(r2)
   1a754:	e0fffe17 	ldw	r3,-8(fp)
   1a758:	180d883a 	mov	r6,r3
   1a75c:	e17fff17 	ldw	r5,-4(fp)
   1a760:	1009883a 	mov	r4,r2
   1a764:	000adbc0 	call	adbc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1a768:	1000021e 	bne	r2,zero,1a774 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1a76c:	e0bffd17 	ldw	r2,-12(fp)
   1a770:	00000706 	br	1a790 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1a774:	e0bffd17 	ldw	r2,-12(fp)
   1a778:	10800017 	ldw	r2,0(r2)
   1a77c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1a780:	e0fffd17 	ldw	r3,-12(fp)
   1a784:	d0a00e04 	addi	r2,gp,-32712
   1a788:	18bfcc1e 	bne	r3,r2,1a6bc <__alt_data_end+0xf001a6bc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1a78c:	0005883a 	mov	r2,zero
}
   1a790:	e037883a 	mov	sp,fp
   1a794:	dfc00117 	ldw	ra,4(sp)
   1a798:	df000017 	ldw	fp,0(sp)
   1a79c:	dec00204 	addi	sp,sp,8
   1a7a0:	f800283a 	ret

0001a7a4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1a7a4:	defffc04 	addi	sp,sp,-16
   1a7a8:	dfc00315 	stw	ra,12(sp)
   1a7ac:	df000215 	stw	fp,8(sp)
   1a7b0:	df000204 	addi	fp,sp,8
   1a7b4:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1a7b8:	d1601704 	addi	r5,gp,-32676
   1a7bc:	e13fff17 	ldw	r4,-4(fp)
   1a7c0:	001a60c0 	call	1a60c <alt_find_dev>
   1a7c4:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1a7c8:	e0bffe17 	ldw	r2,-8(fp)
   1a7cc:	10000926 	beq	r2,zero,1a7f4 <alt_flash_open_dev+0x50>
   1a7d0:	e0bffe17 	ldw	r2,-8(fp)
   1a7d4:	10800317 	ldw	r2,12(r2)
   1a7d8:	10000626 	beq	r2,zero,1a7f4 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1a7dc:	e0bffe17 	ldw	r2,-8(fp)
   1a7e0:	10800317 	ldw	r2,12(r2)
   1a7e4:	e17fff17 	ldw	r5,-4(fp)
   1a7e8:	e13ffe17 	ldw	r4,-8(fp)
   1a7ec:	103ee83a 	callr	r2
   1a7f0:	00000106 	br	1a7f8 <alt_flash_open_dev+0x54>
  }

  return dev;
   1a7f4:	e0bffe17 	ldw	r2,-8(fp)
}
   1a7f8:	e037883a 	mov	sp,fp
   1a7fc:	dfc00117 	ldw	ra,4(sp)
   1a800:	df000017 	ldw	fp,0(sp)
   1a804:	dec00204 	addi	sp,sp,8
   1a808:	f800283a 	ret

0001a80c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1a80c:	defffd04 	addi	sp,sp,-12
   1a810:	dfc00215 	stw	ra,8(sp)
   1a814:	df000115 	stw	fp,4(sp)
   1a818:	df000104 	addi	fp,sp,4
   1a81c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1a820:	e0bfff17 	ldw	r2,-4(fp)
   1a824:	10000826 	beq	r2,zero,1a848 <alt_flash_close_dev+0x3c>
   1a828:	e0bfff17 	ldw	r2,-4(fp)
   1a82c:	10800417 	ldw	r2,16(r2)
   1a830:	10000526 	beq	r2,zero,1a848 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1a834:	e0bfff17 	ldw	r2,-4(fp)
   1a838:	10800417 	ldw	r2,16(r2)
   1a83c:	e13fff17 	ldw	r4,-4(fp)
   1a840:	103ee83a 	callr	r2
  }
  return;
   1a844:	0001883a 	nop
   1a848:	0001883a 	nop
}
   1a84c:	e037883a 	mov	sp,fp
   1a850:	dfc00117 	ldw	ra,4(sp)
   1a854:	df000017 	ldw	fp,0(sp)
   1a858:	dec00204 	addi	sp,sp,8
   1a85c:	f800283a 	ret

0001a860 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1a860:	defffc04 	addi	sp,sp,-16
   1a864:	df000315 	stw	fp,12(sp)
   1a868:	df000304 	addi	fp,sp,12
   1a86c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1a870:	00bffa04 	movi	r2,-24
   1a874:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a878:	e03ffd15 	stw	zero,-12(fp)
   1a87c:	00001906 	br	1a8e4 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1a880:	00820034 	movhi	r2,2048
   1a884:	10846204 	addi	r2,r2,4488
   1a888:	e0fffd17 	ldw	r3,-12(fp)
   1a88c:	18c00324 	muli	r3,r3,12
   1a890:	10c5883a 	add	r2,r2,r3
   1a894:	10800017 	ldw	r2,0(r2)
   1a898:	10000f1e 	bne	r2,zero,1a8d8 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1a89c:	00820034 	movhi	r2,2048
   1a8a0:	10846204 	addi	r2,r2,4488
   1a8a4:	e0fffd17 	ldw	r3,-12(fp)
   1a8a8:	18c00324 	muli	r3,r3,12
   1a8ac:	10c5883a 	add	r2,r2,r3
   1a8b0:	e0ffff17 	ldw	r3,-4(fp)
   1a8b4:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1a8b8:	d0e01217 	ldw	r3,-32696(gp)
   1a8bc:	e0bffd17 	ldw	r2,-12(fp)
   1a8c0:	1880020e 	bge	r3,r2,1a8cc <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1a8c4:	e0bffd17 	ldw	r2,-12(fp)
   1a8c8:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
   1a8cc:	e0bffd17 	ldw	r2,-12(fp)
   1a8d0:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1a8d4:	00000606 	br	1a8f0 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1a8d8:	e0bffd17 	ldw	r2,-12(fp)
   1a8dc:	10800044 	addi	r2,r2,1
   1a8e0:	e0bffd15 	stw	r2,-12(fp)
   1a8e4:	e0bffd17 	ldw	r2,-12(fp)
   1a8e8:	10800810 	cmplti	r2,r2,32
   1a8ec:	103fe41e 	bne	r2,zero,1a880 <__alt_data_end+0xf001a880>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1a8f0:	e0bffe17 	ldw	r2,-8(fp)
}
   1a8f4:	e037883a 	mov	sp,fp
   1a8f8:	df000017 	ldw	fp,0(sp)
   1a8fc:	dec00104 	addi	sp,sp,4
   1a900:	f800283a 	ret

0001a904 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1a904:	defff904 	addi	sp,sp,-28
   1a908:	dfc00615 	stw	ra,24(sp)
   1a90c:	df000515 	stw	fp,20(sp)
   1a910:	df000504 	addi	fp,sp,20
   1a914:	e13ffc15 	stw	r4,-16(fp)
   1a918:	e17ffd15 	stw	r5,-12(fp)
   1a91c:	e1bffe15 	stw	r6,-8(fp)
   1a920:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1a924:	e1bfff17 	ldw	r6,-4(fp)
   1a928:	e17ffe17 	ldw	r5,-8(fp)
   1a92c:	e13ffd17 	ldw	r4,-12(fp)
   1a930:	00142140 	call	14214 <open>
   1a934:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1a938:	e0bffb17 	ldw	r2,-20(fp)
   1a93c:	10001c16 	blt	r2,zero,1a9b0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1a940:	00820034 	movhi	r2,2048
   1a944:	10846204 	addi	r2,r2,4488
   1a948:	e0fffb17 	ldw	r3,-20(fp)
   1a94c:	18c00324 	muli	r3,r3,12
   1a950:	10c5883a 	add	r2,r2,r3
   1a954:	10c00017 	ldw	r3,0(r2)
   1a958:	e0bffc17 	ldw	r2,-16(fp)
   1a95c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1a960:	00820034 	movhi	r2,2048
   1a964:	10846204 	addi	r2,r2,4488
   1a968:	e0fffb17 	ldw	r3,-20(fp)
   1a96c:	18c00324 	muli	r3,r3,12
   1a970:	10c5883a 	add	r2,r2,r3
   1a974:	10800104 	addi	r2,r2,4
   1a978:	10c00017 	ldw	r3,0(r2)
   1a97c:	e0bffc17 	ldw	r2,-16(fp)
   1a980:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1a984:	00820034 	movhi	r2,2048
   1a988:	10846204 	addi	r2,r2,4488
   1a98c:	e0fffb17 	ldw	r3,-20(fp)
   1a990:	18c00324 	muli	r3,r3,12
   1a994:	10c5883a 	add	r2,r2,r3
   1a998:	10800204 	addi	r2,r2,8
   1a99c:	10c00017 	ldw	r3,0(r2)
   1a9a0:	e0bffc17 	ldw	r2,-16(fp)
   1a9a4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1a9a8:	e13ffb17 	ldw	r4,-20(fp)
   1a9ac:	00144a00 	call	144a0 <alt_release_fd>
  }
} 
   1a9b0:	0001883a 	nop
   1a9b4:	e037883a 	mov	sp,fp
   1a9b8:	dfc00117 	ldw	ra,4(sp)
   1a9bc:	df000017 	ldw	fp,0(sp)
   1a9c0:	dec00204 	addi	sp,sp,8
   1a9c4:	f800283a 	ret

0001a9c8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1a9c8:	defffb04 	addi	sp,sp,-20
   1a9cc:	dfc00415 	stw	ra,16(sp)
   1a9d0:	df000315 	stw	fp,12(sp)
   1a9d4:	df000304 	addi	fp,sp,12
   1a9d8:	e13ffd15 	stw	r4,-12(fp)
   1a9dc:	e17ffe15 	stw	r5,-8(fp)
   1a9e0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1a9e4:	01c07fc4 	movi	r7,511
   1a9e8:	01800044 	movi	r6,1
   1a9ec:	e17ffd17 	ldw	r5,-12(fp)
   1a9f0:	01020034 	movhi	r4,2048
   1a9f4:	21046504 	addi	r4,r4,4500
   1a9f8:	001a9040 	call	1a904 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1a9fc:	01c07fc4 	movi	r7,511
   1aa00:	000d883a 	mov	r6,zero
   1aa04:	e17ffe17 	ldw	r5,-8(fp)
   1aa08:	01020034 	movhi	r4,2048
   1aa0c:	21046204 	addi	r4,r4,4488
   1aa10:	001a9040 	call	1a904 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1aa14:	01c07fc4 	movi	r7,511
   1aa18:	01800044 	movi	r6,1
   1aa1c:	e17fff17 	ldw	r5,-4(fp)
   1aa20:	01020034 	movhi	r4,2048
   1aa24:	21046804 	addi	r4,r4,4512
   1aa28:	001a9040 	call	1a904 <alt_open_fd>
}  
   1aa2c:	0001883a 	nop
   1aa30:	e037883a 	mov	sp,fp
   1aa34:	dfc00117 	ldw	ra,4(sp)
   1aa38:	df000017 	ldw	fp,0(sp)
   1aa3c:	dec00204 	addi	sp,sp,8
   1aa40:	f800283a 	ret

0001aa44 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1aa44:	defffa04 	addi	sp,sp,-24
   1aa48:	df000515 	stw	fp,20(sp)
   1aa4c:	df000504 	addi	fp,sp,20
   1aa50:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1aa54:	0005303a 	rdctl	r2,status
   1aa58:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1aa5c:	e0fffc17 	ldw	r3,-16(fp)
   1aa60:	00bfff84 	movi	r2,-2
   1aa64:	1884703a 	and	r2,r3,r2
   1aa68:	1001703a 	wrctl	status,r2
  
  return context;
   1aa6c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1aa70:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1aa74:	e0bfff17 	ldw	r2,-4(fp)
   1aa78:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1aa7c:	e0bffd17 	ldw	r2,-12(fp)
   1aa80:	10800017 	ldw	r2,0(r2)
   1aa84:	e0fffd17 	ldw	r3,-12(fp)
   1aa88:	18c00117 	ldw	r3,4(r3)
   1aa8c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1aa90:	e0bffd17 	ldw	r2,-12(fp)
   1aa94:	10800117 	ldw	r2,4(r2)
   1aa98:	e0fffd17 	ldw	r3,-12(fp)
   1aa9c:	18c00017 	ldw	r3,0(r3)
   1aaa0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1aaa4:	e0bffd17 	ldw	r2,-12(fp)
   1aaa8:	e0fffd17 	ldw	r3,-12(fp)
   1aaac:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1aab0:	e0bffd17 	ldw	r2,-12(fp)
   1aab4:	e0fffd17 	ldw	r3,-12(fp)
   1aab8:	10c00015 	stw	r3,0(r2)
   1aabc:	e0bffb17 	ldw	r2,-20(fp)
   1aac0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1aac4:	e0bffe17 	ldw	r2,-8(fp)
   1aac8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1aacc:	0001883a 	nop
   1aad0:	e037883a 	mov	sp,fp
   1aad4:	df000017 	ldw	fp,0(sp)
   1aad8:	dec00104 	addi	sp,sp,4
   1aadc:	f800283a 	ret

0001aae0 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1aae0:	defffb04 	addi	sp,sp,-20
   1aae4:	dfc00415 	stw	ra,16(sp)
   1aae8:	df000315 	stw	fp,12(sp)
   1aaec:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1aaf0:	d0a01917 	ldw	r2,-32668(gp)
   1aaf4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1aaf8:	d0a05a17 	ldw	r2,-32408(gp)
   1aafc:	10800044 	addi	r2,r2,1
   1ab00:	d0a05a15 	stw	r2,-32408(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1ab04:	00002e06 	br	1abc0 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1ab08:	e0bffd17 	ldw	r2,-12(fp)
   1ab0c:	10800017 	ldw	r2,0(r2)
   1ab10:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1ab14:	e0bffd17 	ldw	r2,-12(fp)
   1ab18:	10800403 	ldbu	r2,16(r2)
   1ab1c:	10803fcc 	andi	r2,r2,255
   1ab20:	10000426 	beq	r2,zero,1ab34 <alt_tick+0x54>
   1ab24:	d0a05a17 	ldw	r2,-32408(gp)
   1ab28:	1000021e 	bne	r2,zero,1ab34 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1ab2c:	e0bffd17 	ldw	r2,-12(fp)
   1ab30:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1ab34:	e0bffd17 	ldw	r2,-12(fp)
   1ab38:	10800217 	ldw	r2,8(r2)
   1ab3c:	d0e05a17 	ldw	r3,-32408(gp)
   1ab40:	18801d36 	bltu	r3,r2,1abb8 <alt_tick+0xd8>
   1ab44:	e0bffd17 	ldw	r2,-12(fp)
   1ab48:	10800403 	ldbu	r2,16(r2)
   1ab4c:	10803fcc 	andi	r2,r2,255
   1ab50:	1000191e 	bne	r2,zero,1abb8 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1ab54:	e0bffd17 	ldw	r2,-12(fp)
   1ab58:	10800317 	ldw	r2,12(r2)
   1ab5c:	e0fffd17 	ldw	r3,-12(fp)
   1ab60:	18c00517 	ldw	r3,20(r3)
   1ab64:	1809883a 	mov	r4,r3
   1ab68:	103ee83a 	callr	r2
   1ab6c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1ab70:	e0bfff17 	ldw	r2,-4(fp)
   1ab74:	1000031e 	bne	r2,zero,1ab84 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1ab78:	e13ffd17 	ldw	r4,-12(fp)
   1ab7c:	001aa440 	call	1aa44 <alt_alarm_stop>
   1ab80:	00000d06 	br	1abb8 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1ab84:	e0bffd17 	ldw	r2,-12(fp)
   1ab88:	10c00217 	ldw	r3,8(r2)
   1ab8c:	e0bfff17 	ldw	r2,-4(fp)
   1ab90:	1887883a 	add	r3,r3,r2
   1ab94:	e0bffd17 	ldw	r2,-12(fp)
   1ab98:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1ab9c:	e0bffd17 	ldw	r2,-12(fp)
   1aba0:	10c00217 	ldw	r3,8(r2)
   1aba4:	d0a05a17 	ldw	r2,-32408(gp)
   1aba8:	1880032e 	bgeu	r3,r2,1abb8 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1abac:	e0bffd17 	ldw	r2,-12(fp)
   1abb0:	00c00044 	movi	r3,1
   1abb4:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1abb8:	e0bffe17 	ldw	r2,-8(fp)
   1abbc:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1abc0:	e0fffd17 	ldw	r3,-12(fp)
   1abc4:	d0a01904 	addi	r2,gp,-32668
   1abc8:	18bfcf1e 	bne	r3,r2,1ab08 <__alt_data_end+0xf001ab08>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1abcc:	0001883a 	nop
}
   1abd0:	0001883a 	nop
   1abd4:	e037883a 	mov	sp,fp
   1abd8:	dfc00117 	ldw	ra,4(sp)
   1abdc:	df000017 	ldw	fp,0(sp)
   1abe0:	dec00204 	addi	sp,sp,8
   1abe4:	f800283a 	ret

0001abe8 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1abe8:	defffd04 	addi	sp,sp,-12
   1abec:	dfc00215 	stw	ra,8(sp)
   1abf0:	df000115 	stw	fp,4(sp)
   1abf4:	df000104 	addi	fp,sp,4
   1abf8:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1abfc:	e13fff17 	ldw	r4,-4(fp)
   1ac00:	001b4f80 	call	1b4f8 <alt_busy_sleep>
}
   1ac04:	e037883a 	mov	sp,fp
   1ac08:	dfc00117 	ldw	ra,4(sp)
   1ac0c:	df000017 	ldw	fp,0(sp)
   1ac10:	dec00204 	addi	sp,sp,8
   1ac14:	f800283a 	ret

0001ac18 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1ac18:	deffff04 	addi	sp,sp,-4
   1ac1c:	df000015 	stw	fp,0(sp)
   1ac20:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1ac24:	000170fa 	wrctl	ienable,zero
}
   1ac28:	0001883a 	nop
   1ac2c:	e037883a 	mov	sp,fp
   1ac30:	df000017 	ldw	fp,0(sp)
   1ac34:	dec00104 	addi	sp,sp,4
   1ac38:	f800283a 	ret

0001ac3c <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1ac3c:	defff704 	addi	sp,sp,-36
   1ac40:	dfc00815 	stw	ra,32(sp)
   1ac44:	df000715 	stw	fp,28(sp)
   1ac48:	df000704 	addi	fp,sp,28
   1ac4c:	e13ffc15 	stw	r4,-16(fp)
   1ac50:	e17ffd15 	stw	r5,-12(fp)
   1ac54:	e1bffe15 	stw	r6,-8(fp)
   1ac58:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1ac5c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1ac60:	e0bffc17 	ldw	r2,-16(fp)
   1ac64:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1ac68:	008000b4 	movhi	r2,2
   1ac6c:	10abf404 	addi	r2,r2,-20528
   1ac70:	d8800015 	stw	r2,0(sp)
   1ac74:	e1c00217 	ldw	r7,8(fp)
   1ac78:	e1bfff17 	ldw	r6,-4(fp)
   1ac7c:	e17ffe17 	ldw	r5,-8(fp)
   1ac80:	e13ffb17 	ldw	r4,-20(fp)
   1ac84:	00150600 	call	15060 <alt_flash_program_block>
   1ac88:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1ac8c:	e0bffa17 	ldw	r2,-24(fp)
}
   1ac90:	e037883a 	mov	sp,fp
   1ac94:	dfc00117 	ldw	ra,4(sp)
   1ac98:	df000017 	ldw	fp,0(sp)
   1ac9c:	dec00204 	addi	sp,sp,8
   1aca0:	f800283a 	ret

0001aca4 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1aca4:	defff804 	addi	sp,sp,-32
   1aca8:	dfc00715 	stw	ra,28(sp)
   1acac:	df000615 	stw	fp,24(sp)
   1acb0:	df000604 	addi	fp,sp,24
   1acb4:	e13ffe15 	stw	r4,-8(fp)
   1acb8:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1acbc:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1acc0:	e0bffe17 	ldw	r2,-8(fp)
   1acc4:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1acc8:	e0bffc17 	ldw	r2,-16(fp)
   1accc:	10803417 	ldw	r2,208(r2)
   1acd0:	e0fffc17 	ldw	r3,-16(fp)
   1acd4:	18c00a17 	ldw	r3,40(r3)
   1acd8:	01802a84 	movi	r6,170
   1acdc:	01415544 	movi	r5,1365
   1ace0:	1809883a 	mov	r4,r3
   1ace4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1ace8:	e0bffc17 	ldw	r2,-16(fp)
   1acec:	10803417 	ldw	r2,208(r2)
   1acf0:	e0fffc17 	ldw	r3,-16(fp)
   1acf4:	18c00a17 	ldw	r3,40(r3)
   1acf8:	01801544 	movi	r6,85
   1acfc:	0140aa84 	movi	r5,682
   1ad00:	1809883a 	mov	r4,r3
   1ad04:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1ad08:	e0bffc17 	ldw	r2,-16(fp)
   1ad0c:	10803417 	ldw	r2,208(r2)
   1ad10:	e0fffc17 	ldw	r3,-16(fp)
   1ad14:	18c00a17 	ldw	r3,40(r3)
   1ad18:	01802004 	movi	r6,128
   1ad1c:	01415544 	movi	r5,1365
   1ad20:	1809883a 	mov	r4,r3
   1ad24:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1ad28:	e0bffc17 	ldw	r2,-16(fp)
   1ad2c:	10803417 	ldw	r2,208(r2)
   1ad30:	e0fffc17 	ldw	r3,-16(fp)
   1ad34:	18c00a17 	ldw	r3,40(r3)
   1ad38:	01802a84 	movi	r6,170
   1ad3c:	01415544 	movi	r5,1365
   1ad40:	1809883a 	mov	r4,r3
   1ad44:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1ad48:	e0bffc17 	ldw	r2,-16(fp)
   1ad4c:	10803417 	ldw	r2,208(r2)
   1ad50:	e0fffc17 	ldw	r3,-16(fp)
   1ad54:	18c00a17 	ldw	r3,40(r3)
   1ad58:	01801544 	movi	r6,85
   1ad5c:	0140aa84 	movi	r5,682
   1ad60:	1809883a 	mov	r4,r3
   1ad64:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1ad68:	e0bffc17 	ldw	r2,-16(fp)
   1ad6c:	10803617 	ldw	r2,216(r2)
   1ad70:	e0fffc17 	ldw	r3,-16(fp)
   1ad74:	19000a17 	ldw	r4,40(r3)
   1ad78:	e0ffff17 	ldw	r3,-4(fp)
   1ad7c:	20c7883a 	add	r3,r4,r3
   1ad80:	01400c04 	movi	r5,48
   1ad84:	1809883a 	mov	r4,r3
   1ad88:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1ad8c:	0109c404 	movi	r4,10000
   1ad90:	001abe80 	call	1abe8 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1ad94:	00800c84 	movi	r2,50
   1ad98:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1ad9c:	e0bffc17 	ldw	r2,-16(fp)
   1ada0:	10c00a17 	ldw	r3,40(r2)
   1ada4:	e0bfff17 	ldw	r2,-4(fp)
   1ada8:	1885883a 	add	r2,r3,r2
   1adac:	10800023 	ldbuio	r2,0(r2)
   1adb0:	10803fcc 	andi	r2,r2,255
   1adb4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1adb8:	0100fa04 	movi	r4,1000
   1adbc:	001abe80 	call	1abe8 <usleep>
    timeout--;
   1adc0:	e0bffb17 	ldw	r2,-20(fp)
   1adc4:	10bfffc4 	addi	r2,r2,-1
   1adc8:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1adcc:	e0bffd03 	ldbu	r2,-12(fp)
   1add0:	10803fcc 	andi	r2,r2,255
   1add4:	1080020c 	andi	r2,r2,8
   1add8:	1000021e 	bne	r2,zero,1ade4 <alt_erase_block_amd+0x140>
   1addc:	e0bffb17 	ldw	r2,-20(fp)
   1ade0:	00bfee16 	blt	zero,r2,1ad9c <__alt_data_end+0xf001ad9c>


  timeout = flash->erase_timeout;
   1ade4:	e0bffc17 	ldw	r2,-16(fp)
   1ade8:	10803217 	ldw	r2,200(r2)
   1adec:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1adf0:	00001506 	br	1ae48 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1adf4:	e0bffc17 	ldw	r2,-16(fp)
   1adf8:	10c00a17 	ldw	r3,40(r2)
   1adfc:	e0bfff17 	ldw	r2,-4(fp)
   1ae00:	1885883a 	add	r2,r3,r2
   1ae04:	10800023 	ldbuio	r2,0(r2)
   1ae08:	10803fcc 	andi	r2,r2,255
   1ae0c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1ae10:	e0bffd03 	ldbu	r2,-12(fp)
   1ae14:	10803fcc 	andi	r2,r2,255
   1ae18:	1080201c 	xori	r2,r2,128
   1ae1c:	10bfe004 	addi	r2,r2,-128
   1ae20:	10000b16 	blt	r2,zero,1ae50 <alt_erase_block_amd+0x1ac>
   1ae24:	e0bffd03 	ldbu	r2,-12(fp)
   1ae28:	10803fcc 	andi	r2,r2,255
   1ae2c:	1080080c 	andi	r2,r2,32
   1ae30:	1000071e 	bne	r2,zero,1ae50 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1ae34:	0100fa04 	movi	r4,1000
   1ae38:	001abe80 	call	1abe8 <usleep>
    timeout -= 1000;
   1ae3c:	e0bffb17 	ldw	r2,-20(fp)
   1ae40:	10bf0604 	addi	r2,r2,-1000
   1ae44:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1ae48:	e0bffb17 	ldw	r2,-20(fp)
   1ae4c:	00bfe916 	blt	zero,r2,1adf4 <__alt_data_end+0xf001adf4>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1ae50:	e0bffb17 	ldw	r2,-20(fp)
   1ae54:	00800316 	blt	zero,r2,1ae64 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1ae58:	00bfe304 	movi	r2,-116
   1ae5c:	e0bffa15 	stw	r2,-24(fp)
   1ae60:	00000e06 	br	1ae9c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1ae64:	e0bffc17 	ldw	r2,-16(fp)
   1ae68:	10c00a17 	ldw	r3,40(r2)
   1ae6c:	e0bfff17 	ldw	r2,-4(fp)
   1ae70:	1885883a 	add	r2,r3,r2
   1ae74:	10800023 	ldbuio	r2,0(r2)
   1ae78:	10803fcc 	andi	r2,r2,255
   1ae7c:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1ae80:	e0bffd03 	ldbu	r2,-12(fp)
   1ae84:	10803fcc 	andi	r2,r2,255
   1ae88:	1080201c 	xori	r2,r2,128
   1ae8c:	10bfe004 	addi	r2,r2,-128
   1ae90:	10000216 	blt	r2,zero,1ae9c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1ae94:	00bffec4 	movi	r2,-5
   1ae98:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1ae9c:	e0bffa17 	ldw	r2,-24(fp)
}
   1aea0:	e037883a 	mov	sp,fp
   1aea4:	dfc00117 	ldw	ra,4(sp)
   1aea8:	df000017 	ldw	fp,0(sp)
   1aeac:	dec00204 	addi	sp,sp,8
   1aeb0:	f800283a 	ret

0001aeb4 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1aeb4:	defff804 	addi	sp,sp,-32
   1aeb8:	dfc00715 	stw	ra,28(sp)
   1aebc:	df000615 	stw	fp,24(sp)
   1aec0:	df000604 	addi	fp,sp,24
   1aec4:	e13ffd15 	stw	r4,-12(fp)
   1aec8:	e17ffe15 	stw	r5,-8(fp)
   1aecc:	3005883a 	mov	r2,r6
   1aed0:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1aed4:	e0bffd17 	ldw	r2,-12(fp)
   1aed8:	10803117 	ldw	r2,196(r2)
   1aedc:	10801924 	muli	r2,r2,100
   1aee0:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1aee4:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1aee8:	e0bffd17 	ldw	r2,-12(fp)
   1aeec:	10c00a17 	ldw	r3,40(r2)
   1aef0:	e0bffe17 	ldw	r2,-8(fp)
   1aef4:	1885883a 	add	r2,r3,r2
   1aef8:	10800023 	ldbuio	r2,0(r2)
   1aefc:	10803fcc 	andi	r2,r2,255
   1af00:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1af04:	00001606 	br	1af60 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1af08:	e0bffc03 	ldbu	r2,-16(fp)
   1af0c:	10c03fcc 	andi	r3,r2,255
   1af10:	e0bfff03 	ldbu	r2,-4(fp)
   1af14:	1884f03a 	xor	r2,r3,r2
   1af18:	1080200c 	andi	r2,r2,128
   1af1c:	10001226 	beq	r2,zero,1af68 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1af20:	e0bffc03 	ldbu	r2,-16(fp)
   1af24:	10803fcc 	andi	r2,r2,255
   1af28:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1af2c:	10000e1e 	bne	r2,zero,1af68 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1af30:	01000044 	movi	r4,1
   1af34:	001abe80 	call	1abe8 <usleep>
    timeout--;
   1af38:	e0bffa17 	ldw	r2,-24(fp)
   1af3c:	10bfffc4 	addi	r2,r2,-1
   1af40:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1af44:	e0bffd17 	ldw	r2,-12(fp)
   1af48:	10c00a17 	ldw	r3,40(r2)
   1af4c:	e0bffe17 	ldw	r2,-8(fp)
   1af50:	1885883a 	add	r2,r3,r2
   1af54:	10800023 	ldbuio	r2,0(r2)
   1af58:	10803fcc 	andi	r2,r2,255
   1af5c:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1af60:	e0bffa17 	ldw	r2,-24(fp)
   1af64:	00bfe816 	blt	zero,r2,1af08 <__alt_data_end+0xf001af08>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1af68:	e0bffa17 	ldw	r2,-24(fp)
   1af6c:	1000031e 	bne	r2,zero,1af7c <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1af70:	00bfe304 	movi	r2,-116
   1af74:	e0bffb15 	stw	r2,-20(fp)
   1af78:	00000f06 	br	1afb8 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1af7c:	e0bffd17 	ldw	r2,-12(fp)
   1af80:	10c00a17 	ldw	r3,40(r2)
   1af84:	e0bffe17 	ldw	r2,-8(fp)
   1af88:	1885883a 	add	r2,r3,r2
   1af8c:	10800023 	ldbuio	r2,0(r2)
   1af90:	10803fcc 	andi	r2,r2,255
   1af94:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1af98:	e0bffc03 	ldbu	r2,-16(fp)
   1af9c:	10c03fcc 	andi	r3,r2,255
   1afa0:	e0bfff03 	ldbu	r2,-4(fp)
   1afa4:	1884f03a 	xor	r2,r3,r2
   1afa8:	1080200c 	andi	r2,r2,128
   1afac:	10000226 	beq	r2,zero,1afb8 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1afb0:	00bffec4 	movi	r2,-5
   1afb4:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1afb8:	e0bffb17 	ldw	r2,-20(fp)
}
   1afbc:	e037883a 	mov	sp,fp
   1afc0:	dfc00117 	ldw	ra,4(sp)
   1afc4:	df000017 	ldw	fp,0(sp)
   1afc8:	dec00204 	addi	sp,sp,8
   1afcc:	f800283a 	ret

0001afd0 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1afd0:	defff904 	addi	sp,sp,-28
   1afd4:	dfc00615 	stw	ra,24(sp)
   1afd8:	df000515 	stw	fp,20(sp)
   1afdc:	df000504 	addi	fp,sp,20
   1afe0:	e13ffd15 	stw	r4,-12(fp)
   1afe4:	e17ffe15 	stw	r5,-8(fp)
   1afe8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1afec:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1aff0:	e0bffd17 	ldw	r2,-12(fp)
   1aff4:	10803417 	ldw	r2,208(r2)
   1aff8:	e0fffd17 	ldw	r3,-12(fp)
   1affc:	18c00a17 	ldw	r3,40(r3)
   1b000:	01802a84 	movi	r6,170
   1b004:	01415544 	movi	r5,1365
   1b008:	1809883a 	mov	r4,r3
   1b00c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b010:	e0bffd17 	ldw	r2,-12(fp)
   1b014:	10803417 	ldw	r2,208(r2)
   1b018:	e0fffd17 	ldw	r3,-12(fp)
   1b01c:	18c00a17 	ldw	r3,40(r3)
   1b020:	01801544 	movi	r6,85
   1b024:	0140aa84 	movi	r5,682
   1b028:	1809883a 	mov	r4,r3
   1b02c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1b030:	e0bffd17 	ldw	r2,-12(fp)
   1b034:	10803417 	ldw	r2,208(r2)
   1b038:	e0fffd17 	ldw	r3,-12(fp)
   1b03c:	18c00a17 	ldw	r3,40(r3)
   1b040:	01802804 	movi	r6,160
   1b044:	01415544 	movi	r5,1365
   1b048:	1809883a 	mov	r4,r3
   1b04c:	103ee83a 	callr	r2
  
  value = *src_addr;
   1b050:	e0bfff17 	ldw	r2,-4(fp)
   1b054:	10800003 	ldbu	r2,0(r2)
   1b058:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1b05c:	e1bfff17 	ldw	r6,-4(fp)
   1b060:	e17ffe17 	ldw	r5,-8(fp)
   1b064:	e13ffd17 	ldw	r4,-12(fp)
   1b068:	0014f040 	call	14f04 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1b06c:	e0bffc03 	ldbu	r2,-16(fp)
   1b070:	100d883a 	mov	r6,r2
   1b074:	e17ffe17 	ldw	r5,-8(fp)
   1b078:	e13ffd17 	ldw	r4,-12(fp)
   1b07c:	001aeb40 	call	1aeb4 <alt_wait_for_command_to_complete_amd>
   1b080:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1b084:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1b088:	e037883a 	mov	sp,fp
   1b08c:	dfc00117 	ldw	ra,4(sp)
   1b090:	df000017 	ldw	fp,0(sp)
   1b094:	dec00204 	addi	sp,sp,8
   1b098:	f800283a 	ret

0001b09c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1b09c:	defff704 	addi	sp,sp,-36
   1b0a0:	dfc00815 	stw	ra,32(sp)
   1b0a4:	df000715 	stw	fp,28(sp)
   1b0a8:	df000704 	addi	fp,sp,28
   1b0ac:	e13ffc15 	stw	r4,-16(fp)
   1b0b0:	e17ffd15 	stw	r5,-12(fp)
   1b0b4:	e1bffe15 	stw	r6,-8(fp)
   1b0b8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1b0bc:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b0c0:	e0bffc17 	ldw	r2,-16(fp)
   1b0c4:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b0c8:	e17ffd17 	ldw	r5,-12(fp)
   1b0cc:	e13ffb17 	ldw	r4,-20(fp)
   1b0d0:	001b2a80 	call	1b2a8 <alt_unlock_block_intel>
   1b0d4:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b0d8:	e0bffa17 	ldw	r2,-24(fp)
   1b0dc:	1000091e 	bne	r2,zero,1b104 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1b0e0:	008000b4 	movhi	r2,2
   1b0e4:	10ad0904 	addi	r2,r2,-19420
   1b0e8:	d8800015 	stw	r2,0(sp)
   1b0ec:	e1c00217 	ldw	r7,8(fp)
   1b0f0:	e1bfff17 	ldw	r6,-4(fp)
   1b0f4:	e17ffe17 	ldw	r5,-8(fp)
   1b0f8:	e13ffb17 	ldw	r4,-20(fp)
   1b0fc:	00150600 	call	15060 <alt_flash_program_block>
   1b100:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1b104:	e0bffa17 	ldw	r2,-24(fp)
}
   1b108:	e037883a 	mov	sp,fp
   1b10c:	dfc00117 	ldw	ra,4(sp)
   1b110:	df000017 	ldw	fp,0(sp)
   1b114:	dec00204 	addi	sp,sp,8
   1b118:	f800283a 	ret

0001b11c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1b11c:	defff804 	addi	sp,sp,-32
   1b120:	dfc00715 	stw	ra,28(sp)
   1b124:	df000615 	stw	fp,24(sp)
   1b128:	df000604 	addi	fp,sp,24
   1b12c:	e13ffe15 	stw	r4,-8(fp)
   1b130:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1b134:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b138:	e0bffe17 	ldw	r2,-8(fp)
   1b13c:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1b140:	e0bffc17 	ldw	r2,-16(fp)
   1b144:	10803217 	ldw	r2,200(r2)
   1b148:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b14c:	e17fff17 	ldw	r5,-4(fp)
   1b150:	e13ffc17 	ldw	r4,-16(fp)
   1b154:	001b2a80 	call	1b2a8 <alt_unlock_block_intel>
   1b158:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b15c:	e0bffa17 	ldw	r2,-24(fp)
   1b160:	10004b1e 	bne	r2,zero,1b290 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1b164:	e0bffc17 	ldw	r2,-16(fp)
   1b168:	10803617 	ldw	r2,216(r2)
   1b16c:	e0fffc17 	ldw	r3,-16(fp)
   1b170:	19000a17 	ldw	r4,40(r3)
   1b174:	e0ffff17 	ldw	r3,-4(fp)
   1b178:	20c7883a 	add	r3,r4,r3
   1b17c:	01401404 	movi	r5,80
   1b180:	1809883a 	mov	r4,r3
   1b184:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1b188:	e0bffc17 	ldw	r2,-16(fp)
   1b18c:	10803617 	ldw	r2,216(r2)
   1b190:	e0fffc17 	ldw	r3,-16(fp)
   1b194:	19000a17 	ldw	r4,40(r3)
   1b198:	e0ffff17 	ldw	r3,-4(fp)
   1b19c:	20c7883a 	add	r3,r4,r3
   1b1a0:	01400804 	movi	r5,32
   1b1a4:	1809883a 	mov	r4,r3
   1b1a8:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b1ac:	e0bffc17 	ldw	r2,-16(fp)
   1b1b0:	10803617 	ldw	r2,216(r2)
   1b1b4:	e0fffc17 	ldw	r3,-16(fp)
   1b1b8:	19000a17 	ldw	r4,40(r3)
   1b1bc:	e0ffff17 	ldw	r3,-4(fp)
   1b1c0:	20c7883a 	add	r3,r4,r3
   1b1c4:	01403404 	movi	r5,208
   1b1c8:	1809883a 	mov	r4,r3
   1b1cc:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b1d0:	e0bffc17 	ldw	r2,-16(fp)
   1b1d4:	10c00a17 	ldw	r3,40(r2)
   1b1d8:	e0bfff17 	ldw	r2,-4(fp)
   1b1dc:	1885883a 	add	r2,r3,r2
   1b1e0:	10800023 	ldbuio	r2,0(r2)
   1b1e4:	10803fcc 	andi	r2,r2,255
   1b1e8:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1b1ec:	e0bffd03 	ldbu	r2,-12(fp)
   1b1f0:	10803fcc 	andi	r2,r2,255
   1b1f4:	1080201c 	xori	r2,r2,128
   1b1f8:	10bfe004 	addi	r2,r2,-128
   1b1fc:	10000816 	blt	r2,zero,1b220 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1b200:	0100fa04 	movi	r4,1000
   1b204:	001abe80 	call	1abe8 <usleep>
      timeout -= 1000;
   1b208:	e0bffb17 	ldw	r2,-20(fp)
   1b20c:	10bf0604 	addi	r2,r2,-1000
   1b210:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1b214:	e0bffb17 	ldw	r2,-20(fp)
   1b218:	00bfed16 	blt	zero,r2,1b1d0 <__alt_data_end+0xf001b1d0>
   1b21c:	00000106 	br	1b224 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b220:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1b224:	e0bffb17 	ldw	r2,-20(fp)
   1b228:	00800316 	blt	zero,r2,1b238 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1b22c:	00bfe304 	movi	r2,-116
   1b230:	e0bffa15 	stw	r2,-24(fp)
   1b234:	00000d06 	br	1b26c <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1b238:	e0bffd03 	ldbu	r2,-12(fp)
   1b23c:	10803fcc 	andi	r2,r2,255
   1b240:	10801fcc 	andi	r2,r2,127
   1b244:	10000926 	beq	r2,zero,1b26c <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1b248:	00bffec4 	movi	r2,-5
   1b24c:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b250:	e0bffc17 	ldw	r2,-16(fp)
   1b254:	10c00a17 	ldw	r3,40(r2)
   1b258:	e0bfff17 	ldw	r2,-4(fp)
   1b25c:	1885883a 	add	r2,r3,r2
   1b260:	10800023 	ldbuio	r2,0(r2)
   1b264:	10803fcc 	andi	r2,r2,255
   1b268:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1b26c:	e0bffc17 	ldw	r2,-16(fp)
   1b270:	10803617 	ldw	r2,216(r2)
   1b274:	e0fffc17 	ldw	r3,-16(fp)
   1b278:	19000a17 	ldw	r4,40(r3)
   1b27c:	e0ffff17 	ldw	r3,-4(fp)
   1b280:	20c7883a 	add	r3,r4,r3
   1b284:	01403fc4 	movi	r5,255
   1b288:	1809883a 	mov	r4,r3
   1b28c:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1b290:	e0bffa17 	ldw	r2,-24(fp)
}
   1b294:	e037883a 	mov	sp,fp
   1b298:	dfc00117 	ldw	ra,4(sp)
   1b29c:	df000017 	ldw	fp,0(sp)
   1b2a0:	dec00204 	addi	sp,sp,8
   1b2a4:	f800283a 	ret

0001b2a8 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1b2a8:	defff904 	addi	sp,sp,-28
   1b2ac:	dfc00615 	stw	ra,24(sp)
   1b2b0:	df000515 	stw	fp,20(sp)
   1b2b4:	df000504 	addi	fp,sp,20
   1b2b8:	e13ffe15 	stw	r4,-8(fp)
   1b2bc:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1b2c0:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1b2c4:	e0bffe17 	ldw	r2,-8(fp)
   1b2c8:	10803117 	ldw	r2,196(r2)
   1b2cc:	10801924 	muli	r2,r2,100
   1b2d0:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1b2d4:	e0bffe17 	ldw	r2,-8(fp)
   1b2d8:	10803617 	ldw	r2,216(r2)
   1b2dc:	e0fffe17 	ldw	r3,-8(fp)
   1b2e0:	19000a17 	ldw	r4,40(r3)
   1b2e4:	e0ffff17 	ldw	r3,-4(fp)
   1b2e8:	20c7883a 	add	r3,r4,r3
   1b2ec:	01402404 	movi	r5,144
   1b2f0:	1809883a 	mov	r4,r3
   1b2f4:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1b2f8:	e0bffe17 	ldw	r2,-8(fp)
   1b2fc:	10c00a17 	ldw	r3,40(r2)
   1b300:	e0bfff17 	ldw	r2,-4(fp)
   1b304:	10800104 	addi	r2,r2,4
   1b308:	1885883a 	add	r2,r3,r2
   1b30c:	10800023 	ldbuio	r2,0(r2)
   1b310:	10803fcc 	andi	r2,r2,255
   1b314:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1b318:	e0bffd03 	ldbu	r2,-12(fp)
   1b31c:	1080004c 	andi	r2,r2,1
   1b320:	10003126 	beq	r2,zero,1b3e8 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1b324:	e0bffe17 	ldw	r2,-8(fp)
   1b328:	10803617 	ldw	r2,216(r2)
   1b32c:	e0fffe17 	ldw	r3,-8(fp)
   1b330:	19000a17 	ldw	r4,40(r3)
   1b334:	e0ffff17 	ldw	r3,-4(fp)
   1b338:	20c7883a 	add	r3,r4,r3
   1b33c:	01401804 	movi	r5,96
   1b340:	1809883a 	mov	r4,r3
   1b344:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b348:	e0bffe17 	ldw	r2,-8(fp)
   1b34c:	10803617 	ldw	r2,216(r2)
   1b350:	e0fffe17 	ldw	r3,-8(fp)
   1b354:	19000a17 	ldw	r4,40(r3)
   1b358:	e0ffff17 	ldw	r3,-4(fp)
   1b35c:	20c7883a 	add	r3,r4,r3
   1b360:	01403404 	movi	r5,208
   1b364:	1809883a 	mov	r4,r3
   1b368:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b36c:	e0bffe17 	ldw	r2,-8(fp)
   1b370:	10c00a17 	ldw	r3,40(r2)
   1b374:	e0bfff17 	ldw	r2,-4(fp)
   1b378:	1885883a 	add	r2,r3,r2
   1b37c:	10800023 	ldbuio	r2,0(r2)
   1b380:	10803fcc 	andi	r2,r2,255
   1b384:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1b388:	e0bffd43 	ldbu	r2,-11(fp)
   1b38c:	10803fcc 	andi	r2,r2,255
   1b390:	1080201c 	xori	r2,r2,128
   1b394:	10bfe004 	addi	r2,r2,-128
   1b398:	10000816 	blt	r2,zero,1b3bc <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1b39c:	e0bffc17 	ldw	r2,-16(fp)
   1b3a0:	10bfffc4 	addi	r2,r2,-1
   1b3a4:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1b3a8:	01000044 	movi	r4,1
   1b3ac:	001abe80 	call	1abe8 <usleep>
    }while(timeout > 0);
   1b3b0:	e0bffc17 	ldw	r2,-16(fp)
   1b3b4:	00bfed16 	blt	zero,r2,1b36c <__alt_data_end+0xf001b36c>
   1b3b8:	00000106 	br	1b3c0 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b3bc:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1b3c0:	e0bffc17 	ldw	r2,-16(fp)
   1b3c4:	1000031e 	bne	r2,zero,1b3d4 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1b3c8:	00bfe304 	movi	r2,-116
   1b3cc:	e0bffb15 	stw	r2,-20(fp)
   1b3d0:	00000506 	br	1b3e8 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1b3d4:	e0bffd43 	ldbu	r2,-11(fp)
   1b3d8:	10801fcc 	andi	r2,r2,127
   1b3dc:	10000226 	beq	r2,zero,1b3e8 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1b3e0:	00bffec4 	movi	r2,-5
   1b3e4:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1b3e8:	e0bffe17 	ldw	r2,-8(fp)
   1b3ec:	10803617 	ldw	r2,216(r2)
   1b3f0:	e0fffe17 	ldw	r3,-8(fp)
   1b3f4:	19000a17 	ldw	r4,40(r3)
   1b3f8:	e0ffff17 	ldw	r3,-4(fp)
   1b3fc:	20c7883a 	add	r3,r4,r3
   1b400:	01403fc4 	movi	r5,255
   1b404:	1809883a 	mov	r4,r3
   1b408:	103ee83a 	callr	r2

  return ret_code;
   1b40c:	e0bffb17 	ldw	r2,-20(fp)
}
   1b410:	e037883a 	mov	sp,fp
   1b414:	dfc00117 	ldw	ra,4(sp)
   1b418:	df000017 	ldw	fp,0(sp)
   1b41c:	dec00204 	addi	sp,sp,8
   1b420:	f800283a 	ret

0001b424 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1b424:	defff904 	addi	sp,sp,-28
   1b428:	dfc00615 	stw	ra,24(sp)
   1b42c:	df000515 	stw	fp,20(sp)
   1b430:	df000504 	addi	fp,sp,20
   1b434:	e13ffd15 	stw	r4,-12(fp)
   1b438:	e17ffe15 	stw	r5,-8(fp)
   1b43c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1b440:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1b444:	e0bffd17 	ldw	r2,-12(fp)
   1b448:	10803617 	ldw	r2,216(r2)
   1b44c:	e0fffd17 	ldw	r3,-12(fp)
   1b450:	19000a17 	ldw	r4,40(r3)
   1b454:	e0fffe17 	ldw	r3,-8(fp)
   1b458:	20c7883a 	add	r3,r4,r3
   1b45c:	01401004 	movi	r5,64
   1b460:	1809883a 	mov	r4,r3
   1b464:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1b468:	e1bfff17 	ldw	r6,-4(fp)
   1b46c:	e17ffe17 	ldw	r5,-8(fp)
   1b470:	e13ffd17 	ldw	r4,-12(fp)
   1b474:	0014f040 	call	14f04 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b478:	e0bffd17 	ldw	r2,-12(fp)
   1b47c:	10c00a17 	ldw	r3,40(r2)
   1b480:	e0bffe17 	ldw	r2,-8(fp)
   1b484:	1885883a 	add	r2,r3,r2
   1b488:	10800023 	ldbuio	r2,0(r2)
   1b48c:	10803fcc 	andi	r2,r2,255
   1b490:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1b494:	e0bffc03 	ldbu	r2,-16(fp)
   1b498:	10803fcc 	andi	r2,r2,255
   1b49c:	1080201c 	xori	r2,r2,128
   1b4a0:	10bfe004 	addi	r2,r2,-128
   1b4a4:	103ff40e 	bge	r2,zero,1b478 <__alt_data_end+0xf001b478>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1b4a8:	e0bffc03 	ldbu	r2,-16(fp)
   1b4ac:	10801fcc 	andi	r2,r2,127
   1b4b0:	10000226 	beq	r2,zero,1b4bc <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1b4b4:	00bffec4 	movi	r2,-5
   1b4b8:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1b4bc:	e0bffd17 	ldw	r2,-12(fp)
   1b4c0:	10803617 	ldw	r2,216(r2)
   1b4c4:	e0fffd17 	ldw	r3,-12(fp)
   1b4c8:	19000a17 	ldw	r4,40(r3)
   1b4cc:	e0fffe17 	ldw	r3,-8(fp)
   1b4d0:	20c7883a 	add	r3,r4,r3
   1b4d4:	01403fc4 	movi	r5,255
   1b4d8:	1809883a 	mov	r4,r3
   1b4dc:	103ee83a 	callr	r2
  
  return ret_code;
   1b4e0:	e0bffb17 	ldw	r2,-20(fp)
}
   1b4e4:	e037883a 	mov	sp,fp
   1b4e8:	dfc00117 	ldw	ra,4(sp)
   1b4ec:	df000017 	ldw	fp,0(sp)
   1b4f0:	dec00204 	addi	sp,sp,8
   1b4f4:	f800283a 	ret

0001b4f8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1b4f8:	defffb04 	addi	sp,sp,-20
   1b4fc:	df000415 	stw	fp,16(sp)
   1b500:	df000404 	addi	fp,sp,16
   1b504:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1b508:	008000c4 	movi	r2,3
   1b50c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1b510:	e0fffd17 	ldw	r3,-12(fp)
   1b514:	008003f4 	movhi	r2,15
   1b518:	10909004 	addi	r2,r2,16960
   1b51c:	1887383a 	mul	r3,r3,r2
   1b520:	00817db4 	movhi	r2,1526
   1b524:	10b84004 	addi	r2,r2,-7936
   1b528:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1b52c:	00a00034 	movhi	r2,32768
   1b530:	10bfffc4 	addi	r2,r2,-1
   1b534:	10c5203a 	divu	r2,r2,r3
   1b538:	e0ffff17 	ldw	r3,-4(fp)
   1b53c:	1885203a 	divu	r2,r3,r2
   1b540:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1b544:	e0bffe17 	ldw	r2,-8(fp)
   1b548:	10002526 	beq	r2,zero,1b5e0 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1b54c:	e03ffc15 	stw	zero,-16(fp)
   1b550:	00001406 	br	1b5a4 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1b554:	00a00034 	movhi	r2,32768
   1b558:	10bfffc4 	addi	r2,r2,-1
   1b55c:	10bfffc4 	addi	r2,r2,-1
   1b560:	103ffe1e 	bne	r2,zero,1b55c <__alt_data_end+0xf001b55c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1b564:	e0fffd17 	ldw	r3,-12(fp)
   1b568:	008003f4 	movhi	r2,15
   1b56c:	10909004 	addi	r2,r2,16960
   1b570:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1b574:	00817db4 	movhi	r2,1526
   1b578:	10b84004 	addi	r2,r2,-7936
   1b57c:	10c7203a 	divu	r3,r2,r3
   1b580:	00a00034 	movhi	r2,32768
   1b584:	10bfffc4 	addi	r2,r2,-1
   1b588:	10c5203a 	divu	r2,r2,r3
   1b58c:	e0ffff17 	ldw	r3,-4(fp)
   1b590:	1885c83a 	sub	r2,r3,r2
   1b594:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1b598:	e0bffc17 	ldw	r2,-16(fp)
   1b59c:	10800044 	addi	r2,r2,1
   1b5a0:	e0bffc15 	stw	r2,-16(fp)
   1b5a4:	e0fffc17 	ldw	r3,-16(fp)
   1b5a8:	e0bffe17 	ldw	r2,-8(fp)
   1b5ac:	18bfe916 	blt	r3,r2,1b554 <__alt_data_end+0xf001b554>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1b5b0:	e0fffd17 	ldw	r3,-12(fp)
   1b5b4:	008003f4 	movhi	r2,15
   1b5b8:	10909004 	addi	r2,r2,16960
   1b5bc:	1887383a 	mul	r3,r3,r2
   1b5c0:	00817db4 	movhi	r2,1526
   1b5c4:	10b84004 	addi	r2,r2,-7936
   1b5c8:	10c7203a 	divu	r3,r2,r3
   1b5cc:	e0bfff17 	ldw	r2,-4(fp)
   1b5d0:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1b5d4:	10bfffc4 	addi	r2,r2,-1
   1b5d8:	103ffe1e 	bne	r2,zero,1b5d4 <__alt_data_end+0xf001b5d4>
   1b5dc:	00000b06 	br	1b60c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1b5e0:	e0fffd17 	ldw	r3,-12(fp)
   1b5e4:	008003f4 	movhi	r2,15
   1b5e8:	10909004 	addi	r2,r2,16960
   1b5ec:	1887383a 	mul	r3,r3,r2
   1b5f0:	00817db4 	movhi	r2,1526
   1b5f4:	10b84004 	addi	r2,r2,-7936
   1b5f8:	10c7203a 	divu	r3,r2,r3
   1b5fc:	e0bfff17 	ldw	r2,-4(fp)
   1b600:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1b604:	10bfffc4 	addi	r2,r2,-1
   1b608:	00bffe16 	blt	zero,r2,1b604 <__alt_data_end+0xf001b604>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1b60c:	0005883a 	mov	r2,zero
}
   1b610:	e037883a 	mov	sp,fp
   1b614:	df000017 	ldw	fp,0(sp)
   1b618:	dec00104 	addi	sp,sp,4
   1b61c:	f800283a 	ret

0001b620 <atexit>:
   1b620:	200b883a 	mov	r5,r4
   1b624:	000f883a 	mov	r7,zero
   1b628:	000d883a 	mov	r6,zero
   1b62c:	0009883a 	mov	r4,zero
   1b630:	001b66c1 	jmpi	1b66c <__register_exitproc>

0001b634 <exit>:
   1b634:	defffe04 	addi	sp,sp,-8
   1b638:	000b883a 	mov	r5,zero
   1b63c:	dc000015 	stw	r16,0(sp)
   1b640:	dfc00115 	stw	ra,4(sp)
   1b644:	2021883a 	mov	r16,r4
   1b648:	001b7840 	call	1b784 <__call_exitprocs>
   1b64c:	00820034 	movhi	r2,2048
   1b650:	1089c704 	addi	r2,r2,10012
   1b654:	11000017 	ldw	r4,0(r2)
   1b658:	20800f17 	ldw	r2,60(r4)
   1b65c:	10000126 	beq	r2,zero,1b664 <exit+0x30>
   1b660:	103ee83a 	callr	r2
   1b664:	8009883a 	mov	r4,r16
   1b668:	001b9040 	call	1b904 <_exit>

0001b66c <__register_exitproc>:
   1b66c:	defffa04 	addi	sp,sp,-24
   1b670:	dc000315 	stw	r16,12(sp)
   1b674:	04020034 	movhi	r16,2048
   1b678:	8409c704 	addi	r16,r16,10012
   1b67c:	80c00017 	ldw	r3,0(r16)
   1b680:	dc400415 	stw	r17,16(sp)
   1b684:	dfc00515 	stw	ra,20(sp)
   1b688:	18805217 	ldw	r2,328(r3)
   1b68c:	2023883a 	mov	r17,r4
   1b690:	10003726 	beq	r2,zero,1b770 <__register_exitproc+0x104>
   1b694:	10c00117 	ldw	r3,4(r2)
   1b698:	010007c4 	movi	r4,31
   1b69c:	20c00e16 	blt	r4,r3,1b6d8 <__register_exitproc+0x6c>
   1b6a0:	1a000044 	addi	r8,r3,1
   1b6a4:	8800221e 	bne	r17,zero,1b730 <__register_exitproc+0xc4>
   1b6a8:	18c00084 	addi	r3,r3,2
   1b6ac:	18c7883a 	add	r3,r3,r3
   1b6b0:	18c7883a 	add	r3,r3,r3
   1b6b4:	12000115 	stw	r8,4(r2)
   1b6b8:	10c7883a 	add	r3,r2,r3
   1b6bc:	19400015 	stw	r5,0(r3)
   1b6c0:	0005883a 	mov	r2,zero
   1b6c4:	dfc00517 	ldw	ra,20(sp)
   1b6c8:	dc400417 	ldw	r17,16(sp)
   1b6cc:	dc000317 	ldw	r16,12(sp)
   1b6d0:	dec00604 	addi	sp,sp,24
   1b6d4:	f800283a 	ret
   1b6d8:	00800034 	movhi	r2,0
   1b6dc:	10800004 	addi	r2,r2,0
   1b6e0:	10002626 	beq	r2,zero,1b77c <__register_exitproc+0x110>
   1b6e4:	01006404 	movi	r4,400
   1b6e8:	d9400015 	stw	r5,0(sp)
   1b6ec:	d9800115 	stw	r6,4(sp)
   1b6f0:	d9c00215 	stw	r7,8(sp)
   1b6f4:	00000000 	call	0 <__alt_mem_onchip_memory>
   1b6f8:	d9400017 	ldw	r5,0(sp)
   1b6fc:	d9800117 	ldw	r6,4(sp)
   1b700:	d9c00217 	ldw	r7,8(sp)
   1b704:	10001d26 	beq	r2,zero,1b77c <__register_exitproc+0x110>
   1b708:	81000017 	ldw	r4,0(r16)
   1b70c:	10000115 	stw	zero,4(r2)
   1b710:	02000044 	movi	r8,1
   1b714:	22405217 	ldw	r9,328(r4)
   1b718:	0007883a 	mov	r3,zero
   1b71c:	12400015 	stw	r9,0(r2)
   1b720:	20805215 	stw	r2,328(r4)
   1b724:	10006215 	stw	zero,392(r2)
   1b728:	10006315 	stw	zero,396(r2)
   1b72c:	883fde26 	beq	r17,zero,1b6a8 <__alt_data_end+0xf001b6a8>
   1b730:	18c9883a 	add	r4,r3,r3
   1b734:	2109883a 	add	r4,r4,r4
   1b738:	1109883a 	add	r4,r2,r4
   1b73c:	21802215 	stw	r6,136(r4)
   1b740:	01800044 	movi	r6,1
   1b744:	12406217 	ldw	r9,392(r2)
   1b748:	30cc983a 	sll	r6,r6,r3
   1b74c:	4992b03a 	or	r9,r9,r6
   1b750:	12406215 	stw	r9,392(r2)
   1b754:	21c04215 	stw	r7,264(r4)
   1b758:	01000084 	movi	r4,2
   1b75c:	893fd21e 	bne	r17,r4,1b6a8 <__alt_data_end+0xf001b6a8>
   1b760:	11006317 	ldw	r4,396(r2)
   1b764:	218cb03a 	or	r6,r4,r6
   1b768:	11806315 	stw	r6,396(r2)
   1b76c:	003fce06 	br	1b6a8 <__alt_data_end+0xf001b6a8>
   1b770:	18805304 	addi	r2,r3,332
   1b774:	18805215 	stw	r2,328(r3)
   1b778:	003fc606 	br	1b694 <__alt_data_end+0xf001b694>
   1b77c:	00bfffc4 	movi	r2,-1
   1b780:	003fd006 	br	1b6c4 <__alt_data_end+0xf001b6c4>

0001b784 <__call_exitprocs>:
   1b784:	defff504 	addi	sp,sp,-44
   1b788:	df000915 	stw	fp,36(sp)
   1b78c:	dd400615 	stw	r21,24(sp)
   1b790:	dc800315 	stw	r18,12(sp)
   1b794:	dfc00a15 	stw	ra,40(sp)
   1b798:	ddc00815 	stw	r23,32(sp)
   1b79c:	dd800715 	stw	r22,28(sp)
   1b7a0:	dd000515 	stw	r20,20(sp)
   1b7a4:	dcc00415 	stw	r19,16(sp)
   1b7a8:	dc400215 	stw	r17,8(sp)
   1b7ac:	dc000115 	stw	r16,4(sp)
   1b7b0:	d9000015 	stw	r4,0(sp)
   1b7b4:	2839883a 	mov	fp,r5
   1b7b8:	04800044 	movi	r18,1
   1b7bc:	057fffc4 	movi	r21,-1
   1b7c0:	00820034 	movhi	r2,2048
   1b7c4:	1089c704 	addi	r2,r2,10012
   1b7c8:	12000017 	ldw	r8,0(r2)
   1b7cc:	45005217 	ldw	r20,328(r8)
   1b7d0:	44c05204 	addi	r19,r8,328
   1b7d4:	a0001c26 	beq	r20,zero,1b848 <__call_exitprocs+0xc4>
   1b7d8:	a0800117 	ldw	r2,4(r20)
   1b7dc:	15ffffc4 	addi	r23,r2,-1
   1b7e0:	b8000d16 	blt	r23,zero,1b818 <__call_exitprocs+0x94>
   1b7e4:	14000044 	addi	r16,r2,1
   1b7e8:	8421883a 	add	r16,r16,r16
   1b7ec:	8421883a 	add	r16,r16,r16
   1b7f0:	84402004 	addi	r17,r16,128
   1b7f4:	a463883a 	add	r17,r20,r17
   1b7f8:	a421883a 	add	r16,r20,r16
   1b7fc:	e0001e26 	beq	fp,zero,1b878 <__call_exitprocs+0xf4>
   1b800:	80804017 	ldw	r2,256(r16)
   1b804:	e0801c26 	beq	fp,r2,1b878 <__call_exitprocs+0xf4>
   1b808:	bdffffc4 	addi	r23,r23,-1
   1b80c:	843fff04 	addi	r16,r16,-4
   1b810:	8c7fff04 	addi	r17,r17,-4
   1b814:	bd7ff91e 	bne	r23,r21,1b7fc <__alt_data_end+0xf001b7fc>
   1b818:	00800034 	movhi	r2,0
   1b81c:	10800004 	addi	r2,r2,0
   1b820:	10000926 	beq	r2,zero,1b848 <__call_exitprocs+0xc4>
   1b824:	a0800117 	ldw	r2,4(r20)
   1b828:	1000301e 	bne	r2,zero,1b8ec <__call_exitprocs+0x168>
   1b82c:	a0800017 	ldw	r2,0(r20)
   1b830:	10003226 	beq	r2,zero,1b8fc <__call_exitprocs+0x178>
   1b834:	a009883a 	mov	r4,r20
   1b838:	98800015 	stw	r2,0(r19)
   1b83c:	00000000 	call	0 <__alt_mem_onchip_memory>
   1b840:	9d000017 	ldw	r20,0(r19)
   1b844:	a03fe41e 	bne	r20,zero,1b7d8 <__alt_data_end+0xf001b7d8>
   1b848:	dfc00a17 	ldw	ra,40(sp)
   1b84c:	df000917 	ldw	fp,36(sp)
   1b850:	ddc00817 	ldw	r23,32(sp)
   1b854:	dd800717 	ldw	r22,28(sp)
   1b858:	dd400617 	ldw	r21,24(sp)
   1b85c:	dd000517 	ldw	r20,20(sp)
   1b860:	dcc00417 	ldw	r19,16(sp)
   1b864:	dc800317 	ldw	r18,12(sp)
   1b868:	dc400217 	ldw	r17,8(sp)
   1b86c:	dc000117 	ldw	r16,4(sp)
   1b870:	dec00b04 	addi	sp,sp,44
   1b874:	f800283a 	ret
   1b878:	a0800117 	ldw	r2,4(r20)
   1b87c:	80c00017 	ldw	r3,0(r16)
   1b880:	10bfffc4 	addi	r2,r2,-1
   1b884:	15c01426 	beq	r2,r23,1b8d8 <__call_exitprocs+0x154>
   1b888:	80000015 	stw	zero,0(r16)
   1b88c:	183fde26 	beq	r3,zero,1b808 <__alt_data_end+0xf001b808>
   1b890:	95c8983a 	sll	r4,r18,r23
   1b894:	a0806217 	ldw	r2,392(r20)
   1b898:	a5800117 	ldw	r22,4(r20)
   1b89c:	2084703a 	and	r2,r4,r2
   1b8a0:	10000b26 	beq	r2,zero,1b8d0 <__call_exitprocs+0x14c>
   1b8a4:	a0806317 	ldw	r2,396(r20)
   1b8a8:	2088703a 	and	r4,r4,r2
   1b8ac:	20000c1e 	bne	r4,zero,1b8e0 <__call_exitprocs+0x15c>
   1b8b0:	89400017 	ldw	r5,0(r17)
   1b8b4:	d9000017 	ldw	r4,0(sp)
   1b8b8:	183ee83a 	callr	r3
   1b8bc:	a0800117 	ldw	r2,4(r20)
   1b8c0:	15bfbf1e 	bne	r2,r22,1b7c0 <__alt_data_end+0xf001b7c0>
   1b8c4:	98800017 	ldw	r2,0(r19)
   1b8c8:	153fcf26 	beq	r2,r20,1b808 <__alt_data_end+0xf001b808>
   1b8cc:	003fbc06 	br	1b7c0 <__alt_data_end+0xf001b7c0>
   1b8d0:	183ee83a 	callr	r3
   1b8d4:	003ff906 	br	1b8bc <__alt_data_end+0xf001b8bc>
   1b8d8:	a5c00115 	stw	r23,4(r20)
   1b8dc:	003feb06 	br	1b88c <__alt_data_end+0xf001b88c>
   1b8e0:	89000017 	ldw	r4,0(r17)
   1b8e4:	183ee83a 	callr	r3
   1b8e8:	003ff406 	br	1b8bc <__alt_data_end+0xf001b8bc>
   1b8ec:	a0800017 	ldw	r2,0(r20)
   1b8f0:	a027883a 	mov	r19,r20
   1b8f4:	1029883a 	mov	r20,r2
   1b8f8:	003fb606 	br	1b7d4 <__alt_data_end+0xf001b7d4>
   1b8fc:	0005883a 	mov	r2,zero
   1b900:	003ffb06 	br	1b8f0 <__alt_data_end+0xf001b8f0>

0001b904 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1b904:	defffd04 	addi	sp,sp,-12
   1b908:	df000215 	stw	fp,8(sp)
   1b90c:	df000204 	addi	fp,sp,8
   1b910:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1b914:	0001883a 	nop
   1b918:	e0bfff17 	ldw	r2,-4(fp)
   1b91c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1b920:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1b924:	10000226 	beq	r2,zero,1b930 <_exit+0x2c>
    ALT_SIM_FAIL();
   1b928:	002af070 	cmpltui	zero,zero,43969
   1b92c:	00000106 	br	1b934 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1b930:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1b934:	003fff06 	br	1b934 <__alt_data_end+0xf001b934>
