/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [3:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [28:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[126] & celloutsig_1_0z[10]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z & celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_3z & celloutsig_1_4z[14]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[1] & celloutsig_1_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z & celloutsig_0_13z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | celloutsig_1_4z[6]);
  assign celloutsig_0_3z = ~celloutsig_0_0z[0];
  assign celloutsig_1_10z = ~celloutsig_1_6z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_0z[1]) & celloutsig_0_0z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_2z[7]) & celloutsig_0_4z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_2z[5:3];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_15z[2:0], celloutsig_0_14z };
  assign celloutsig_1_11z = { celloutsig_1_7z[21:8], celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[20:7] };
  assign celloutsig_0_8z = { celloutsig_0_2z[10:4], celloutsig_0_1z } / { 1'h1, in_data[73:68], celloutsig_0_3z };
  assign celloutsig_0_31z = ! { celloutsig_0_18z[2], _00_, _00_, celloutsig_0_27z };
  assign celloutsig_1_13z = { celloutsig_1_11z[3:1], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z } < { celloutsig_1_0z[9:5], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_4z[10:8] % { 1'h1, celloutsig_1_4z[16], celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[23:22], celloutsig_0_7z, celloutsig_0_7z } % { 1'h1, _00_[1], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[14] ? in_data[82:79] : in_data[55:52];
  assign celloutsig_1_15z = in_data[175] ? { celloutsig_1_7z[18], celloutsig_1_9z, celloutsig_1_13z } : { celloutsig_1_4z[22:21], celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_15z[2] ? { celloutsig_1_11z[12:3], celloutsig_1_8z, celloutsig_1_2z } : { in_data[136:129], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[128:117] | in_data[162:151];
  assign celloutsig_1_19z = & { celloutsig_1_16z[9:1], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_11z = & { celloutsig_0_9z, _00_, celloutsig_0_4z, celloutsig_0_2z[6:5] };
  assign celloutsig_0_12z = & { celloutsig_0_7z, _00_, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_8z = ^ celloutsig_1_4z[7:3];
  assign celloutsig_0_9z = ^ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, _00_ };
  assign celloutsig_0_26z = ^ celloutsig_0_10z[8:4];
  assign celloutsig_0_18z = { celloutsig_0_17z[11:9], celloutsig_0_4z } >> { celloutsig_0_0z[2:0], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_2z[10:2], 1'h0, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } <<< { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_4z[17:12], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z } ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_17z = { in_data[31:18], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, _00_, celloutsig_0_13z } ^ { in_data[16:6], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_1z = ~((in_data[150] & in_data[131]) | in_data[144]);
  assign celloutsig_0_7z = ~((1'h0 & celloutsig_0_0z[3]) | in_data[45]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] & in_data[20]) | in_data[89]);
  assign celloutsig_0_16z = ~((_00_[0] & _00_[0]) | in_data[59]);
  assign celloutsig_0_30z = ~((celloutsig_0_16z & _01_[0]) | celloutsig_0_26z);
  always_latch
    if (clkin_data[32]) celloutsig_1_4z = 29'h00000000;
    else if (clkin_data[96]) celloutsig_1_4z = { in_data[155:130], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[9]) | (celloutsig_1_1z & celloutsig_1_0z[3]));
  assign celloutsig_0_13z = ~((celloutsig_0_8z[6] & celloutsig_0_2z[2]) | (celloutsig_0_8z[4] & _00_[1]));
  assign celloutsig_0_2z[10:2] = in_data[81:73] ^ in_data[14:6];
  assign celloutsig_0_2z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
