$date
	Thu Jan 25 16:55:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Circuit_1 $end
$var wire 1 ! F2 $end
$var wire 1 " F1 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " F1 $end
$var wire 1 ! F2 $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1"
1,
1'
1%
#300
0%
1$
#600
0"
0,
0+
1!
1*
1%
