example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out );

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    or_gate( a, b, out );

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    nand_gate( a, b, out );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    nor_gate( a, b, out );

// Design
================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( 
        a, 
        b, 
        out );

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    or_gate( 
        a, 
        b, 
        out );

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    nand_gate( 
        a, 
        b, 
        out );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );


================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a && b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a || b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = !(a && b);

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = !(a || b);

// Design a module that implements a
================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out );

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    or_gate( a, b, out );

// Design a module that implements an NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    nand_gate( a, b, out );

// Design a module that implements an NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    nor_gate( a, b, out );

// Design
================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    a, 
    b, 
    out );

// design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out

or_gate( 
    a, 
    b, 
    out );

// design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out

nand_gate( 
    a, 
    b, 
    out );

// design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );


================================================================
example-5: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
    {
        // write your code here
    }

================================================================
example-6: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out );

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    or_gate( a, b, out );

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    nand_gate( a, b, out );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    nor_gate( a, b, out );

// Design
================================================================
example-7: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

// design the module
and_gate( a, b, out );

================================================================
example-8: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a && b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a || b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = !(a && b);

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = !(a || b);

// Design a module that implements a
================================================================
example-9: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
{
    // write your code here
}

================================================================
example-10: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a & b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a | b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = ~( a & b );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = ~( a | b );

// Design a module that implements a
================================================================
example-11: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
{
    // assign the AND of a and b to out
}

================================================================
example-12: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a & b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a | b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = ~( a & b );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = ~( a | b );

// Design a module that implements a
================================================================
example-13: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a & b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a | b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = ~( a & b );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = ~( a | b );

// Design a module that implements a
================================================================
example-14: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
    {
    out = a && b;
    }

// design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out

or_gate( 
    input a, 
    input b, 
    output out )
    {
    out = a || b;
    }

// design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out

nand_gate( 
    input a, 
    input b, 
    output out )
================================================================
