{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464274937695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464274937695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 17:02:10 2016 " "Processing started: Thu May 26 17:02:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464274937695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464274937695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_cyclone2 -c de2_cyclone2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464274937696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464274938231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_in_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_in_map-lvds_in_map_a " "Found design unit 1: lvds_in_map-lvds_in_map_a" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939020 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_in_map " "Found entity 1: lvds_in_map" {  } { { "../src/design/lvds_in_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_in_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lvds_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_decoder " "Found entity 1: lvds_decoder" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_cyclone2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_cyclone2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 de2_cyclone2 " "Found entity 1: de2_cyclone2" {  } { { "de2_cyclone2.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/de2_cyclone2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/innovlab/workspace/eyesat_cmos_image_sensor/fpga_program/src/design/lvds_out_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_out_map-lvds_out_map_a " "Found design unit 1: lvds_out_map-lvds_out_map_a" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939031 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_out_map " "Found entity 1: lvds_out_map" {  } { { "../src/design/lvds_out_map.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/src/design/lvds_out_map.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altlvds_rx0/altlvds_rx0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altlvds_rx0/altlvds_rx0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altlvds_rx0-SYN " "Found design unit 1: altlvds_rx0-SYN" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939038 ""} { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0 " "Found entity 1: altlvds_rx0" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_decoder " "Elaborating entity \"lvds_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464274939138 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT10\[9..0\] OUT1 " "Bus \"OUT10\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT11\[9..0\] OUT1 " "Bus \"OUT11\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT12\[9..0\] OUT1 " "Bus \"OUT12\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT13\[9..0\] OUT1 " "Bus \"OUT13\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939143 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT14\[9..0\] OUT1 " "Bus \"OUT14\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939144 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT15\[9..0\] OUT1 " "Bus \"OUT15\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939144 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT16\[9..0\] OUT1 " "Bus \"OUT16\[9..0\]\" found using same base name as \"OUT1\", which might lead to a name conflict." {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } { 0 904 1160 336 "inst_2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1464274939144 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT1 " "Converted elements in bus name \"OUT1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT1\[9..0\] OUT19..0 " "Converted element name(s) from \"OUT1\[9..0\]\" to \"OUT19..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939145 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT10 " "Converted elements in bus name \"OUT10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT10\[9..0\] OUT109..0 " "Converted element name(s) from \"OUT10\[9..0\]\" to \"OUT109..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939145 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT11 " "Converted elements in bus name \"OUT11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT11\[9..0\] OUT119..0 " "Converted element name(s) from \"OUT11\[9..0\]\" to \"OUT119..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939145 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT12 " "Converted elements in bus name \"OUT12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT12\[9..0\] OUT129..0 " "Converted element name(s) from \"OUT12\[9..0\]\" to \"OUT129..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939145 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939145 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT13 " "Converted elements in bus name \"OUT13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT13\[9..0\] OUT139..0 " "Converted element name(s) from \"OUT13\[9..0\]\" to \"OUT139..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939146 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT14 " "Converted elements in bus name \"OUT14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT14\[9..0\] OUT149..0 " "Converted element name(s) from \"OUT14\[9..0\]\" to \"OUT149..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939146 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT15 " "Converted elements in bus name \"OUT15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT15\[9..0\] OUT159..0 " "Converted element name(s) from \"OUT15\[9..0\]\" to \"OUT159..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939146 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT16 " "Converted elements in bus name \"OUT16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT16\[9..0\] OUT169..0 " "Converted element name(s) from \"OUT16\[9..0\]\" to \"OUT169..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939146 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939146 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT1 " "Converted elements in bus name \"DATA_OUT1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT1\[9..0\] DATA_OUT19..0 " "Converted element name(s) from \"DATA_OUT1\[9..0\]\" to \"DATA_OUT19..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 40 1224 1408 56 "DATA_OUT1\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939147 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 40 1224 1408 56 "DATA_OUT1\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939147 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT10 " "Converted elements in bus name \"DATA_OUT10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT10\[9..0\] DATA_OUT109..0 " "Converted element name(s) from \"DATA_OUT10\[9..0\]\" to \"DATA_OUT109..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 184 1224 1414 200 "DATA_OUT10\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939148 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 184 1224 1414 200 "DATA_OUT10\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT11 " "Converted elements in bus name \"DATA_OUT11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT11\[9..0\] DATA_OUT119..0 " "Converted element name(s) from \"DATA_OUT11\[9..0\]\" to \"DATA_OUT119..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 200 1224 1414 216 "DATA_OUT11\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939148 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 200 1224 1414 216 "DATA_OUT11\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT12 " "Converted elements in bus name \"DATA_OUT12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT12\[9..0\] DATA_OUT129..0 " "Converted element name(s) from \"DATA_OUT12\[9..0\]\" to \"DATA_OUT129..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 216 1224 1414 232 "DATA_OUT12\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939148 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 216 1224 1414 232 "DATA_OUT12\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT13 " "Converted elements in bus name \"DATA_OUT13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT13\[9..0\] DATA_OUT139..0 " "Converted element name(s) from \"DATA_OUT13\[9..0\]\" to \"DATA_OUT139..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 232 1224 1414 248 "DATA_OUT13\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939148 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 232 1224 1414 248 "DATA_OUT13\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT14 " "Converted elements in bus name \"DATA_OUT14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT14\[9..0\] DATA_OUT149..0 " "Converted element name(s) from \"DATA_OUT14\[9..0\]\" to \"DATA_OUT149..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 248 1224 1414 264 "DATA_OUT14\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939149 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 248 1224 1414 264 "DATA_OUT14\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT15 " "Converted elements in bus name \"DATA_OUT15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT15\[9..0\] DATA_OUT159..0 " "Converted element name(s) from \"DATA_OUT15\[9..0\]\" to \"DATA_OUT159..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 264 1224 1414 280 "DATA_OUT15\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939149 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 264 1224 1414 280 "DATA_OUT15\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939149 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATA_OUT16 " "Converted elements in bus name \"DATA_OUT16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATA_OUT16\[9..0\] DATA_OUT169..0 " "Converted element name(s) from \"DATA_OUT16\[9..0\]\" to \"DATA_OUT169..0\"" {  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 280 1224 1414 296 "DATA_OUT16\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939149 ""}  } { { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 280 1224 1414 296 "DATA_OUT16\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1464274939149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0 altlvds_rx0:inst_1 " "Elaborating entity \"altlvds_rx0\" for hierarchy \"altlvds_rx0:inst_1\"" {  } { { "lvds_decoder.bdf" "inst_1" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { -16 648 872 112 "inst_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "ALTLVDS_RX_component" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464274939339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 800.0 Mbps " "Parameter \"data_rate\" = \"800.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 10000 " "Parameter \"inclock_period\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 800 " "Parameter \"input_data_rate\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altlvds_rx0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altlvds_rx0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 17 " "Parameter \"number_of_channels\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode NORMAL " "Parameter \"pll_operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939340 ""}  } { { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464274939340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altlvds_rx0_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/altlvds_rx0_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altlvds_rx0_dffpipe " "Found entity 1: altlvds_rx0_dffpipe" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""} { "Info" "ISGN_ENTITY_NAME" "2 altlvds_rx0_cmpr " "Found entity 2: altlvds_rx0_cmpr" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""} { "Info" "ISGN_ENTITY_NAME" "3 altlvds_rx0_cntr " "Found entity 3: altlvds_rx0_cntr" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""} { "Info" "ISGN_ENTITY_NAME" "4 altlvds_rx0_mux " "Found entity 4: altlvds_rx0_mux" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""} { "Info" "ISGN_ENTITY_NAME" "5 altlvds_rx0_lvds_rx " "Found entity 5: altlvds_rx0_lvds_rx" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464274939455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_lvds_rx altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated " "Elaborating entity \"altlvds_rx0_lvds_rx\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_dffpipe altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe " "Elaborating entity \"altlvds_rx0_dffpipe\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_dffpipe:h_dffpipe\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "h_dffpipe" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_cntr altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_cntr:bitslip_cntr " "Elaborating entity \"altlvds_rx0_cntr\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_cntr:bitslip_cntr\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "bitslip_cntr" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_cmpr altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_cmpr:cmpr106 " "Elaborating entity \"altlvds_rx0_cmpr\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_cntr:bitslip_cntr\|altlvds_rx0_cmpr:cmpr106\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "cmpr106" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx0_mux altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_mux:h_mux101a " "Elaborating entity \"altlvds_rx0_mux\" for hierarchy \"altlvds_rx0:inst_1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|altlvds_rx0_mux:h_mux101a\"" {  } { { "db/altlvds_rx0_lvds_rx.v" "h_mux101a" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/db/altlvds_rx0_lvds_rx.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_out_map lvds_out_map:inst_2 " "Elaborating entity \"lvds_out_map\" for hierarchy \"lvds_out_map:inst_2\"" {  } { { "lvds_decoder.bdf" "inst_2" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 904 1160 336 "inst_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_in_map lvds_in_map:inst_0 " "Elaborating entity \"lvds_in_map\" for hierarchy \"lvds_in_map:inst_0\"" {  } { { "lvds_decoder.bdf" "inst_0" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de2_cyclone2/lvds_decoder.bdf" { { 0 296 552 80 "inst_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464274939596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464274943360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464274943360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1022 " "Implemented 1022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464274944120 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464274944120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "814 " "Implemented 814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464274944120 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1464274944120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464274944120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464274944174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 17:02:24 2016 " "Processing ended: Thu May 26 17:02:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464274944174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464274944174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464274944174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464274944174 ""}
