{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680154594536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680154594536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 23:36:34 2023 " "Processing started: Wed Mar 29 23:36:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680154594536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154594536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Riscv_Multi_Cycle -c Riscv_Multi_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Riscv_Multi_Cycle -c Riscv_Multi_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154594536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680154594987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680154594987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../src/UART_TX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../src/UART_RX.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../src/UART.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/txshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/txshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 TXshift_register " "Found entity 1: TXshift_register" {  } { { "../src/TXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/TXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/rxshift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/rxshift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXshift_register " "Found entity 1: RXshift_register" {  } { { "../src/RXshift_register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/RXshift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/rv32i_imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/rv32i_imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_imm_gen " "Found entity 1: rv32i_imm_gen" {  } { { "../src/rv32i_imm_gen.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/rv32i_imm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/riscv_multi_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/riscv_multi_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Riscv_Multi_Cycle_tb " "Found entity 1: Riscv_Multi_Cycle_tb" {  } { { "../src/Riscv_Multi_Cycle_tb.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/riscv_multi_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/riscv_multi_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Riscv_Multi_Cycle " "Found entity 1: Riscv_Multi_Cycle" {  } { { "../src/Riscv_Multi_Cycle.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/reg_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/reg_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_param " "Found entity 1: Reg_param" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680154603214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680154603215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 Reg_File.v(9) " "Verilog HDL Declaration information at Reg_File.v(9): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680154603215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../src/Reg_File.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "../src/Mux4x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux4x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "../src/Mux2x1.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603223 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../src/Mux.v " "Entity \"Mux\" obtained from \"../src/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux.v" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1680154603225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../src/Mux.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/memory_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/memory_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_System " "Found entity 1: Memory_System" {  } { { "../src/Memory_System.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_System.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Controller " "Found entity 1: Memory_Controller" {  } { { "../src/Memory_Controller.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Memory_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../src/GPIO.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/fsm_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/fsm_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_tx " "Found entity 1: FSM_UART_tx" {  } { { "../src/FSM_UART_tx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_rx " "Found entity 1: FSM_UART_rx" {  } { { "../src/FSM_UART_rx.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/ff_d_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/ff_d_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_enable " "Found entity 1: FF_D_enable" {  } { { "../src/FF_D_enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/ff_d_2enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/ff_d_2enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_D_2enable " "Found entity 1: FF_D_2enable" {  } { { "../src/FF_D_2enable.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FF_D_2enable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/decoder_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/decoder_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Onehot " "Found entity 1: Decoder_Onehot" {  } { { "../src/Decoder_Onehot.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder_Onehot.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/Decoder.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc Data_Path.v(37) " "Verilog HDL Declaration information at Data_Path.v(37): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "../src/Data_Path.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680154603252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "../src/Data_Path.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Signals " "Found entity 1: Control_Signals" {  } { { "../src/Control_Signals.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Signals.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_designs/quartusprime/risc_v_multi_cycle/src/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_multi_cycle/src/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "../src/ALU_Decoder.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680154603265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154603265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Riscv_Multi_Cycle " "Elaborating entity \"Riscv_Multi_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680154603322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control\"" {  } { { "../src/Riscv_Multi_Cycle.v" "Control" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Signals Control_Unit:Control\|Control_Signals:State_and_Signals " "Elaborating entity \"Control_Signals\" for hierarchy \"Control_Unit:Control\|Control_Signals:State_and_Signals\"" {  } { { "../src/Control_Unit.v" "State_and_Signals" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Unit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Control_Unit:Control\|ALU_Decoder:Operation " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Control_Unit:Control\|ALU_Decoder:Operation\"" {  } { { "../src/Control_Unit.v" "Operation" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Control_Unit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:DataPath " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:DataPath\"" {  } { { "../src/Riscv_Multi_Cycle.v" "DataPath" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Riscv_Multi_Cycle.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:Pc " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:Pc\"" {  } { { "../src/Data_Path.v" "Pc" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Data_Path:DataPath\|Mux2x1:instr_or_data " "Elaborating entity \"Mux2x1\" for hierarchy \"Data_Path:DataPath\|Mux2x1:instr_or_data\"" {  } { { "../src/Data_Path.v" "instr_or_data" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Controller Data_Path:DataPath\|Memory_Controller:MemCtrl " "Elaborating entity \"Memory_Controller\" for hierarchy \"Data_Path:DataPath\|Memory_Controller:MemCtrl\"" {  } { { "../src/Data_Path.v" "MemCtrl" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 Data_Path:DataPath\|Mux4x1:peripheral_mux " "Elaborating entity \"Mux4x1\" for hierarchy \"Data_Path:DataPath\|Mux4x1:peripheral_mux\"" {  } { { "../src/Data_Path.v" "peripheral_mux" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Path:DataPath\|Data_Memory:RAM " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Path:DataPath\|Data_Memory:RAM\"" {  } { { "../src/Data_Path.v" "RAM" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART Data_Path:DataPath\|UART:uart_0 " "Elaborating entity \"UART\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\"" {  } { { "../src/Data_Path.v" "uart_0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Data_Path:DataPath\|UART:uart_0\|Register:TXReg " "Elaborating entity \"Register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|Register:TXReg\"" {  } { { "../src/UART.v" "TXReg" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX Data_Path:DataPath\|UART:uart_0\|UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\"" {  } { { "../src/UART.v" "TX" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Bit_Rate_Pulse:BR_pulse_tx\"" {  } { { "../src/UART_TX.v" "BR_pulse_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_tx Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|FSM_UART_tx:FSM_tx " "Elaborating entity \"FSM_UART_tx\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|FSM_UART_tx:FSM_tx\"" {  } { { "../src/UART_TX.v" "FSM_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Counter_Param:Counter_bits_tx " "Elaborating entity \"Counter_Param\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|Counter_Param:Counter_bits_tx\"" {  } { { "../src/UART_TX.v" "Counter_bits_tx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXshift_register Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR " "Elaborating entity \"TXshift_register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\"" {  } { { "../src/UART_TX.v" "SR" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_TX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_2enable Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF " "Elaborating entity \"FF_D_2enable\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_TX:TX\|TXshift_register:SR\|FF_D_2enable:FF_\[0\].FF\"" {  } { { "../src/TXshift_register.v" "FF_\[0\].FF" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/TXshift_register.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX Data_Path:DataPath\|UART:uart_0\|UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\"" {  } { { "../src/UART.v" "RX" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|Bit_Rate_Pulse:BR_pulse_rx\"" {  } { { "../src/UART_RX.v" "BR_pulse_rx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_rx Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx " "Elaborating entity \"FSM_UART_rx\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\"" {  } { { "../src/UART_RX.v" "FSM_rx" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_enable Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling " "Elaborating entity \"FF_D_enable\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|FSM_UART_rx:FSM_rx\|FF_D_enable:Sampling\"" {  } { { "../src/FSM_UART_rx.v" "Sampling" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/FSM_UART_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXshift_register Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|RXshift_register:SR " "Elaborating entity \"RXshift_register\" for hierarchy \"Data_Path:DataPath\|UART:uart_0\|UART_RX:RX\|RXshift_register:SR\"" {  } { { "../src/UART_RX.v" "SR" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/UART_RX.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO Data_Path:DataPath\|GPIO:gpio_0 " "Elaborating entity \"GPIO\" for hierarchy \"Data_Path:DataPath\|GPIO:gpio_0\"" {  } { { "../src/Data_Path.v" "gpio_0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Data_Path:DataPath\|Program_Memory:ROM " "Elaborating entity \"Program_Memory\" for hierarchy \"Data_Path:DataPath\|Program_Memory:ROM\"" {  } { { "../src/Data_Path.v" "ROM" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603410 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 63 Program_Memory.v(25) " "Verilog HDL warning at Program_Memory.v(25): number of words (40) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 25 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1680154603411 "|Riscv_Multi_Cycle|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(18) " "Net \"rom.data_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680154603411 "|Riscv_Multi_Cycle|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(18) " "Net \"rom.waddr_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680154603412 "|Riscv_Multi_Cycle|Data_Path:DataPath|Program_Memory:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(18) " "Net \"rom.we_a\" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680154603412 "|Riscv_Multi_Cycle|Data_Path:DataPath|Program_Memory:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Data_Path:DataPath\|Decoder:Decoder_rv32I " "Elaborating entity \"Decoder\" for hierarchy \"Data_Path:DataPath\|Decoder:Decoder_rv32I\"" {  } { { "../src/Data_Path.v" "Decoder_rv32I" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Decoder.v(29) " "Verilog HDL assignment warning at Decoder.v(29): truncated value with size 32 to match size of target (12)" {  } { { "../src/Decoder.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680154603413 "|Riscv_Multi_Cycle|Data_Path:DataPath|Decoder:Decoder_rv32I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:IR_opcode " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:IR_opcode\"" {  } { { "../src/Data_Path.v" "IR_opcode" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Reg_param.v(19) " "Verilog HDL assignment warning at Reg_param.v(19): truncated value with size 32 to match size of target (7)" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680154603415 "|Riscv_Multi_Cycle|Data_Path:DataPath|Reg_param:IR_opcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:IR_rd " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:IR_rd\"" {  } { { "../src/Data_Path.v" "IR_rd" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Reg_param.v(19) " "Verilog HDL assignment warning at Reg_param.v(19): truncated value with size 32 to match size of target (5)" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680154603417 "|Riscv_Multi_Cycle|Data_Path:DataPath|Reg_param:IR_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:IR_funct3 " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:IR_funct3\"" {  } { { "../src/Data_Path.v" "IR_funct3" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Reg_param.v(19) " "Verilog HDL assignment warning at Reg_param.v(19): truncated value with size 32 to match size of target (3)" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680154603419 "|Riscv_Multi_Cycle|Data_Path:DataPath|Reg_param:IR_funct3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:IR_imm " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:IR_imm\"" {  } { { "../src/Data_Path.v" "IR_imm" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Reg_param.v(19) " "Verilog HDL assignment warning at Reg_param.v(19): truncated value with size 32 to match size of target (12)" {  } { { "../src/Reg_param.v" "" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_param.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680154603421 "|Riscv_Multi_Cycle|Data_Path:DataPath|Reg_param:IR_imm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_param:old_PC " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_param:old_PC\"" {  } { { "../src/Data_Path.v" "old_PC" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_imm_gen Data_Path:DataPath\|rv32i_imm_gen:imm_gen " "Elaborating entity \"rv32i_imm_gen\" for hierarchy \"Data_Path:DataPath\|rv32i_imm_gen:imm_gen\"" {  } { { "../src/Data_Path.v" "imm_gen" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Data_Path:DataPath\|Reg_File:Reg_file " "Elaborating entity \"Reg_File\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\"" {  } { { "../src/Data_Path.v" "Reg_file" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Onehot Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec " "Elaborating entity \"Decoder_Onehot\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\"" {  } { { "../src/Reg_File.v" "dec" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_param Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:sp " "Elaborating entity \"Reg_param\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Reg_param:sp\"" {  } { { "../src/Reg_File.v" "sp" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Data_Path:DataPath\|Reg_File:Reg_file\|Mux:Mux1to32_1 " "Elaborating entity \"Mux\" for hierarchy \"Data_Path:DataPath\|Reg_File:Reg_file\|Mux:Mux1to32_1\"" {  } { { "../src/Reg_File.v" "Mux1to32_1" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Reg_File.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:DataPath\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:DataPath\|ALU:Alu\"" {  } { { "../src/Data_Path.v" "Alu" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Path.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154603456 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\|Ram0 " "RAM logic \"Data_Path:DataPath\|Reg_File:Reg_file\|Decoder_Onehot:dec\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../src/Decoder_Onehot.v" "Ram0" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Decoder_Onehot.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1680154604334 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:DataPath\|Program_Memory:ROM\|rom " "RAM logic \"Data_Path:DataPath\|Program_Memory:ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/Program_Memory.v" "rom" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Program_Memory.v" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1680154604334 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Path:DataPath\|Data_Memory:RAM\|ram " "RAM logic \"Data_Path:DataPath\|Data_Memory:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/src/Data_Memory.v" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1680154604334 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680154604334 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/proj_quartus/db/Riscv_Multi_Cycle.ram0_Program_Memory_ea1e9648.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/proj_quartus/db/Riscv_Multi_Cycle.ram0_Program_Memory_ea1e9648.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1680154604339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680154608994 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680154612081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/proj_quartus/output_files/Riscv_Multi_Cycle.map.smsg " "Generated suppressed messages file C:/My_Designs/QuartusPrime/RISC_V_Multi_Cycle/proj_quartus/output_files/Riscv_Multi_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154612221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680154612587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680154612587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5748 " "Implemented 5748 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680154612909 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680154612909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5725 " "Implemented 5725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680154612909 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1680154612909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680154612909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680154612933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 23:36:52 2023 " "Processing ended: Wed Mar 29 23:36:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680154612933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680154612933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680154612933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680154612933 ""}
