{:input (genetic.crossover/dumb-crossover 2043262997 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9, wire1_9, wire2_20, \\wire29_:missing_40_42 , \\wire30_:missing_41_42 , wire31_9, wire32_48);\n  wire \\:missing_edge ;\n  output wire0_9;\n  wire wire0_9;\n  wire wire10_19;\n  wire wire14_15_17_19;\n  wire wire14_15_17_36;\n  wire wire14_20;\n  wire wire16_18_15;\n  wire wire17_18;\n  output wire1_9;\n  wire wire1_9;\n  wire wire21;\n  wire wire23_28;\n  wire wire24;\n  wire wire25;\n  input \\wire29_:missing_40_42 ;\n  wire \\wire29_:missing_40_42 ;\n  output wire2_20;\n  wire wire2_20;\n  input \\wire30_:missing_41_42 ;\n  wire \\wire30_:missing_41_42 ;\n  output wire31_9;\n  wire wire31_9;\n  output wire32_48;\n  wire wire32_48;\n  wire wire34_40;\n  wire \\wire34_:missing ;\n  wire wire35_41;\n  wire wire36_45;\n  wire wire37_9;\n  wire wire38_9;\n  wire \\wire38_:missing ;\n  wire wire39_43_54;\n  wire \\wire39_:missing ;\n  wire \\wire3_:missing_22_25_26 ;\n  wire wire43;\n  wire \\wire43_10_12_:missing ;\n  wire wire43_13;\n  wire wire43_44;\n  wire \\wire43_46_:missing_52_53 ;\n  wire wire43_48;\n  wire wire43_9_11_12;\n  wire \\wire43_9_11_:missing ;\n  wire \\wire43_:missing_21_24 ;\n  wire \\wire43_:missing_40_41 ;\n  wire wire46;\n  wire wire4_11;\n  wire \\wire4_:missing ;\n  wire wire50;\n  wire wire52;\n  wire wire5_9;\n  wire wire6_13_28;\n  wire \\wire6_:missing ;\n  wire wire7_15;\n  wire wire7_16;\n  wire \\wire8_18_:missing ;\n  wire wire8_27;\n  wire wire9_10;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43_47 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_11;\n  assign wire6_13_28 = 4'h8 >> { \\wire:missing_edge , wire43_13 };\n  assign wire14_20 = 4'h2 >> { wire14_15_17_36, wire14_15_17_19 };\n  assign wire7_15 = 4'h8 >> { wire14_15_17_36, wire14_15_17_19 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire7_16, wire16_18_15 };\n  assign wire17_18 = 4'h8 >> { wire14_15_17_36, wire14_15_17_19 };\n  assign \\wire8_18_:missing  = 4'h8 >> { wire16_18_15, wire17_18 };\n  assign \\wire:missing_edge  = 2'h1 >> wire5_9;\n  assign wire25 = 2'hx >> \\wire3_:missing_22_25_26 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire3_:missing_22_25_26 ;\n  assign \\wire34_:missing  = 2'h1 >> wire34_40;\n  assign \\wire:missing_edge  = 2'h1 >> wire35_41;\n  assign wire14_15_17_36 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire37_9;\n  assign \\wire6_:missing  = 2'h1 >> wire6_13_28;\n  assign \\wire38_:missing  = 2'h1 >> wire38_9;\n  assign \\wire39_:missing  = 2'h1 >> wire39_43_54;\n  assign wire34_40 = 4'h8 >> { \\wire29_:missing_40_42 , \\wire43_:missing_40_41  };\n  assign wire35_41 = 4'h8 >> { \\wire30_:missing_41_42 , \\wire43_:missing_40_41  };\n  assign \\wire:missing_42  = 4'h8 >> { \\wire30_:missing_41_42 , \\wire29_:missing_40_42  };\n  assign \\wire43_9_11_:missing  = 4'h8 >> { \\wire:missing_43_47 , wire43 };\n  assign wire7_16 = 2'h1 >> wire7_15;\n  assign wire52 = 2'hx >> \\wire43_46_:missing_52_53 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire43_46_:missing_52_53 ;\n  assign wire8_27 = 2'h1 >> \\wire8_18_:missing ;\n  assign wire0_9 = 4'h6 >> { \\wire43_9_11_:missing , wire43_9_11_12 };\n  assign wire10_19 = 4'h6 >> { \\wire43_10_12_:missing , wire9_10 };\n  assign wire4_11 = 4'h8 >> { \\wire43_9_11_:missing , wire43_9_11_12 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire43_10_12_:missing , wire43_9_11_12 };\n  assign \\wire3_:missing_22_25_26  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_55  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire39_43_54;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire50 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire32_48 = wire43_48;\n  assign \\wire:missing_43_47  = \\wire:missing_edge ;\n  assign wire46 = \\wire43_46_:missing_52_53 ;\n  assign \\wire:missing_edge  = wire36_45;\n  assign \\wire:missing_44  = wire43_44;\n  assign wire23_28 = wire6_13_28;\n  assign \\wire:missing_edge  = wire8_27;\n  assign wire24 = \\wire43_:missing_21_24 ;\n  assign \\wire:missing_23  = wire23_28;\n  assign \\wire:missing_edge  = \\wire3_:missing_22_25_26 ;\n  assign wire21 = \\wire43_:missing_21_24 ;\n  assign wire2_20 = wire14_20;\n  assign wire14_15_17_19 = wire10_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:3.1-119.10\" *)\nmodule postsynth(wire0_9, wire1_9, wire2_20, \\wire29_:missing_40_42 , \\wire30_:missing_41_42 , wire31_9, wire32_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:5.10-5.17\" *)\n  output wire0_9;\n  wire wire0_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:7.8-7.17\" *)\n  wire wire10_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:8.8-8.23\" *)\n  wire wire14_15_17_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:9.8-9.23\" *)\n  wire wire14_15_17_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:10.8-10.17\" *)\n  wire wire14_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:13.10-13.17\" *)\n  output wire1_9;\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:18.8-18.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:19.9-19.31\" *)\n  input \\wire29_:missing_40_42 ;\n  wire \\wire29_:missing_40_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:21.10-21.18\" *)\n  output wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:23.9-23.31\" *)\n  input \\wire30_:missing_41_42 ;\n  wire \\wire30_:missing_41_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:25.10-25.18\" *)\n  output wire31_9;\n  wire wire31_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:27.10-27.19\" *)\n  output wire32_48;\n  wire wire32_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:32.8-32.17\" *)\n  wire wire36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:36.8-36.20\" *)\n  wire wire39_43_54;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:37.8-37.24\" *)\n  wire \\wire39_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:38.8-38.32\" *)\n  wire \\wire3_:missing_22_25_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:39.8-39.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:40.8-40.30\" *)\n  wire \\wire43_10_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:44.8-44.17\" *)\n  wire wire43_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:45.8-45.22\" *)\n  wire wire43_9_11_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:46.8-46.29\" *)\n  wire \\wire43_9_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:52.8-52.14\" *)\n  wire wire50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:60.8-60.16\" *)\n  wire wire8_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:61.8-61.16\" *)\n  wire wire9_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:65.8-65.27\" *)\n  wire \\wire:missing_43_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:67.8-67.24\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/951D05C1.v:68.8-68.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_9 = 1'hx;\n  assign wire10_19 = 1'hx;\n  assign wire14_15_17_19 = 1'hx;\n  assign wire14_15_17_36 = 1'h1;\n  assign wire14_20 = 1'hx;\n  assign wire1_9 = 1'hx;\n  assign wire25 = 1'hx;\n  assign wire2_20 = 1'hx;\n  assign wire31_9 = 1'hx;\n  assign wire32_48 = 1'hx;\n  assign wire36_45 = 1'h0;\n  assign wire39_43_54 = 1'h0;\n  assign \\wire39_:missing  = 1'h1;\n  assign \\wire3_:missing_22_25_26  = 1'h1;\n  assign wire43 = 1'hx;\n  assign \\wire43_10_12_:missing  = 1'hx;\n  assign wire43_48 = 1'hx;\n  assign wire43_9_11_12 = 1'hx;\n  assign \\wire43_9_11_:missing  = 1'hx;\n  assign wire50 = 1'h0;\n  assign wire8_27 = 1'h0;\n  assign wire9_10 = 1'hx;\n  assign \\wire:missing_43_47  = 1'h0;\n  assign \\wire:missing_55  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm/src/top.v'.\nSBY  2:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] Copy '/tmp/fuzzmount2DDF5D8C/951D05C1.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm/src/951D05C1.v'.\nSBY  2:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] Copy '/tmp/fuzzmount2DDF5D8C/951D05C1.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm/src/951D05C1.post.v'.\nSBY  2:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: abc pdr\nSBY  2:56:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:93$61_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:93$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:92$60_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:92$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:82$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:82$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:80$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:80$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:76$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:76$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:73$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/951D05C1.v:73$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire31_9 is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire43_10_12_:missing is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire9_10 is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire43_9_11_12 is used but has no driver.\nSBY  2:56:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: Warning: Wire presynth.\\wire43 is used but has no driver.\nSBY  2:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] base: finished (returncode=0)\nSBY  2:56:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire32_48 is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire31_9 is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire1_9 is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire43_10_12_:missing is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire9_10 is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire43_9_11_12 is used but has no driver.\nSBY  2:56:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: Warning: Wire presynth.\\wire43 is used but has no driver.\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] aig: finished (returncode=0)\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: Warning: The network has no constraints.\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: finished (returncode=0)\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] engine_0: Status returned by engine: FAIL\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm'.\nSBY  2:56:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpmko0iyzm] DONE (FAIL, rc=2)\n", :err ""}}}