# PWM_Duty_Cycle project

This project presents a simple VHDL design for PWM Generator with Variable Duty Cycle. The design for this application is verified on the OpenEPM1270 , CPLD Development Board.


## RTL implementation block diagram of the PWM_Duty_Cycle project

<div>
  <img src="https://github.com/Makjaballah/OpenEPM1270_CPLD_Projects/assets/170454462/da204c8b-4514-44e5-aec1-3245515cbf8a" width="300">
</div>


## Validation of the design of the PWM_Duty_Cycle project on the OpenEPM1270 , CPLD Development Board 

<div>
  <img src="https://github.com/Makjaballah/OpenEPM1270_CPLD_Projects/assets/170454462/99afd43e-9c9c-42a6-b506-218c25d6162f" width="300">
</div>
