{
  "design": {
    "design_info": {
      "boundary_crc": "0xC8DA78FF5F37F37E",
      "device": "xcku040-ffva1156-2-i",
      "gen_directory": "../../../../myAXI4LiteMasterV1.gen/sources_1/bd/AXI4Lite_singleRW_sys",
      "name": "AXI4Lite_singleRW_sys",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": "",
      "blk_mem_gen_0": "",
      "util_vector_logic_0": "",
      "axi_bram_ctrl_0": "",
      "smartconnect_0": "",
      "AXI4LiteMaster_singl_0": ""
    },
    "interface_ports": {
      "FIFO_WRITE": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:fifo_write:1.0",
        "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0"
      }
    },
    "ports": {
      "m_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "m_axi_aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXI4Lite_singleRW_sys_m_axi_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "single_burst_wr_finish": {
        "direction": "O"
      },
      "error_flag": {
        "direction": "O"
      },
      "write_resp_error": {
        "direction": "O"
      },
      "read_resp_error": {
        "direction": "O"
      },
      "rdata_notequal_wdata_error": {
        "direction": "O"
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "AXI4Lite_singleRW_sys_fifo_generator_0_0",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_fifo_generator_0_0\\AXI4Lite_singleRW_sys_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Common_Clock_Distributed_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Input_Data_Width": {
            "value": "45"
          },
          "Input_Depth": {
            "value": "16"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "true"
          },
          "Reset_Type": {
            "value": "Asynchronous_Reset"
          },
          "Use_Dout_Reset": {
            "value": "true"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "AXI4Lite_singleRW_sys_blk_mem_gen_0_0",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_blk_mem_gen_0_0\\AXI4Lite_singleRW_sys_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "AXI4Lite_singleRW_sys_util_vector_logic_0_0",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_util_vector_logic_0_0\\AXI4Lite_singleRW_sys_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "AXI4Lite_singleRW_sys_axi_bram_ctrl_0_1",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_axi_bram_ctrl_0_1\\AXI4Lite_singleRW_sys_axi_bram_ctrl_0_1.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "AXI4Lite_singleRW_sys_smartconnect_0_0",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_smartconnect_0_0\\AXI4Lite_singleRW_sys_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "AXI4LiteMaster_singl_0": {
        "vlnv": "xilinx.com:module_ref:AXI4LiteMaster_singleRW_useFIFO_wrapper:1.0",
        "xci_name": "AXI4Lite_singleRW_sys_AXI4LiteMaster_singl_0_1",
        "xci_path": "ip\\AXI4Lite_singleRW_sys_AXI4LiteMaster_singl_0_1\\AXI4Lite_singleRW_sys_AXI4LiteMaster_singl_0_1.xci",
        "inst_hier_path": "AXI4LiteMaster_singl_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "13"
          },
          "RD_CHECK_EN": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AXI4LiteMaster_singleRW_useFIFO_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "13",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "AXI4Lite_singleRW_sys_m_axi_aclk_0",
                "value_src": "default_prop"
              },
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x00001FFF",
              "width": "13"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "12",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "single_burst_wr_finish": {
            "direction": "O"
          },
          "error_flag": {
            "direction": "O"
          },
          "write_resp_error": {
            "direction": "O"
          },
          "read_resp_error": {
            "direction": "O"
          },
          "rdata_notequal_wdata_error": {
            "direction": "O"
          },
          "fwft_fifo_read_empty": {
            "direction": "I"
          },
          "fwft_fifo_read_dout": {
            "direction": "I",
            "left": "44",
            "right": "0"
          },
          "fwft_fifo_read_rd_en": {
            "direction": "O"
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "AXI4Lite_singleRW_sys_m_axi_aclk_0",
                "value_src": "default_prop"
              }
            }
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "8K",
              "width": "13"
            }
          }
        }
      }
    },
    "interface_nets": {
      "AXI4LiteMaster_singl_0_m_axi": {
        "interface_ports": [
          "smartconnect_0/S00_AXI",
          "AXI4LiteMaster_singl_0/m_axi"
        ]
      },
      "FIFO_WRITE_0_1": {
        "interface_ports": [
          "FIFO_WRITE",
          "fifo_generator_0/FIFO_WRITE"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "AXI4LiteMaster_singl_0_error_flag": {
        "ports": [
          "AXI4LiteMaster_singl_0/error_flag",
          "error_flag"
        ]
      },
      "AXI4LiteMaster_singl_0_fwft_fifo_read_rd_en": {
        "ports": [
          "AXI4LiteMaster_singl_0/fwft_fifo_read_rd_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "AXI4LiteMaster_singl_0_rdata_notequal_wdata_error": {
        "ports": [
          "AXI4LiteMaster_singl_0/rdata_notequal_wdata_error",
          "rdata_notequal_wdata_error"
        ]
      },
      "AXI4LiteMaster_singl_0_read_resp_error": {
        "ports": [
          "AXI4LiteMaster_singl_0/read_resp_error",
          "read_resp_error"
        ]
      },
      "AXI4LiteMaster_singl_0_single_burst_wr_finish": {
        "ports": [
          "AXI4LiteMaster_singl_0/single_burst_wr_finish",
          "single_burst_wr_finish"
        ]
      },
      "AXI4LiteMaster_singl_0_write_resp_error": {
        "ports": [
          "AXI4LiteMaster_singl_0/write_resp_error",
          "write_resp_error"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "AXI4LiteMaster_singl_0/fwft_fifo_read_dout"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "AXI4LiteMaster_singl_0/fwft_fifo_read_empty"
        ]
      },
      "m_axi_aclk_0_1": {
        "ports": [
          "m_axi_aclk",
          "fifo_generator_0/clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "smartconnect_0/aclk",
          "AXI4LiteMaster_singl_0/m_axi_aclk"
        ]
      },
      "m_axi_aresetn_0_1": {
        "ports": [
          "m_axi_aresetn",
          "util_vector_logic_0/Op1",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "AXI4LiteMaster_singl_0/m_axi_aresetn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "fifo_generator_0/rst"
        ]
      }
    },
    "addressing": {
      "/AXI4LiteMaster_singl_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}