<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1486</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1486-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1486.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-206&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:364px;left:68px;white-space:nowrap" class="ft02">35.12&#160;&#160;MSRS IN INTEL</p>
<p style="position:absolute;top:366px;left:284px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:364px;left:298px;white-space:nowrap" class="ft02">&#160;XEON</p>
<p style="position:absolute;top:366px;left:356px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:364px;left:369px;white-space:nowrap" class="ft02">&#160;PROCESSOR E5 V3 AND&#160;E7 V3 PRODUCT FAMILY</p>
<p style="position:absolute;top:400px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:398px;left:99px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:400px;left:110px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:398px;left:147px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:400px;left:158px;white-space:nowrap" class="ft03">&#160;processor E5&#160;v3&#160;family&#160;and&#160;Intel</p>
<p style="position:absolute;top:398px;left:379px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:400px;left:390px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:398px;left:427px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:400px;left:438px;white-space:nowrap" class="ft03">&#160;processor&#160;E7 v3 family are based on&#160;Haswell-E microarchi-</p>
<p style="position:absolute;top:417px;left:68px;white-space:nowrap" class="ft06">tecture (CPUID&#160;DisplayFamily_DisplayModel = 06_3F).&#160;These processors supports the&#160;MSR interfaces&#160;listed&#160;in&#160;<br/><a href="o_fe12b1e2a880e0ce-1423.html">Table 35-18</a><a href="o_fe12b1e2a880e0ce-1468.html">, Table 35-27</a>, and&#160;<a href="o_fe12b1e2a880e0ce-1486.html">Table&#160;35-30.</a>&#160;</p>
<p style="position:absolute;top:207px;left:185px;white-space:nowrap" class="ft03">59:0</p>
<p style="position:absolute;top:207px;left:449px;white-space:nowrap" class="ft07">Package C10 Residency Counter.&#160;(R/O)<br/>Value&#160;since last&#160;reset that&#160;this&#160;package&#160;is&#160;in&#160;processor-specific C10&#160;</p>
<p style="position:absolute;top:244px;left:449px;white-space:nowrap" class="ft03">states.&#160;Count&#160;at&#160;the same&#160;frequency as&#160;the&#160;TSC.</p>
<p style="position:absolute;top:268px;left:185px;white-space:nowrap" class="ft03">63:60</p>
<p style="position:absolute;top:268px;left:449px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:292px;left:74px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1423.html">e Table&#160;35-18,</a><a href="o_fe12b1e2a880e0ce-1442.html">&#160;Table&#160;35-19,</a><a href="o_fe12b1e2a880e0ce-1443.html">&#160;Table 35-20</a><a href="o_fe12b1e2a880e0ce-1468.html">,&#160;Table 35-27, T</a><a href="o_fe12b1e2a880e0ce-1473.html">able&#160;35-28&#160;f</a>or&#160;other MSR&#160;definitions&#160;applicable&#160;to&#160;processors&#160;with CPUID&#160;</p>
<p style="position:absolute;top:308px;left:74px;white-space:nowrap" class="ft03">signature 06_45H.&#160;</p>
<p style="position:absolute;top:475px;left:182px;white-space:nowrap" class="ft05">Table 35-30. &#160;Additional MSRs&#160;Supported by&#160;Intel®&#160;Xeon® Processor E5 v3&#160;Family</p>
<p style="position:absolute;top:499px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:516px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:516px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:499px;left:379px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:516px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:540px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:540px;left:140px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:564px;left:83px;white-space:nowrap" class="ft03">35H</p>
<p style="position:absolute;top:564px;left:143px;white-space:nowrap" class="ft03">53</p>
<p style="position:absolute;top:564px;left:185px;white-space:nowrap" class="ft03">MSR_CORE_THREAD_COUN</p>
<p style="position:absolute;top:580px;left:185px;white-space:nowrap" class="ft03">T</p>
<p style="position:absolute;top:564px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:564px;left:449px;white-space:nowrap" class="ft03">Configured&#160;State&#160;of&#160;Enabled&#160;Processor&#160;Core&#160;Count and&#160;Logical&#160;</p>
<p style="position:absolute;top:580px;left:449px;white-space:nowrap" class="ft08">Processor Count (RO)<br/>•&#160;After&#160;a&#160;Power-On&#160;RESET,&#160;enumerates&#160;factory configuration&#160;of&#160;</p>
<p style="position:absolute;top:616px;left:465px;white-space:nowrap" class="ft03">the number of&#160;processor cores&#160;and logical processors&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:631px;left:465px;white-space:nowrap" class="ft03">physical&#160;package.</p>
<p style="position:absolute;top:646px;left:449px;white-space:nowrap" class="ft03">•&#160;Following&#160;the&#160;sequence&#160;of&#160;(i)&#160;BIOS&#160;modified&#160;a&#160;Configuration&#160;Mask&#160;</p>
<p style="position:absolute;top:661px;left:465px;white-space:nowrap" class="ft03">which selects a subset&#160;of&#160;processor cores to&#160;be active&#160;post&#160;</p>
<p style="position:absolute;top:676px;left:465px;white-space:nowrap" class="ft03">RESET and (ii)&#160;a RESET&#160;event&#160;after&#160;the modification,&#160;enumerates&#160;</p>
<p style="position:absolute;top:691px;left:465px;white-space:nowrap" class="ft03">the&#160;current&#160;configuration&#160;of&#160;enabled&#160;processor&#160;core&#160;count&#160;and&#160;</p>
<p style="position:absolute;top:706px;left:465px;white-space:nowrap" class="ft03">logical processor count in&#160;the&#160;physical package.</p>
<p style="position:absolute;top:730px;left:185px;white-space:nowrap" class="ft03">15:0</p>
<p style="position:absolute;top:730px;left:449px;white-space:nowrap" class="ft07">Core_COUNT&#160;(RO)<br/>The number of&#160;processor cores that&#160;are&#160;currently enabled&#160;(by&#160;</p>
<p style="position:absolute;top:768px;left:449px;white-space:nowrap" class="ft03">either&#160;factory configuration&#160;or&#160;BIOS&#160;configuration)&#160;in&#160;the&#160;physical&#160;</p>
<p style="position:absolute;top:784px;left:449px;white-space:nowrap" class="ft03">package.</p>
<p style="position:absolute;top:808px;left:185px;white-space:nowrap" class="ft03">31:16</p>
<p style="position:absolute;top:808px;left:449px;white-space:nowrap" class="ft07">THREAD_COUNT&#160;(RO)<br/>The&#160;number&#160;of&#160;logical processors&#160;that&#160;are currently enabled&#160;(by&#160;</p>
<p style="position:absolute;top:845px;left:449px;white-space:nowrap" class="ft03">either&#160;factory configuration&#160;or&#160;BIOS&#160;configuration)&#160;in&#160;the&#160;physical&#160;</p>
<p style="position:absolute;top:862px;left:449px;white-space:nowrap" class="ft03">package.</p>
<p style="position:absolute;top:886px;left:185px;white-space:nowrap" class="ft03">63:32</p>
<p style="position:absolute;top:886px;left:449px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:910px;left:83px;white-space:nowrap" class="ft03">53H</p>
<p style="position:absolute;top:910px;left:143px;white-space:nowrap" class="ft03">83</p>
<p style="position:absolute;top:910px;left:185px;white-space:nowrap" class="ft03">MSR_THREAD_ID_INFO</p>
<p style="position:absolute;top:910px;left:357px;white-space:nowrap" class="ft03">Thread</p>
<p style="position:absolute;top:910px;left:449px;white-space:nowrap" class="ft03">A Hardware&#160;Assigned&#160;ID for the&#160;Logical&#160;Processor&#160;(RO)</p>
<p style="position:absolute;top:934px;left:185px;white-space:nowrap" class="ft03">7:0</p>
<p style="position:absolute;top:934px;left:449px;white-space:nowrap" class="ft07">Logical_Processor_ID (RO)<br/>An implementation-specific numerical. value physically&#160;assigned&#160;to&#160;</p>
<p style="position:absolute;top:971px;left:449px;white-space:nowrap" class="ft03">each logical processor.&#160;This ID&#160;is&#160;not&#160;related to&#160;Initial APIC ID&#160;or&#160;</p>
<p style="position:absolute;top:988px;left:449px;white-space:nowrap" class="ft03">x2APIC ID,&#160;it&#160;is unique&#160;within&#160;a physical&#160;package.</p>
<p style="position:absolute;top:1012px;left:185px;white-space:nowrap" class="ft03">63:8</p>
<p style="position:absolute;top:1012px;left:449px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:100px;left:118px;white-space:nowrap" class="ft05">Table 35-29.&#160;&#160;Additional Residency MSRs&#160;Supported&#160;by&#160;4th&#160;Generation&#160;Intel® Core™ Processors&#160;with&#160;</p>
<p style="position:absolute;top:118px;left:293px;white-space:nowrap" class="ft05">DisplayFamily_DisplayModel Signature 06_45H</p>
<p style="position:absolute;top:142px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:159px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:142px;left:379px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:182px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
