{ "blocks": [
  {
    "id": "entry",
    "phis": [],
    "instructions": [],
    "terminator": "Jump main_0",
    "edges": [{"target": "main_0", "label": ""}]
  },
  {
    "id": "if_end_6",
    "phis": ["v29 <- ([v27, if_true_4], [v28, if_false_5])"],
    "instructions": ["v30 <- Mem[v3]", "v31 <- v29 OpAdd v30", "v32 <- v31 OpSub v24", "v33 <- v23 OpMul v21", "v34 <- Mem[v4]"],
    "terminator": "Branch Lt v34 v33",
    "edges": [{"target": "if_true_7", "label": "true"}, {"target": "if_false_8", "label": "false"}]
  },
  {
    "id": "if_end_9",
    "phis": ["v38 <- ([v36, if_true_7], [v37, if_false_8])"],
    "instructions": ["v39 <- Mem[v4]", "v40 <- v38 OpAdd v39", "v41 <- v40 OpSub v33", "Mem[v3] <- v19", "Mem[v4] <- v21"],
    "terminator": "Jump while_cond_1",
    "edges": [{"target": "while_cond_1", "label": ""}]
  },
  {
    "id": "if_false_5",
    "phis": [],
    "instructions": ["v28 <- 0"],
    "terminator": "Jump if_end_6",
    "edges": [{"target": "if_end_6", "label": ""}]
  },
  {
    "id": "if_false_8",
    "phis": [],
    "instructions": ["v37 <- 0"],
    "terminator": "Jump if_end_9",
    "edges": [{"target": "if_end_9", "label": ""}]
  },
  {
    "id": "if_true_4",
    "phis": [],
    "instructions": ["v26 <- Mem[v2]", "v27 <- v26 OpMul v23"],
    "terminator": "Jump if_end_6",
    "edges": [{"target": "if_end_6", "label": ""}]
  },
  {
    "id": "if_true_7",
    "phis": [],
    "instructions": ["v35 <- Mem[v1]", "v36 <- v35 OpMul v23"],
    "terminator": "Jump if_end_9",
    "edges": [{"target": "if_end_9", "label": ""}]
  },
  {
    "id": "main_0",
    "phis": [],
    "instructions": ["Read v42", "Read v43", "Mem[0] <- v42", "Mem[1] <- v43", "Mem[2] <- 0", "Mem[3] <- 0", "Mem[4] <- 0", "Call proc_de(0, 1, 2, 3, 4)", "v44 <- Mem[0]", "v45 <- Mem[1]", "v46 <- Mem[2]", "v47 <- Mem[3]", "v48 <- Mem[4]", "Print v46", "Print v47", "Print v48"],
    "terminator": "Halt",
    "edges": []
  },
  {
    "id": "proc_de(v1, v2, v3, v4, v5)",
    "phis": [],
    "instructions": ["v0 <- RegA (RetAddr)", "# Args: v1, v2, v3, v4, v5", "v6 <- Mem[v1]", "v7 <- Mem[v2]", "v8 <- 1", "Mem[v3] <- v8", "v9 <- 0", "Mem[v4] <- v9", "v10 <- Mem[v2]", "v11 <- Mem[v1]", "v12 <- v11 OpSub 1"],
    "terminator": "Jump while_cond_1",
    "edges": [{"target": "while_cond_1", "label": ""}]
  },
  {
    "id": "while_body_2",
    "phis": [],
    "instructions": ["v22 <- v15 OpMod v16", "v23 <- v15 OpDiv v16", "v24 <- v23 OpMul v19", "v25 <- Mem[v3]"],
    "terminator": "Branch Lt v25 v24",
    "edges": [{"target": "if_true_4", "label": "true"}, {"target": "if_false_5", "label": "false"}]
  },
  {
    "id": "while_cond_1",
    "phis": ["v13 <- ([0, proc_de], [v22, if_end_9])", "v14 <- ([0, proc_de], [v23, if_end_9])", "v15 <- ([v6, proc_de], [v16, if_end_9])", "v16 <- ([v7, proc_de], [v22, if_end_9])", "v17 <- ([0, proc_de], [v19, if_end_9])", "v18 <- ([0, proc_de], [v33, if_end_9])", "v19 <- ([v10, proc_de], [v32, if_end_9])", "v20 <- ([0, proc_de], [v21, if_end_9])", "v21 <- ([v12, proc_de], [v41, if_end_9])"],
    "instructions": [],
    "terminator": "Branch Gt v16 0",
    "edges": [{"target": "while_body_2", "label": "true"}, {"target": "while_end_3", "label": "false"}]
  },
  {
    "id": "while_end_3",
    "phis": [],
    "instructions": ["Mem[v5] <- v15", "RegA <- v0 (RetAddr)"],
    "terminator": "Return",
    "edges": []
  }
]}