// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

`include "ervp_global.vh"





module RVX_MODULE_070
(
	rvx_port_17,
	rvx_port_06,

	rvx_port_09,
	rvx_port_10,
	rvx_port_18,
	rvx_port_15,
	rvx_port_01,
	rvx_port_02,
	rvx_port_11,
	rvx_port_00,

	rvx_port_07,
	
	rvx_port_12,
	rvx_port_14,
	rvx_port_08,
	rvx_port_13,
	rvx_port_05,
	rvx_port_04,
	rvx_port_03,
	rvx_port_16
);





parameter RVX_GPARA_1 = 1;
parameter RVX_GPARA_2 = 1;
parameter RVX_GPARA_0 = 1;

input wire rvx_port_17, rvx_port_06;

input wire rvx_port_09;
input wire rvx_port_10;
input wire [RVX_GPARA_2-1:0] rvx_port_18;
input wire rvx_port_15;
input wire [RVX_GPARA_0-1:0] rvx_port_01;
output wire [RVX_GPARA_0-1:0] rvx_port_02;
output wire rvx_port_11;
output reg rvx_port_00;

input wire [RVX_GPARA_1-1:0] rvx_port_07;

output wire [RVX_GPARA_1-1:0] rvx_port_12;
output wire [RVX_GPARA_1-1:0] rvx_port_14;
output wire [RVX_GPARA_1*RVX_GPARA_2-1:0] rvx_port_08;
output wire [RVX_GPARA_1-1:0] rvx_port_13;
output wire [RVX_GPARA_1*RVX_GPARA_0-1:0] rvx_port_05;
input wire [RVX_GPARA_1*RVX_GPARA_0-1:0] rvx_port_04;
input wire [RVX_GPARA_1-1:0] rvx_port_03;
input wire [RVX_GPARA_1-1:0] rvx_port_16;

genvar i;

wire [RVX_GPARA_1-1:0] rvx_signal_5;
wire [RVX_GPARA_1-1:0] rvx_signal_0;
wire [RVX_GPARA_2-1:0] rvx_signal_7 [RVX_GPARA_1-1:0];
wire [RVX_GPARA_1-1:0] rvx_signal_3;
wire [RVX_GPARA_0-1:0] rvx_signal_2 [RVX_GPARA_1-1:0];
wire [RVX_GPARA_0-1:0] rvx_signal_4;
wire rvx_signal_1;
wire rvx_signal_6;

generate
	for(i=0; i<RVX_GPARA_1; i=i+1)
	begin : i_split_and_merge
		assign rvx_port_12[i] = rvx_signal_5[i];
		assign rvx_port_14[i] = rvx_signal_0[i];
		assign rvx_port_08[RVX_GPARA_2*(i+1)-1 -:RVX_GPARA_2] = rvx_signal_7[i];
		assign rvx_port_13[i] = rvx_signal_3[i];
		assign rvx_port_05[RVX_GPARA_0*(i+1)-1 -:RVX_GPARA_0] = rvx_signal_2[i];
	end
endgenerate

assign rvx_signal_5 = (rvx_port_09==0)? 0 : rvx_port_07;

generate
	for(i=0; i<RVX_GPARA_1; i=i+1)
	begin : i_duplicate
		assign rvx_signal_0[i] = rvx_port_10;
		assign rvx_signal_7[i] = rvx_port_18;
		assign rvx_signal_3[i] = rvx_port_15;
		assign rvx_signal_2[i] = rvx_port_01;
	end
endgenerate

ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT
#(
	.BW_DATA(RVX_GPARA_0),
	.NUM_DATA(RVX_GPARA_1)
)
i_rvx_instance_0
(
	.data_input_list(rvx_port_04),
	.select(rvx_port_07),
	.data_output(rvx_signal_4)
);
assign rvx_port_02 = rvx_signal_4;

ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT
#(
	.BW_DATA(1),
	.NUM_DATA(RVX_GPARA_1)
)
i_rvx_instance_2
(
	.data_input_list(rvx_port_03),
	.select(rvx_port_07),
	.data_output(rvx_signal_1)
);
assign rvx_port_11 = rvx_signal_1;

ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT
#(
	.BW_DATA(1),
	.NUM_DATA(RVX_GPARA_1)
)
i_rvx_instance_1
(
	.data_input_list(rvx_port_16),
	.select(rvx_port_07),
	.data_output(rvx_signal_6)
);

always@(*)
begin
	rvx_port_00 = 0;
	if(rvx_port_09==1)
	begin
		if(rvx_port_07==0)
			rvx_port_00 = 1;
		else
			rvx_port_00 = rvx_signal_6;
	end
end

endmodule

