Analysis & Synthesis report for RISCV
Tue Dec  2 19:30:52 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated
 18. Parameter Settings for User Entity Instance: UART_Programmer:programmer_inst
 19. Parameter Settings for User Entity Instance: RISCV:RISCV|Instruction_Memory:Instruction_Memory
 20. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: VGA_Controller:VGA_Controller|vga_controller_1280x800:pt
 22. Parameter Settings for Inferred Entity Instance: RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0
 23. Parameter Settings for Inferred Entity Instance: VGA_Controller:VGA_Controller|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: VGA_Controller:VGA_Controller|lpm_divide:Mod1
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
 27. Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll"
 28. Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk"
 29. Port Connectivity Checks: "RISCV:RISCV|Instruction_Memory:Instruction_Memory"
 30. Port Connectivity Checks: "RISCV:RISCV"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec  2 19:30:52 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; RISCV                                           ;
; Top-level Entity Name           ; Top_module_RISCV                                ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 5682                                            ;
; Total pins                      ; 78                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 32,768                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Top_module_RISCV   ; RISCV              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.32        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.1%      ;
;     Processor 3            ;  33.4%      ;
;     Processor 4            ;  33.4%      ;
;     Processor 5            ;  15.1%      ;
;     Processor 6            ;  15.1%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                       ; Library  ;
+---------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; vgaClock/synthesis/vgaClock.v                                             ; yes             ; User Verilog HDL File        ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v                                             ; vgaClock ;
; vgaClock/synthesis/submodules/vgaClock_video_pll_0.v                      ; yes             ; User Verilog HDL File        ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v                      ; vgaClock ;
; vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File        ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; vgaClock ;
; vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v            ; yes             ; User Verilog HDL File        ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v            ; vgaClock ;
; VGA_Controller.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv                                                         ;          ;
; Program_Counter.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Program_Counter.sv                                                        ;          ;
; RISCV.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv                                                                  ;          ;
; Instruction_Memory.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Instruction_Memory.sv                                                     ;          ;
; Registers_Unit.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Registers_Unit.sv                                                         ;          ;
; Imm_Generator.sv                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Imm_Generator.sv                                                          ;          ;
; AluASrc.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluASrc.sv                                                                ;          ;
; AluBSrc.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluBSrc.sv                                                                ;          ;
; ALU_Module.sv                                                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/ALU_Module.sv                                                             ;          ;
; Branch_Unit.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Branch_Unit.sv                                                            ;          ;
; Sum4.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Sum4.sv                                                                   ;          ;
; PC_mux.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/PC_mux.sv                                                                 ;          ;
; Data_Memory.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv                                                            ;          ;
; Write_Back_Data.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Write_Back_Data.sv                                                        ;          ;
; Control_Unit.sv                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Control_Unit.sv                                                           ;          ;
; hex7seg.sv                                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/hex7seg.sv                                                                ;          ;
; Top_module_RISCV.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv                                                       ;          ;
; UART_Programmer.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/UART_Programmer.sv                                                        ;          ;
; font.mem                                                                  ; yes             ; Auto-Found Unspecified File  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/font.mem                                                                  ;          ;
; altera_pll.v                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v                                                                             ;          ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;          ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;          ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;          ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;          ;
; aglobal241.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                                                           ;          ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;          ;
; altrom.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                                                               ;          ;
; altram.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                                                               ;          ;
; altdpram.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                                                             ;          ;
; db/altsyncram_2si1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf                                                    ;          ;
; lpm_divide.tdf                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                           ;          ;
; abs_divider.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                          ;          ;
; sign_div_unsign.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                      ;          ;
; db/lpm_divide_52m.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/lpm_divide_52m.tdf                                                     ;          ;
; db/sign_div_unsign_8kh.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/sign_div_unsign_8kh.tdf                                                ;          ;
; db/alt_u_div_mse.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/alt_u_div_mse.tdf                                                      ;          ;
+---------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 4973      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4854      ;
;     -- 7 input functions                    ; 138       ;
;     -- 6 input functions                    ; 3336      ;
;     -- 5 input functions                    ; 555       ;
;     -- 4 input functions                    ; 400       ;
;     -- <=3 input functions                  ; 425       ;
;                                             ;           ;
; Dedicated logic registers                   ; 5682      ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 32768     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 2         ;
;     -- PLLs                                 ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4452      ;
; Total fan-out                               ; 48613     ;
; Average fan-out                             ; 4.53      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Entity Name                    ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |Top_module_RISCV                                         ; 4854 (1)            ; 5682 (0)                  ; 32768             ; 0          ; 78   ; 0            ; |Top_module_RISCV                                                                                                                                                                     ; Top_module_RISCV               ; work         ;
;    |RISCV:RISCV|                                          ; 3088 (76)           ; 4256 (0)                  ; 32768             ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV                                                                                                                                                         ; RISCV                          ; work         ;
;       |ALU_Module:ALU_Module|                             ; 447 (447)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module                                                                                                                                   ; ALU_Module                     ; work         ;
;       |AluASrc:Alu_A|                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|AluASrc:Alu_A                                                                                                                                           ; AluASrc                        ; work         ;
;       |AluBSrc:Alu_B|                                     ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|AluBSrc:Alu_B                                                                                                                                           ; AluBSrc                        ; work         ;
;       |Branch_Unit:Branch_Unit|                           ; 45 (45)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Branch_Unit:Branch_Unit                                                                                                                                 ; Branch_Unit                    ; work         ;
;       |Control_Unit:Control_unit|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Control_Unit:Control_unit                                                                                                                               ; Control_Unit                   ; work         ;
;       |Data_Memory:Data_Memory|                           ; 1532 (1532)         ; 3232 (3232)               ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory                                                                                                                                 ; Data_Memory                    ; work         ;
;       |Imm_Generator:IMM_Generator|                       ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Imm_Generator:IMM_Generator                                                                                                                             ; Imm_Generator                  ; work         ;
;       |Instruction_Memory:Instruction_Memory|             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory                                                                                                                   ; Instruction_Memory             ; work         ;
;          |altsyncram:mem_rtl_0|                           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0                                                                                              ; altsyncram                     ; work         ;
;             |altsyncram_2si1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                               ; altsyncram_2si1                ; work         ;
;       |Program_Counter:Program_Counter|                   ; 13 (13)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Program_Counter:Program_Counter                                                                                                                         ; Program_Counter                ; work         ;
;       |Registers_Unit:Registers_Unit|                     ; 749 (749)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit                                                                                                                           ; Registers_Unit                 ; work         ;
;       |Sum4:Sum4|                                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Sum4:Sum4                                                                                                                                               ; Sum4                           ; work         ;
;       |Write_Back_Data:Write_Back_Data|                   ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|RISCV:RISCV|Write_Back_Data:Write_Back_Data                                                                                                                         ; Write_Back_Data                ; work         ;
;    |UART_Programmer:programmer_inst|                      ; 195 (195)           ; 196 (196)                 ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|UART_Programmer:programmer_inst                                                                                                                                     ; UART_Programmer                ; work         ;
;    |VGA_Controller:VGA_Controller|                        ; 1528 (1465)         ; 1230 (1209)               ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller                                                                                                                                       ; VGA_Controller                 ; work         ;
;       |clock1280x800:vgaclock|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock                                                                                                                ; clock1280x800                  ; work         ;
;          |vgaClock:clk|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk                                                                                                   ; vgaClock                       ; vgaClock     ;
;             |vgaClock_video_pll_0:video_pll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0                                                                  ; vgaClock_video_pll_0           ; vgaClock     ;
;                |vgaClock_video_pll_0_video_pll:video_pll| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll                         ; vgaClock_video_pll_0_video_pll ; vgaClock     ;
;                   |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ; altera_pll                     ; work         ;
;       |lpm_divide:Mod0|                                   ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod0                                                                                                                       ; lpm_divide                     ; work         ;
;          |lpm_divide_52m:auto_generated|                  ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod0|lpm_divide_52m:auto_generated                                                                                         ; lpm_divide_52m                 ; work         ;
;             |sign_div_unsign_8kh:divider|                 ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                             ; sign_div_unsign_8kh            ; work         ;
;                |alt_u_div_mse:divider|                    ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod0|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                       ; alt_u_div_mse                  ; work         ;
;       |lpm_divide:Mod1|                                   ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod1                                                                                                                       ; lpm_divide                     ; work         ;
;          |lpm_divide_52m:auto_generated|                  ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod1|lpm_divide_52m:auto_generated                                                                                         ; lpm_divide_52m                 ; work         ;
;             |sign_div_unsign_8kh:divider|                 ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod1|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider                                                             ; sign_div_unsign_8kh            ; work         ;
;                |alt_u_div_mse:divider|                    ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|lpm_divide:Mod1|lpm_divide_52m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_mse:divider                                       ; alt_u_div_mse                  ; work         ;
;       |vga_controller_1280x800:pt|                        ; 29 (29)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|VGA_Controller:VGA_Controller|vga_controller_1280x800:pt                                                                                                            ; vga_controller_1280x800        ; work         ;
;    |hex7seg:result0|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result0                                                                                                                                                     ; hex7seg                        ; work         ;
;    |hex7seg:result1|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result1                                                                                                                                                     ; hex7seg                        ; work         ;
;    |hex7seg:result2|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result2                                                                                                                                                     ; hex7seg                        ; work         ;
;    |hex7seg:result3|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result3                                                                                                                                                     ; hex7seg                        ; work         ;
;    |hex7seg:result4|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result4                                                                                                                                                     ; hex7seg                        ; work         ;
;    |hex7seg:result5|                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Top_module_RISCV|hex7seg:result5                                                                                                                                                     ; hex7seg                        ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-----------------+
; N/A    ; altera_pll   ; 24.1    ; N/A          ; N/A          ; |Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk ; vgaClock.qsys   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[1]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[2]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[3]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[4]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[5]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[6]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[7]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[8]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[9]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[10]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[11]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[12]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[13]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[14]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[15]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[16]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[17]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[18]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[19]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[20]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[21]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[22]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[23]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[24]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[25]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[26]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[27]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[28]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[29]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[30]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[31]    ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; RISCV:RISCV|Data_Memory:Data_Memory|DataRead[0]     ; RISCV:RISCV|Control_Unit:Control_unit|DMWR ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                            ;
+---------------------------------------------------------------------------+---------------------------------------------------------------+
; UART_Programmer:programmer_inst|state[3..9,11..31]                        ; Merged with UART_Programmer:programmer_inst|state[10]         ;
; UART_Programmer:programmer_inst|rx_state[2..9,11..31]                     ; Merged with UART_Programmer:programmer_inst|rx_state[10]      ;
; VGA_Controller:VGA_Controller|opcode_reg[0]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[0]  ;
; VGA_Controller:VGA_Controller|opcode_reg[4]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[4]  ;
; VGA_Controller:VGA_Controller|instruction_reg[12]                         ; Merged with VGA_Controller:VGA_Controller|funct3_reg[0]       ;
; VGA_Controller:VGA_Controller|rs1_reg[1]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[16] ;
; VGA_Controller:VGA_Controller|rs2_reg[0]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[20] ;
; VGA_Controller:VGA_Controller|rs2_reg[4]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[24] ;
; VGA_Controller:VGA_Controller|instruction_reg[28]                         ; Merged with VGA_Controller:VGA_Controller|funct7_reg[3]       ;
; VGA_Controller:VGA_Controller|opcode_reg[1]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[1]  ;
; VGA_Controller:VGA_Controller|opcode_reg[5]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[5]  ;
; VGA_Controller:VGA_Controller|instruction_reg[13]                         ; Merged with VGA_Controller:VGA_Controller|funct3_reg[1]       ;
; VGA_Controller:VGA_Controller|rs1_reg[2]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[17] ;
; VGA_Controller:VGA_Controller|rs2_reg[1]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[21] ;
; VGA_Controller:VGA_Controller|instruction_reg[29]                         ; Merged with VGA_Controller:VGA_Controller|funct7_reg[4]       ;
; VGA_Controller:VGA_Controller|opcode_reg[2]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[2]  ;
; VGA_Controller:VGA_Controller|opcode_reg[6]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[6]  ;
; VGA_Controller:VGA_Controller|instruction_reg[14]                         ; Merged with VGA_Controller:VGA_Controller|funct3_reg[2]       ;
; VGA_Controller:VGA_Controller|rs1_reg[3]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[18] ;
; VGA_Controller:VGA_Controller|rs2_reg[2]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[22] ;
; VGA_Controller:VGA_Controller|instruction_reg[30]                         ; Merged with VGA_Controller:VGA_Controller|funct7_reg[5]       ;
; VGA_Controller:VGA_Controller|opcode_reg[3]                               ; Merged with VGA_Controller:VGA_Controller|instruction_reg[3]  ;
; VGA_Controller:VGA_Controller|rs1_reg[0]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[15] ;
; VGA_Controller:VGA_Controller|rs1_reg[4]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[19] ;
; VGA_Controller:VGA_Controller|rs2_reg[3]                                  ; Merged with VGA_Controller:VGA_Controller|instruction_reg[23] ;
; VGA_Controller:VGA_Controller|instruction_reg[27]                         ; Merged with VGA_Controller:VGA_Controller|funct7_reg[2]       ;
; VGA_Controller:VGA_Controller|instruction_reg[31]                         ; Merged with VGA_Controller:VGA_Controller|funct7_reg[6]       ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[0]     ; Stuck at GND due to stuck port clock                          ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[1..52] ; Lost fanout                                                   ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][0]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][1]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][2]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][3]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][4]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][5]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][6]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][7]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][8]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][9]             ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][10]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][11]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][12]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][13]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][14]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][15]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][16]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][17]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][18]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][19]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][20]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][21]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][22]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][23]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][24]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][25]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][26]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][27]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][28]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][29]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][30]            ; Stuck at GND due to stuck port data_in                        ;
; RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[0][31]            ; Stuck at GND due to stuck port data_in                        ;
; UART_Programmer:programmer_inst|rx_state[10]                              ; Stuck at GND due to stuck port data_in                        ;
; UART_Programmer:programmer_inst|state[10]                                 ; Stuck at GND due to stuck port data_in                        ;
; UART_Programmer:programmer_inst|address_counter[10..31]                   ; Lost fanout                                                   ;
; VGA_Controller:VGA_Controller|registers[0][31]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][30]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][29]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][28]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][27]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][26]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][25]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][24]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][23]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][22]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][21]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][20]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][19]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][18]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][17]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][16]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][15]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][14]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][13]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][12]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][11]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][10]                            ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][9]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][8]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][7]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][6]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][5]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][4]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][3]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][2]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][1]                             ; Stuck at GND due to stuck port data_in                        ;
; VGA_Controller:VGA_Controller|registers[0][0]                             ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 223                                   ;                                                               ;
+---------------------------------------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+-----------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal      ; Registers Removed due to This Register                                  ;
+-----------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------+
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[0] ; Stuck at GND            ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[1],  ;
;                                                                       ; due to stuck port clock ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[3],  ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[5],  ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[7],  ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[9],  ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[11], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[13], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[21], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[22], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[23], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[24], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[25], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[28], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[29], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[30], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[31], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[32], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[33], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[34], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[35], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[36], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[37], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[38], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[44], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[46], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[47], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[48], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[49], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[50], ;
;                                                                       ;                         ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[51]  ;
; UART_Programmer:programmer_inst|address_counter[31]                   ; Lost Fanouts            ; UART_Programmer:programmer_inst|address_counter[30],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[29],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[28],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[27],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[26],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[25],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[24],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[23],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[22],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[21],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[20],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[19],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[18],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[17],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[16],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[15],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[14],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[13],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[12],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[11],                    ;
;                                                                       ;                         ; UART_Programmer:programmer_inst|address_counter[10]                     ;
+-----------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5682  ;
; Number of registers using Synchronous Clear  ; 5492  ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 100   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4368  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; UART_Programmer:programmer_inst|cpu_reset_n ; 363     ;
; Total number of inverted registers = 1      ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                           ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; Register Name                                                          ; RAM Name                                                    ;
+------------------------------------------------------------------------+-------------------------------------------------------------+
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[0]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[1]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[2]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[3]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[4]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[5]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[6]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[7]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[8]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[9]  ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[10] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[11] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[12] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[13] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[14] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[15] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[16] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[17] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[18] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[19] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[20] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[21] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[22] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[23] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[24] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[25] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[26] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[27] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[28] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[29] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[30] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[31] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[32] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[33] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[34] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[35] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[36] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[37] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[38] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[39] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[40] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[41] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[42] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[43] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[44] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[45] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[46] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[47] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[48] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[49] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[50] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[51] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0_bypass[52] ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0 ;
+------------------------------------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Program_Counter:Program_Counter|address[0]          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Program_Counter:Program_Counter|address[12]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[96][17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[97][19]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[98][20]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[99][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[95][19]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[94][28]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[93][17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[92][17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[91][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[90][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[89][21]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[88][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[87][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[86][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[85][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[84][23]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[83][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[82][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[81][31]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[80][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[79][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[78][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[77][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[76][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[75][23]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[74][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[73][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[72][17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[71][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[70][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[69][21]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[68][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[67][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[66][20]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[65][28]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[64][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[63][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[62][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[61][17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[60][21]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[59][26]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[58][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[57][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[56][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[55][26]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[54][26]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[53][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[52][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[51][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[50][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[49][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[48][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[47][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[46][19]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[45][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[44][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[43][31]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[42][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[41][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[40][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[39][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[38][31]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[37][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[36][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[35][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[34][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[33][28]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[32][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[31][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[30][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[29][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[28][22]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[27][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[26][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[25][27]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[24][30]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[23][21]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[22][23]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[21][18]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[20][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[19][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[18][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[17][24]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[16][26]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[15][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[14][29]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[13][28]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[12][19]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[11][25]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[10][16]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[9][22]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[8][18]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[7][31]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[6][18]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[5][25]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[4][28]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[3][31]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[2][30]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[1][19]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[0][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[16][3]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[8][6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[24][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[4][22]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[20][24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[12][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[28][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[2][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[18][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[10][26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[26][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[6][12]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[22][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[14][15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[30][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[1][9]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[17][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[9][28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[25][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[5][26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[21][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[13][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[29][22] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[3][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[19][26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[11][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[27][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[7][31]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[23][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[15][6]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|registers_mem[31][6]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[100][0]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[100][11]            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[99][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[99][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[98][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[98][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[97][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[97][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[96][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[96][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[95][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[95][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[94][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[94][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[93][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[93][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[92][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[92][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[91][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[91][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[90][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[90][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[89][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[89][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[88][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[88][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[87][3]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[87][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[86][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[86][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[85][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[85][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[84][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[84][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[83][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[83][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[82][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[82][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[81][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[81][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[80][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[80][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[79][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[79][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[78][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[78][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[77][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[77][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[76][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[76][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[75][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[75][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[74][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[74][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[73][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[73][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[72][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[72][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[71][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[71][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[70][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[70][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[69][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[69][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[68][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[68][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[67][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[67][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[66][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[66][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[65][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[65][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[64][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[64][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[63][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[63][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[62][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[62][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[61][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[61][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[60][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[60][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[59][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[59][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[58][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[58][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[57][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[57][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[56][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[56][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[55][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[55][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[54][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[54][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[53][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[53][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[52][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[52][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[51][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[51][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[50][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[50][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[49][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[49][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[48][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[48][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[47][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[47][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[46][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[46][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[45][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[45][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[44][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[44][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[43][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[43][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[42][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[42][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[41][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[41][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[40][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[40][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[39][4]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[39][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[38][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[38][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[37][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[37][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[36][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[36][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[35][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[35][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[34][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[34][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[33][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[33][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[32][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[32][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[31][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[31][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[30][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[30][12]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[29][2]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[29][10]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[28][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[28][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[27][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[27][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[26][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[26][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[25][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[25][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[24][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[24][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[23][3]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[23][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[22][3]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[22][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[21][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[21][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[20][6]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[20][11]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[19][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[19][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[18][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[18][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[17][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[17][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[16][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[16][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[15][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[15][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[14][0]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[14][14]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[13][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[13][9]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[12][5]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[12][15]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[11][1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[11][13]             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[10][7]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[10][8]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[9][5]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[9][8]               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[8][7]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[8][11]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[7][0]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[7][13]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[6][3]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[6][8]               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[5][0]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[5][13]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[4][0]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[4][15]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[3][2]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[3][11]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[2][3]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[2][8]               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[1][6]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[1][10]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[0][5]               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|DataMem[0][10]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftLeft0                    ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftLeft0                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftRight0                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftRight1                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftLeft0                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftLeft0                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|ShiftLeft0                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|Write_Back_Data:Write_Back_Data|Mux5                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|Program_Counter:Program_Counter|address             ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|visualization[10]                                   ;
; 128:1              ; 2 bits    ; 170 LEs       ; 18 LEs               ; 152 LEs                ; No         ; |Top_module_RISCV|RISCV:RISCV|Control_Unit:Control_unit|Selector0                 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 88 LEs               ; 8 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux9                          ;
; 18:1               ; 5 bits    ; 60 LEs        ; 50 LEs               ; 10 LEs                 ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux26                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux17                         ;
; 20:1               ; 2 bits    ; 26 LEs        ; 22 LEs               ; 4 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux22                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 39 LEs               ; 3 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux3                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux5                          ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|ALU_Module:ALU_Module|Mux28                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|Imm_Generator:IMM_Generator|Mux22                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |Top_module_RISCV|RISCV:RISCV|Imm_Generator:IMM_Generator|Mux9                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Top_module_RISCV|RISCV:RISCV|Imm_Generator:IMM_Generator|Mux13                   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|RU2[24]               ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |Top_module_RISCV|RISCV:RISCV|Registers_Unit:Registers_Unit|RU1[0]                ;
; 128:1              ; 2 bits    ; 170 LEs       ; 140 LEs              ; 30 LEs                 ; No         ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|Mux31                       ;
; 132:1              ; 16 bits   ; 1408 LEs      ; 1152 LEs             ; 256 LEs                ; No         ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|Mux38                       ;
; 131:1              ; 7 bits    ; 609 LEs       ; 497 LEs              ; 112 LEs                ; No         ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|Mux63                       ;
; 131:1              ; 7 bits    ; 609 LEs       ; 504 LEs              ; 105 LEs                ; No         ; |Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory|Mux49                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|current_char                      ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux5                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux13                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux19                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux1                              ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux287                            ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |Top_module_RISCV|VGA_Controller:VGA_Controller|Mux152                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|UART_Programmer:programmer_inst|bit_timer[28]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Top_module_RISCV|UART_Programmer:programmer_inst|address_counter[31]             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Top_module_RISCV|UART_Programmer:programmer_inst|timeout_counter[9]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Programmer:programmer_inst ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                   ;
; BAUD_RATE      ; 115200   ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISCV:RISCV|Instruction_Memory:Instruction_Memory ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; MEM_DEPTH      ; 1024  ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                             ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                                                           ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                                   ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency1              ; 83.333333 MHz          ; String                                                                                                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency2              ; 32.894736 MHz          ; String                                                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                           ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:VGA_Controller|vga_controller_1280x800:pt ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; H_VISIBLE      ; 1280  ; Signed Integer                                                               ;
; H_FP           ; 48    ; Signed Integer                                                               ;
; H_SYNC         ; 32    ; Signed Integer                                                               ;
; H_BP           ; 80    ; Signed Integer                                                               ;
; H_TOTAL        ; 1440  ; Signed Integer                                                               ;
; V_VISIBLE      ; 800   ; Signed Integer                                                               ;
; V_FP           ; 3     ; Signed Integer                                                               ;
; V_SYNC         ; 6     ; Signed Integer                                                               ;
; V_BP           ; 22    ; Signed Integer                                                               ;
; V_TOTAL        ; 831   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 32                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2si1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Controller:VGA_Controller|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Controller:VGA_Controller|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_52m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.            ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk"                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV:RISCV|Instruction_Memory:Instruction_Memory"                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISCV:RISCV"                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; visualization[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_view               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5682                        ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 92                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 52                          ;
;     ENA SCLR          ; 4192                        ;
;     SCLR              ; 1217                        ;
;     SCLR SLD          ; 20                          ;
;     plain             ; 61                          ;
; arriav_lcell_comb     ; 4862                        ;
;     arith             ; 204                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 159                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 5                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 138                         ;
;         7 data inputs ; 138                         ;
;     normal            ; 4510                        ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 158                         ;
;         4 data inputs ; 400                         ;
;         5 data inputs ; 523                         ;
;         6 data inputs ; 3336                        ;
;     shared            ; 10                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
; boundary_port         ; 78                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 10.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Dec  2 19:30:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v
    Info (12023): Found entity 1: vgaClock File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v
    Info (12023): Found entity 1: vgaClock_video_pll_0 File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v
    Info (12023): Found entity 1: vgaClock_video_pll_0_video_pll File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 1
    Info (12023): Found entity 2: clock1280x800 File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 427
    Info (12023): Found entity 3: vga_controller_1280x800 File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 441
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: Program_Counter File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Program_Counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv.sv
    Info (12023): Found entity 1: RISCV File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: Instruction_Memory File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Instruction_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registers_unit.sv
    Info (12023): Found entity 1: Registers_Unit File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Registers_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_generator.sv
    Info (12023): Found entity 1: Imm_Generator File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Imm_Generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aluasrc.sv
    Info (12023): Found entity 1: AluASrc File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluASrc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alubsrc.sv
    Info (12023): Found entity 1: AluBSrc File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluBSrc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_module.sv
    Info (12023): Found entity 1: ALU_Module File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/ALU_Module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_unit.sv
    Info (12023): Found entity 1: Branch_Unit File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Branch_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum4.sv
    Info (12023): Found entity 1: Sum4 File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Sum4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_mux.sv
    Info (12023): Found entity 1: PC_mux File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/PC_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: Data_Memory File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_back_data.sv
    Info (12023): Found entity 1: Write_Back_Data File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Write_Back_Data.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_riscv.sv
    Info (12023): Found entity 1: TB_Riscv File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/TB_Riscv.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.sv
    Info (12023): Found entity 1: hex7seg File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/hex7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module_riscv.sv
    Info (12023): Found entity 1: Top_module_RISCV File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_programmer.sv
    Info (12023): Found entity 1: UART_Programmer File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/UART_Programmer.sv Line: 1
Info (12127): Elaborating entity "Top_module_RISCV" for the top level hierarchy
Info (12128): Elaborating entity "UART_Programmer" for hierarchy "UART_Programmer:programmer_inst" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv Line: 52
Info (12128): Elaborating entity "RISCV" for hierarchy "RISCV:RISCV" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv Line: 102
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISCV:RISCV|Control_Unit:Control_unit" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 99
Info (12128): Elaborating entity "Program_Counter" for hierarchy "RISCV:RISCV|Program_Counter:Program_Counter" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 110
Info (12128): Elaborating entity "Sum4" for hierarchy "RISCV:RISCV|Sum4:Sum4" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 115
Info (12128): Elaborating entity "PC_mux" for hierarchy "RISCV:RISCV|PC_mux:PC_mux" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 122
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "RISCV:RISCV|Instruction_Memory:Instruction_Memory" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 130
Info (12128): Elaborating entity "Registers_Unit" for hierarchy "RISCV:RISCV|Registers_Unit:Registers_Unit" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 148
Info (12128): Elaborating entity "Imm_Generator" for hierarchy "RISCV:RISCV|Imm_Generator:IMM_Generator" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 154
Info (12128): Elaborating entity "AluASrc" for hierarchy "RISCV:RISCV|AluASrc:Alu_A" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 164
Info (12128): Elaborating entity "AluBSrc" for hierarchy "RISCV:RISCV|AluBSrc:Alu_B" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 171
Info (12128): Elaborating entity "ALU_Module" for hierarchy "RISCV:RISCV|ALU_Module:ALU_Module" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 178
Info (12128): Elaborating entity "Branch_Unit" for hierarchy "RISCV:RISCV|Branch_Unit:Branch_Unit" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 185
Info (12128): Elaborating entity "Data_Memory" for hierarchy "RISCV:RISCV|Data_Memory:Data_Memory" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at Data_Memory.sv(18): inferring latch(es) for variable "DataRead", which holds its previous value in one or more paths through the always construct File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[0]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[1]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[2]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[3]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[4]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[5]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[6]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[7]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[8]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[9]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[10]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[11]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[12]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[13]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[14]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[15]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[16]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[17]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[18]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[19]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[20]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[21]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[22]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[23]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[24]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[25]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[26]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[27]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[28]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[29]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[30]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (10041): Inferred latch for "DataRead[31]" at Data_Memory.sv(18) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv Line: 18
Info (12128): Elaborating entity "Write_Back_Data" for hierarchy "RISCV:RISCV|Write_Back_Data:Write_Back_Data" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv Line: 211
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA_Controller" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv Line: 128
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(85): truncated value with size 32 to match size of target (5) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(86): truncated value with size 32 to match size of target (5) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 86
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(148): truncated value with size 32 to match size of target (11) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 148
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(149): truncated value with size 32 to match size of target (10) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 149
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(150): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 150
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(151): truncated value with size 32 to match size of target (3) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 151
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(161): truncated value with size 32 to match size of target (7) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 161
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(181): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 181
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(118): truncated value with size 32 to match size of target (8) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 118
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(193): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 193
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(208): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 208
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(223): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 223
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(308): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 308
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(323): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 323
Warning (10270): Verilog HDL Case Statement warning at VGA_Controller.sv(162): incomplete case statement has no default case item File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 162
Warning (10762): Verilog HDL Case Statement warning at VGA_Controller.sv(346): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 346
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(355): truncated value with size 32 to match size of target (5) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 355
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(372): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 372
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(383): truncated value with size 32 to match size of target (5) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 383
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(394): truncated value with size 32 to match size of target (4) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 394
Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable "hex_digit_idx", which holds its previous value in one or more paths through the always construct File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 148
Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable "hex_value", which holds its previous value in one or more paths through the always construct File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 148
Warning (10240): Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable "reg_index", which holds its previous value in one or more paths through the always construct File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 148
Warning (10030): Net "font_array.data_a" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 53
Warning (10030): Net "font_array.waddr_a" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 53
Warning (10030): Net "font_array.we_a" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0' File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 53
Info (12128): Elaborating entity "clock1280x800" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 39
Info (12128): Elaborating entity "vgaClock" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 437
Info (12128): Elaborating entity "vgaClock_video_pll_0" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v Line: 18
Info (12128): Elaborating entity "vgaClock_video_pll_0_video_pll" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "83.333333 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "32.894736 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 30
Info (12128): Elaborating entity "vga_controller_1280x800" for hierarchy "VGA_Controller:VGA_Controller|vga_controller_1280x800:pt" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 51
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(457): truncated value with size 32 to match size of target (10) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 457
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(458): truncated value with size 32 to match size of target (11) File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 458
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:result5" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv Line: 146
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (276020): Inferred RAM node "RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "VGA_Controller:VGA_Controller|font_array" is uninferred due to asynchronous read logic File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 53
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RISCV:RISCV|Instruction_Memory:Instruction_Memory|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Controller:VGA_Controller|Mod0" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 364
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Controller:VGA_Controller|Mod1" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 390
Info (12130): Elaborated megafunction instantiation "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2si1.tdf
    Info (12023): Found entity 1: altsyncram_2si1 File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "VGA_Controller:VGA_Controller|lpm_divide:Mod0" File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 364
Info (12133): Instantiated megafunction "VGA_Controller:VGA_Controller|lpm_divide:Mod0" with the following parameter: File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv Line: 364
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf
    Info (12023): Found entity 1: lpm_divide_52m File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/lpm_divide_52m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf
    Info (12023): Found entity 1: alt_u_div_mse File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/alt_u_div_mse.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Warning (125092): Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock
Info (286030): Timing-Driven Synthesis is running
Info (17049): 74 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 428
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 458
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 98
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 188
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 38
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 68
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 128
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 158
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 218
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 398
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 548
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 578
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 488
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 518
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 608
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 248
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 638
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 698
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 728
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 668
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 758
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 848
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 818
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 788
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 368
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 278
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 338
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 308
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 968
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 938
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 908
Warning (15400): WYSIWYG primitive "RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf Line: 878
Warning: OUTCLK port on the PLL is not properly connected on instance VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 10481 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 10369 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 5024 megabytes
    Info: Processing ended: Tue Dec  2 19:30:52 2025
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:52


