141. Printing statistics.

=== efpga_core ===

   Number of wires:               4195
   Number of wire bits:          34902
   Number of public wires:        3673
   Number of public wire bits:   34380
   Number of ports:                  8
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1329
     $_ANDNOT_                     200
     $_MUX_                        448
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          62
     BlockRAM_1KB                    7
     DSP                             7
     LUT4AB                         84
     N_term_DSP                      1
     N_term_RAM_IO                   1
     N_term_single                   6
     N_term_single2                  1
     RAM_IO                         14
     RegFile                        14
     S_term_DSP                      1
     S_term_RAM_IO                   1
     S_term_single                   6
     S_term_single2                  1
     W_IO                           14
     eFPGA_Config                    1
     sky130_fd_sc_hd__dfxtp_2      448

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type \S_term_single2 is unknown!
   Area for cell type \BlockRAM_1KB is unknown!
   Area for cell type \W_IO is unknown!
   Area for cell type \DSP is unknown!
   Area for cell type \LUT4AB is unknown!
   Area for cell type \N_term_DSP is unknown!
   Area for cell type \N_term_RAM_IO is unknown!
   Area for cell type \N_term_single is unknown!
   Area for cell type \N_term_single2 is unknown!
   Area for cell type \RAM_IO is unknown!
   Area for cell type \RegFile is unknown!
   Area for cell type \S_term_DSP is unknown!
   Area for cell type \S_term_RAM_IO is unknown!
   Area for cell type \S_term_single is unknown!
   Area for cell type \eFPGA_Config is unknown!

   Chip area for module '\efpga_core': 9529.139200
     of which used for sequential elements: 9529.139200 (100.00%)

