--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Frame.twx Frame.ncd -o Frame.twr Frame.pcf -ucf Frame.ucf

Design file:              Frame.ncd
Physical constraint file: Frame.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
126 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! XLXI_51/S/D0/M3/XLXN_11           SLICE_X40Y60.B    SLICE_X41Y60.B2  !
 ! XLXI_51/S/D0/M3/XLXN_12           SLICE_X41Y60.C    SLICE_X41Y60.B5  !
 ! XLXI_51/S/D0/M2/XLXN_11           SLICE_X38Y59.A    SLICE_X40Y59.A6  !
 ! XLXI_51/S/D0/M2/XLXN_12           SLICE_X40Y59.B    SLICE_X40Y59.A4  !
 ! XLXI_51/S/D0/M1/XLXN_11           SLICE_X37Y59.C    SLICE_X39Y59.A2  !
 ! XLXI_51/S/D0/M1/XLXN_12           SLICE_X39Y59.B    SLICE_X39Y59.A4  !
 ! XLXI_51/S/D0/M0/XLXN_11           SLICE_X36Y59.A    SLICE_X37Y58.A2  !
 ! XLXI_51/S/D0/M0/XLXN_12           SLICE_X37Y58.B    SLICE_X37Y58.A4  !
 ! XLXI_51/S/D1/M3/XLXN_11           SLICE_X36Y60.C    SLICE_X37Y59.A6  !
 ! XLXI_51/S/D1/M3/XLXN_12           SLICE_X37Y59.B    SLICE_X37Y59.A4  !
 ! XLXI_51/S/D1/M2/XLXN_11           SLICE_X35Y61.A    SLICE_X34Y60.A3  !
 ! XLXI_51/S/D1/M2/XLXN_12           SLICE_X34Y60.B    SLICE_X34Y60.A4  !
 ! XLXI_51/S/D1/M1/XLXN_11           SLICE_X37Y61.A    SLICE_X35Y61.C6  !
 ! XLXI_51/S/D1/M1/XLXN_12           SLICE_X35Y61.D    SLICE_X35Y61.C5  !
 ! XLXI_51/S/D1/M0/XLXN_11           SLICE_X36Y61.A    SLICE_X36Y60.A3  !
 ! XLXI_51/S/D1/M0/XLXN_12           SLICE_X36Y60.B    SLICE_X36Y60.A4  !
 ! XLXI_51/S/D2/M3/XLXN_11           SLICE_X38Y61.A    SLICE_X38Y61.C1  !
 ! XLXI_51/S/D2/M3/XLXN_12           SLICE_X38Y61.D    SLICE_X38Y61.C5  !
 ! XLXI_51/S/D2/M2/XLXN_11           SLICE_X38Y60.A    SLICE_X39Y60.B3  !
 ! XLXI_51/S/D2/M2/XLXN_12           SLICE_X39Y60.C    SLICE_X39Y60.B6  !
 ! XLXI_51/S/D2/M1/XLXN_11           SLICE_X37Y61.C    SLICE_X37Y60.A5  !
 ! XLXI_51/S/D2/M1/XLXN_12           SLICE_X37Y60.B    SLICE_X37Y60.A4  !
 ! XLXI_51/S/D2/M0/XLXN_11           SLICE_X36Y62.C    SLICE_X36Y61.C4  !
 ! XLXI_51/S/D2/M0/XLXN_12           SLICE_X36Y61.D    SLICE_X36Y61.C5  !
 ! XLXI_51/S/D3/M3/XLXN_11           SLICE_X35Y63.C    SLICE_X34Y62.A1  !
 ! XLXI_51/S/D3/M3/XLXN_12           SLICE_X34Y62.B    SLICE_X34Y62.A4  !
 ! XLXI_51/S/D3/M2/XLXN_11           SLICE_X34Y66.C    SLICE_X34Y63.A1  !
 ! XLXI_51/S/D3/M2/XLXN_12           SLICE_X34Y63.B    SLICE_X34Y63.A4  !
 ! XLXI_51/S/D3/M1/XLXN_11           SLICE_X35Y66.B    SLICE_X34Y66.A2  !
 ! XLXI_51/S/D3/M1/XLXN_12           SLICE_X34Y66.B    SLICE_X34Y66.A4  !
 ! XLXI_51/S/D3/M0/XLXN_11           SLICE_X37Y67.C    SLICE_X34Y67.A1  !
 ! XLXI_51/S/D3/M0/XLXN_12           SLICE_X34Y67.B    SLICE_X34Y67.A4  !
 ! XLXI_51/S/D4/M3/XLXN_11           SLICE_X37Y68.C    SLICE_X37Y68.A6  !
 ! XLXI_51/S/D4/M3/XLXN_12           SLICE_X37Y68.B    SLICE_X37Y68.A4  !
 ! XLXI_51/S/D4/M2/XLXN_11           SLICE_X36Y70.A    SLICE_X36Y69.A6  !
 ! XLXI_51/S/D4/M2/XLXN_12           SLICE_X36Y69.B    SLICE_X36Y69.A4  !
 ! XLXI_51/S/D4/M1/XLXN_11           SLICE_X34Y70.A    SLICE_X37Y70.A5  !
 ! XLXI_51/S/D4/M1/XLXN_12           SLICE_X37Y70.B    SLICE_X37Y70.A4  !
 ! XLXI_51/S/D4/M0/XLXN_11           SLICE_X34Y68.C    SLICE_X35Y70.C4  !
 ! XLXI_51/S/D4/M0/XLXN_12           SLICE_X35Y70.D    SLICE_X35Y70.C6  !
 ! XLXI_51/S/D5/M3/XLXN_11           SLICE_X33Y68.C    SLICE_X32Y68.A5  !
 ! XLXI_51/S/D5/M3/XLXN_12           SLICE_X32Y68.B    SLICE_X32Y68.A4  !
 ! XLXI_51/S/D5/M2/XLXN_11           SLICE_X33Y66.C    SLICE_X32Y67.A2  !
 ! XLXI_51/S/D5/M2/XLXN_12           SLICE_X32Y67.B    SLICE_X32Y67.A4  !
 ! XLXI_51/S/D5/M1/XLXN_11           SLICE_X32Y65.A    SLICE_X33Y65.A3  !
 ! XLXI_51/S/D5/M1/XLXN_12           SLICE_X33Y65.B    SLICE_X33Y65.A4  !
 ! XLXI_51/S/D5/M0/XLXN_11           SLICE_X35Y65.A    SLICE_X34Y65.A3  !
 ! XLXI_51/S/D5/M0/XLXN_12           SLICE_X34Y65.B    SLICE_X34Y65.A4  !
 ! XLXI_51/S/D6/M3/XLXN_11           SLICE_X37Y66.B    SLICE_X39Y66.A1  !
 ! XLXI_51/S/D6/M3/XLXN_12           SLICE_X39Y66.B    SLICE_X39Y66.A4  !
 ! XLXI_51/S/D6/M2/XLXN_11           SLICE_X37Y65.A    SLICE_X39Y66.C6  !
 ! XLXI_51/S/D6/M2/XLXN_12           SLICE_X39Y66.D    SLICE_X39Y66.C5  !
 ! XLXI_51/S/D6/M1/XLXN_11           SLICE_X37Y66.A    SLICE_X37Y65.C2  !
 ! XLXI_51/S/D6/M1/XLXN_12           SLICE_X37Y65.D    SLICE_X37Y65.C5  !
 ! XLXI_51/S/D6/M0/XLXN_11           SLICE_X36Y68.B    SLICE_X37Y67.A1  !
 ! XLXI_51/S/D6/M0/XLXN_12           SLICE_X37Y67.B    SLICE_X37Y67.A4  !
 ! XLXI_51/S/D7/M3/XLXN_11           SLICE_X37Y69.A    SLICE_X36Y70.C3  !
 ! XLXI_51/S/D7/M3/XLXN_12           SLICE_X36Y70.D    SLICE_X36Y70.C5  !
 ! XLXI_51/S/D7/M2/XLXN_11           SLICE_X35Y68.C    SLICE_X34Y68.A3  !
 ! XLXI_51/S/D7/M2/XLXN_12           SLICE_X34Y68.B    SLICE_X34Y68.A4  !
 ! XLXI_51/S/D7/M1/XLXN_11           SLICE_X35Y69.D    SLICE_X34Y69.A2  !
 ! XLXI_51/S/D7/M1/XLXN_12           SLICE_X34Y69.B    SLICE_X34Y69.A4  !
 ! XLXI_51/S/D7/M0/XLXN_12           SLICE_X33Y69.A    SLICE_X33Y69.A5  !
 ! XLXI_51/S/D7/D1                   SLICE_X35Y69.A    SLICE_X35Y69.A5  !
 ! XLXI_51/S/D7/M1/XLXN_12           SLICE_X34Y69.B    SLICE_X34Y69.B4  !
 ! XLXI_51/S/D7/D2                   SLICE_X35Y68.D    SLICE_X35Y68.D5  !
 ! XLXI_51/S/D7/M2/XLXN_12           SLICE_X34Y68.B    SLICE_X34Y68.B4  !
 ! XLXI_51/S/D7/D3                   SLICE_X36Y68.A    SLICE_X36Y68.A5  !
 ! XLXI_51/S/D7/M3/XLXN_12           SLICE_X36Y70.D    SLICE_X36Y70.D5  !
 ! XLXI_51/S/D6/D0                   SLICE_X36Y69.D    SLICE_X36Y69.D6  !
 ! XLXI_51/S/D6/M0/XLXN_12           SLICE_X37Y67.B    SLICE_X37Y67.B4  !
 ! XLXI_51/S/D6/D1                   SLICE_X39Y67.A    SLICE_X39Y67.A5  !
 ! XLXI_51/S/D6/M1/XLXN_12           SLICE_X37Y65.D    SLICE_X37Y65.D5  !
 ! XLXI_51/S/D6/D2                   SLICE_X37Y65.B    SLICE_X37Y65.B4  !
 ! XLXI_51/S/D6/M2/XLXN_12           SLICE_X39Y66.D    SLICE_X39Y66.D5  !
 ! XLXI_51/S/D6/D3                   SLICE_X37Y66.C    SLICE_X37Y66.C4  !
 ! XLXI_51/S/D6/M3/XLXN_12           SLICE_X39Y66.B    SLICE_X39Y66.B4  !
 ! XLXI_51/S/D5/D0                   SLICE_X36Y67.D    SLICE_X36Y67.D5  !
 ! XLXI_51/S/D5/M0/XLXN_12           SLICE_X34Y65.B    SLICE_X34Y65.B4  !
 ! XLXI_51/S/D5/D1                   SLICE_X35Y65.B    SLICE_X35Y65.B4  !
 ! XLXI_51/S/D5/M1/XLXN_12           SLICE_X33Y65.B    SLICE_X33Y65.B4  !
 ! XLXI_51/S/D5/D2                   SLICE_X33Y66.D    SLICE_X33Y66.D5  !
 ! XLXI_51/S/D5/M2/XLXN_12           SLICE_X32Y67.B    SLICE_X32Y67.B4  !
 ! XLXI_51/S/D5/D3                   SLICE_X32Y67.D    SLICE_X32Y67.D5  !
 ! XLXI_51/S/D5/M3/XLXN_12           SLICE_X32Y68.B    SLICE_X32Y68.B4  !
 ! XLXI_51/S/D4/D0                   SLICE_X34Y68.D    SLICE_X34Y68.D5  !
 ! XLXI_51/S/D4/M0/XLXN_12           SLICE_X35Y70.D    SLICE_X35Y70.D6  !
 ! XLXI_51/S/D4/D1                   SLICE_X34Y70.B    SLICE_X34Y70.B4  !
 ! XLXI_51/S/D4/M1/XLXN_12           SLICE_X37Y70.B    SLICE_X37Y70.B4  !
 ! XLXI_51/S/D4/D2                   SLICE_X36Y70.B    SLICE_X36Y70.B4  !
 ! XLXI_51/S/D4/M2/XLXN_12           SLICE_X36Y69.B    SLICE_X36Y69.B4  !
 ! XLXI_51/S/D4/D3                   SLICE_X37Y68.D    SLICE_X37Y68.D5  !
 ! XLXI_51/S/D4/M3/XLXN_12           SLICE_X37Y68.B    SLICE_X37Y68.B4  !
 ! XLXI_51/S/D3/D0                   SLICE_X37Y67.D    SLICE_X37Y67.D5  !
 ! XLXI_51/S/D3/M0/XLXN_12           SLICE_X34Y67.B    SLICE_X34Y67.B4  !
 ! XLXI_51/S/D3/D1                   SLICE_X35Y66.C    SLICE_X35Y66.C4  !
 ! XLXI_51/S/D3/M1/XLXN_12           SLICE_X34Y66.B    SLICE_X34Y66.B4  !
 ! XLXI_51/S/D3/D2                   SLICE_X34Y66.D    SLICE_X34Y66.D5  !
 ! XLXI_51/S/D3/M2/XLXN_12           SLICE_X34Y63.B    SLICE_X34Y63.B4  !
 ! XLXI_51/S/D3/D3                   SLICE_X35Y63.D    SLICE_X35Y63.D5  !
 ! XLXI_51/S/D3/M3/XLXN_12           SLICE_X34Y62.B    SLICE_X34Y62.B4  !
 ! XLXI_51/S/D2/D0                   SLICE_X36Y62.D    SLICE_X36Y62.D5  !
 ! XLXI_51/S/D2/M0/XLXN_12           SLICE_X36Y61.D    SLICE_X36Y61.D5  !
 ! XLXI_51/S/D2/D1                   SLICE_X37Y61.D    SLICE_X37Y61.D5  !
 ! XLXI_51/S/D2/M1/XLXN_12           SLICE_X37Y60.B    SLICE_X37Y60.B4  !
 ! XLXI_51/S/D2/D2                   SLICE_X38Y60.B    SLICE_X38Y60.B4  !
 ! XLXI_51/S/D2/M2/XLXN_12           SLICE_X39Y60.C    SLICE_X39Y60.C4  !
 ! XLXI_51/S/D2/D3                   SLICE_X38Y61.B    SLICE_X38Y61.B4  !
 ! XLXI_51/S/D2/M3/XLXN_12           SLICE_X38Y61.D    SLICE_X38Y61.D5  !
 ! XLXI_51/S/D1/D0                   SLICE_X36Y61.B    SLICE_X36Y61.B4  !
 ! XLXI_51/S/D1/M0/XLXN_12           SLICE_X36Y60.B    SLICE_X36Y60.B4  !
 ! XLXI_51/S/D1/D1                   SLICE_X37Y61.B    SLICE_X37Y61.B4  !
 ! XLXI_51/S/D1/M1/XLXN_12           SLICE_X35Y61.D    SLICE_X35Y61.D5  !
 ! XLXI_51/S/D1/D2                   SLICE_X35Y61.B    SLICE_X35Y61.B4  !
 ! XLXI_51/S/D1/M2/XLXN_12           SLICE_X34Y60.B    SLICE_X34Y60.B4  !
 ! XLXI_51/S/D1/D3                   SLICE_X36Y60.D    SLICE_X36Y60.D5  !
 ! XLXI_51/S/D1/M3/XLXN_12           SLICE_X37Y59.B    SLICE_X37Y59.B4  !
 ! XLXI_51/S/D0/D0                   SLICE_X36Y59.B    SLICE_X36Y59.B4  !
 ! XLXI_51/S/D0/M0/XLXN_12           SLICE_X37Y58.B    SLICE_X37Y58.B4  !
 ! XLXI_51/S/D0/D1                   SLICE_X37Y59.D    SLICE_X37Y59.D5  !
 ! XLXI_51/S/D0/M1/XLXN_12           SLICE_X39Y59.B    SLICE_X39Y59.B4  !
 ! XLXI_51/S/D0/D2                   SLICE_X38Y59.B    SLICE_X38Y59.B4  !
 ! XLXI_51/S/D0/M2/XLXN_12           SLICE_X40Y59.B    SLICE_X40Y59.B4  !
 ! XLXI_51/S/D0/D3                   SLICE_X40Y60.C    SLICE_X40Y60.C4  !
 ! XLXI_51/S/D0/M3/XLXN_12           SLICE_X41Y60.C    SLICE_X41Y60.C1  !
 ! XLXN_200<0>                       SLICE_X40Y60.A    SLICE_X40Y60.A5  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8698 paths analyzed, 1365 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.629ns.
--------------------------------------------------------------------------------

Paths for end point M2/rst (SLICE_X40Y39.D2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_5 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.541ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.166 - 1.219)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_5 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y55.DQ     Tcko                  0.223   M2/sw_temp<5>
                                                       M2/sw_temp_5
    SLICE_X100Y54.B1     net (fanout=1)        0.582   M2/sw_temp<5>
    SLICE_X100Y54.COUT   Topcyb                0.310   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.BMUX   Tcinb                 0.156   M2/sw_temp_0_ML_LUT_DELAY_SIG_ML3
                                                       M2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X40Y39.D2      net (fanout=42)       2.293   M2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X40Y39.CLK     Tas                  -0.023   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (0.666ns logic, 2.875ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_11 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.166 - 1.219)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_11 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y54.DQ     Tcko                  0.259   M2/sw_temp<11>
                                                       M2/sw_temp_11
    SLICE_X100Y54.D2     net (fanout=1)        0.570   M2/sw_temp<11>
    SLICE_X100Y54.COUT   Topcyd                0.236   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.BMUX   Tcinb                 0.156   M2/sw_temp_0_ML_LUT_DELAY_SIG_ML3
                                                       M2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X40Y39.D2      net (fanout=42)       2.293   M2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X40Y39.CLK     Tas                  -0.023   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.628ns logic, 2.863ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_8 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (1.166 - 1.219)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_8 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y55.BQ     Tcko                  0.223   M2/sw_temp<9>
                                                       M2/sw_temp_8
    SLICE_X100Y54.C1     net (fanout=1)        0.579   M2/sw_temp<8>
    SLICE_X100Y54.COUT   Topcyc                0.238   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<2>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X100Y55.BMUX   Tcinb                 0.156   M2/sw_temp_0_ML_LUT_DELAY_SIG_ML3
                                                       M2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X40Y39.D2      net (fanout=42)       2.293   M2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X40Y39.CLK     Tas                  -0.023   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (0.594ns logic, 2.872ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_36/counter_8 (SLICE_X38Y66.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_29 (FF)
  Destination:          XLXI_36/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_29 to XLXI_36/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.BQ      Tcko                  0.259   XLXI_36/counter<31>
                                                       XLXI_36/counter_29
    SLICE_X36Y67.B2      net (fanout=2)        0.635   XLXI_36/counter<29>
    SLICE_X36Y67.CMUX    Topbc                 0.420   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<9>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.003ns logic, 2.480ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_4 (FF)
  Destination:          XLXI_36/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_4 to XLXI_36/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.AQ      Tcko                  0.259   XLXI_36/counter<7>
                                                       XLXI_36/counter_4
    SLICE_X36Y65.B2      net (fanout=2)        0.457   XLXI_36/counter<4>
    SLICE_X36Y65.COUT    Topcyb                0.310   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<1>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
    SLICE_X36Y66.COUT    Tbyp                  0.053   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CMUX    Tcinc                 0.196   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.142ns logic, 2.302ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_23 (FF)
  Destination:          XLXI_36/counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.100 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_23 to XLXI_36/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.DQ      Tcko                  0.259   XLXI_36/counter<23>
                                                       XLXI_36/counter_23
    SLICE_X36Y66.D1      net (fanout=2)        0.582   XLXI_36/counter<23>
    SLICE_X36Y66.COUT    Topcyd                0.236   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CMUX    Tcinc                 0.196   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.015ns logic, 2.427ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_36/counter_9 (SLICE_X38Y66.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_29 (FF)
  Destination:          XLXI_36/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.100 - 0.117)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_29 to XLXI_36/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y71.BQ      Tcko                  0.259   XLXI_36/counter<31>
                                                       XLXI_36/counter_29
    SLICE_X36Y67.B2      net (fanout=2)        0.635   XLXI_36/counter<29>
    SLICE_X36Y67.CMUX    Topbc                 0.420   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<9>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.003ns logic, 2.480ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_4 (FF)
  Destination:          XLXI_36/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_4 to XLXI_36/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y65.AQ      Tcko                  0.259   XLXI_36/counter<7>
                                                       XLXI_36/counter_4
    SLICE_X36Y65.B2      net (fanout=2)        0.457   XLXI_36/counter<4>
    SLICE_X36Y65.COUT    Topcyb                0.310   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<1>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
    SLICE_X36Y66.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<3>
    SLICE_X36Y66.COUT    Tbyp                  0.053   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CMUX    Tcinc                 0.196   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.142ns logic, 2.302ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/counter_23 (FF)
  Destination:          XLXI_36/counter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.100 - 0.120)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/counter_23 to XLXI_36/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.DQ      Tcko                  0.259   XLXI_36/counter<23>
                                                       XLXI_36/counter_23
    SLICE_X36Y66.D1      net (fanout=2)        0.582   XLXI_36/counter<23>
    SLICE_X36Y66.COUT    Topcyd                0.236   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_lut<7>
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CIN     net (fanout=1)        0.000   XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<7>
    SLICE_X36Y67.CMUX    Tcinc                 0.196   XLXI_51/S/D5/D0
                                                       XLXI_36/Mcompar_counter[31]_gene_time[31]_equal_3_o_cy<10>
    SLICE_X39Y87.D1      net (fanout=7)        0.973   XLXI_36/counter[31]_gene_time[31]_equal_3_o
    SLICE_X39Y87.D       Tilo                  0.043   XLXI_36/EN
                                                       XLXI_36/Mcount_counter_val321
    SLICE_X38Y66.SR      net (fanout=8)        0.872   XLXI_36/Mcount_counter_val
    SLICE_X38Y66.CLK     Tsrck                 0.281   XLXI_36/counter<11>
                                                       XLXI_36/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.015ns logic, 2.427ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_48 (SLICE_X11Y47.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/buffer_49 (FF)
  Destination:          XLXI_33/buffer_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.787 - 0.523)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_33/buffer_49 to XLXI_33/buffer_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y51.BQ      Tcko                  0.118   XLXI_33/buffer<4>
                                                       XLXI_33/buffer_49
    SLICE_X11Y47.D5      net (fanout=2)        0.217   XLXI_33/buffer<49>
    SLICE_X11Y47.CLK     Tah         (-Th)     0.033   XLXI_33/buffer<48>
                                                       XLXI_33/buffer_48_rstpot
                                                       XLXI_33/buffer_48
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.085ns logic, 0.217ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_56 (SLICE_X11Y49.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/buffer_57 (FF)
  Destination:          XLXI_33/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.266ns (0.787 - 0.521)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_33/buffer_57 to XLXI_33/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y57.AQ      Tcko                  0.100   XLXI_33/buffer<27>
                                                       XLXI_33/buffer_57
    SLICE_X11Y49.D1      net (fanout=2)        0.316   XLXI_33/buffer<57>
    SLICE_X11Y49.CLK     Tah         (-Th)     0.033   XLXI_33/buffer<56>
                                                       XLXI_33/buffer_56_rstpot
                                                       XLXI_33/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.067ns logic, 0.316ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_38/num_23 (SLICE_X20Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_36/num_23 (FF)
  Destination:          XLXI_38/num_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_36/num_23 to XLXI_38/num_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.AQ      Tcko                  0.100   XLXI_36/num_31
                                                       XLXI_36/num_23
    SLICE_X20Y57.A5      net (fanout=2)        0.089   XLXI_36/num_23
    SLICE_X20Y57.CLK     Tah         (-Th)     0.059   XLXI_38/num<31>
                                                       XLXI_38/Mmux_blocks[63]_GND_13_o_mux_6_OUT101
                                                       XLXI_38/num_23
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.041ns logic, 0.089ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X3Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X3Y56.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8698 paths, 0 nets, and 1555 connections

Design statistics:
   Minimum period:   3.629ns{1}   (Maximum frequency: 275.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 10 13:28:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



