[ START MERGED ]
[ END MERGED ]
[ START CLIPPED ]
GND_net
VCC_net
divide_1KHz/cnt_p_16_add_4_33/S1
divide_1KHz/cnt_p_16_add_4_33/CO
divide_1KHz/add_261_2/S1
divide_1KHz/add_261_2/S0
divide_1KHz/add_261_2/CI
divide_1KHz/add_261_4/S1
divide_1KHz/add_261_4/S0
divide_1KHz/add_261_6/S1
divide_1KHz/add_261_6/S0
divide_1KHz/add_261_8/S1
divide_1KHz/add_261_8/S0
divide_1KHz/add_261_10/S1
divide_1KHz/add_261_10/S0
divide_1KHz/add_261_12/S1
divide_1KHz/add_261_12/S0
divide_1KHz/add_261_14/S1
divide_1KHz/add_261_14/S0
divide_1KHz/add_261_16/S1
divide_1KHz/add_261_16/S0
divide_1KHz/add_261_18/S1
divide_1KHz/add_261_18/S0
divide_1KHz/add_261_20/S1
divide_1KHz/add_261_20/S0
divide_1KHz/add_261_22/S1
divide_1KHz/add_261_22/S0
divide_1KHz/add_261_24/S1
divide_1KHz/add_261_24/S0
divide_1KHz/cnt_p_16_add_4_1/S0
divide_1KHz/cnt_p_16_add_4_1/CI
divide_1KHz/add_261_26/S1
divide_1KHz/add_261_26/S0
divide_1KHz/add_261_28/S0
divide_1KHz/add_261_28/CO
divide_1MHz/sub_7_add_2_6/S1
divide_1MHz/sub_7_add_2_6/S0
divide_1MHz/sub_7_add_2_8/S1
divide_1MHz/sub_7_add_2_8/S0
divide_1MHz/sub_7_add_2_10/S1
divide_1MHz/sub_7_add_2_10/S0
divide_1MHz/cnt_p_15_add_4_1/S0
divide_1MHz/cnt_p_15_add_4_1/CI
divide_1MHz/cnt_p_15_add_4_33/S1
divide_1MHz/cnt_p_15_add_4_33/CO
divide_1MHz/sub_7_add_2_18/S1
divide_1MHz/sub_7_add_2_18/S0
divide_1MHz/sub_7_add_2_20/S1
divide_1MHz/sub_7_add_2_20/S0
divide_1MHz/sub_7_add_2_22/S1
divide_1MHz/sub_7_add_2_22/S0
divide_1MHz/sub_7_add_2_24/S1
divide_1MHz/sub_7_add_2_24/S0
divide_1MHz/sub_7_add_2_12/S1
divide_1MHz/sub_7_add_2_12/S0
divide_1MHz/sub_7_add_2_14/S1
divide_1MHz/sub_7_add_2_14/S0
divide_1MHz/sub_7_add_2_26/S1
divide_1MHz/sub_7_add_2_26/S0
divide_1MHz/sub_7_add_2_28/S1
divide_1MHz/sub_7_add_2_28/S0
divide_1MHz/sub_7_add_2_30/S1
divide_1MHz/sub_7_add_2_30/S0
divide_1MHz/sub_7_add_2_32/S1
divide_1MHz/sub_7_add_2_32/S0
divide_1MHz/sub_7_add_2_cout/S1
divide_1MHz/sub_7_add_2_cout/CO
divide_1MHz/sub_7_add_2_16/S1
divide_1MHz/sub_7_add_2_16/S0
divide_1MHz/sub_7_add_2_4/S1
divide_1MHz/sub_7_add_2_4/S0
divide_1MHz/sub_7_add_2_2/S1
divide_1MHz/sub_7_add_2_2/S0
divide_1MHz/sub_7_add_2_2/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Thu Feb 04 20:19:25 2021

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF ;
LOCATE COMP "clk_out_1MHz" SITE "F12" ;
LOCATE COMP "clk_out_1KHZ" SITE "G12" ;
LOCATE COMP "clk_out" SITE "E12" ;
LOCATE COMP "clk_in" SITE "C1" ;
LOCATE COMP "rst_n_in" SITE "L14" ;
FREQUENCY PORT "clk_in" 12.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
