
---------- Begin Simulation Statistics ----------
final_tick                               1341142240500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702372                       # Number of bytes of host memory used
host_op_rate                                    57631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21352.69                       # Real time elapsed on the host
host_tick_rate                               62809047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226940972                       # Number of instructions simulated
sim_ops                                    1230566370                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.341142                       # Number of seconds simulated
sim_ticks                                1341142240500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.674789                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              153643037                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           179332845                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18219389                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        240140809                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22968753                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23289323                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          320570                       # Number of indirect misses.
system.cpu0.branchPred.lookups              305491216                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900244                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811483                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11049606                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274851804                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47044434                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      122000047                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132059070                       # Number of instructions committed
system.cpu0.commit.committedOps            1133873084                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2009531673                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564247                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.451982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1521083593     75.69%     75.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    275953553     13.73%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71834505      3.57%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     56964270      2.83%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23829529      1.19%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7459153      0.37%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3150094      0.16%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2212542      0.11%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47044434      2.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2009531673                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206291                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097724255                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345486051                       # Number of loads committed
system.cpu0.commit.membars                    3625379                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625385      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630102090     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557797      0.75%     56.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347297526     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141430614     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133873084                       # Class of committed instruction
system.cpu0.commit.refs                     488728168                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132059070                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133873084                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.366864                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.366864                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            411011764                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7177207                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           151306692                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1280970794                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               720879300                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                880228881                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11063429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17440807                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9979230                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  305491216                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                229189522                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1286101136                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6500591                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1313750188                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1657                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               36466818                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114014                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         728825937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         176611790                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.490310                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2033162604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.647628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1091188395     53.67%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               700354776     34.45%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149872017      7.37%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67838322      3.34%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11634733      0.57%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8885238      0.44%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1572133      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813682      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3308      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2033162604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       86                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      37                       # number of floating regfile writes
system.cpu0.idleCycles                      646267175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11154193                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               288227309                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.458778                       # Inst execution rate
system.cpu0.iew.exec_refs                   549867757                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158882959                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              307405318                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            395041122                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2410940                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5486550                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162893286                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1255831395                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            390984798                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9227248                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1229262288                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1490648                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18100644                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11063429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21645716                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       506544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34955301                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9542                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15097                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7116127                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49555071                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19651158                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15097                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1328157                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9826036                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552685032                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1215470546                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827773                       # average fanout of values written-back
system.cpu0.iew.wb_producers                457497865                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.453630                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1215553037                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1516665946                       # number of integer regfile reads
system.cpu0.int_regfile_writes              777924331                       # number of integer regfile writes
system.cpu0.ipc                              0.422500                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.422500                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627110      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            671077720     54.19%     54.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8566008      0.69%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860440      0.23%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             14      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           394823505     31.88%     87.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157534689     12.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1238489537                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                134                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           65                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5965286                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004817                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1187540     19.91%     19.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1695      0.03%     19.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 742698     12.45%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3685730     61.79%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               347619      5.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1240827644                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4516375811                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1215470481                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1377803895                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1248612501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1238489537                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7218894                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121958226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           268982                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1777453                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39499362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2033162604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873080                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1167184340     57.41%     57.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          592628608     29.15%     86.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          213059758     10.48%     97.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36449271      1.79%     98.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14611331      0.72%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4690511      0.23%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3508546      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             797467      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             232772      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2033162604                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.462221                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         31777516                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10936925                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           395041122                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162893286                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1522                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2679429779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3280024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              340984482                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724628227                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10780514                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               735635012                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              41517074                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32614                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1570972925                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1273590491                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          821247519                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                874253068                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18145950                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11063429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             71078833                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                96619225                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               86                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1570972839                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        147780                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4800                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37089572                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4795                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3218341234                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2535405395                       # The number of ROB writes
system.cpu0.timesIdled                       22667184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.166384                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12831368                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15428551                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2285567                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20457755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1277755                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1610743                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          332988                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24651959                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23233                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1293639                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17163632                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4211746                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22602152                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94881902                       # Number of instructions committed
system.cpu1.commit.committedOps              96693286                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    402494590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.240235                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    366851580     91.14%     91.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16877461      4.19%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6312172      1.57%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3473691      0.86%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2269328      0.56%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1374688      0.34%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       741780      0.18%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       382144      0.09%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4211746      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    402494590                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257373                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92268606                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24469160                       # Number of loads committed
system.cpu1.commit.membars                    3622535                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622535      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56324464     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26280366     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9320341      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96693286                       # Class of committed instruction
system.cpu1.commit.refs                      35600719                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94881902                       # Number of Instructions Simulated
system.cpu1.committedOps                     96693286                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.300149                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.300149                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            324691491                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1003789                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11742048                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             126416695                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19942064                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 56097854                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1294123                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1733063                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4237180                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24651959                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18335268                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    381169871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               185560                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139265087                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                4572110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060421                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22806750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14109123                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.341331                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         406262712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.350857                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               318703492     78.45%     78.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55045732     13.55%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20581012      5.07%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6464669      1.59%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1553582      0.38%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2761664      0.68%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1152312      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           406262712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1743574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1358139                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19699865                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.258983                       # Inst execution rate
system.cpu1.iew.exec_refs                    37559866                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11433040                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              277615389                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29705705                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534010                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1390600                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13925283                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          119284591                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26126826                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1325545                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105666761                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1686290                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4197841                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1294123                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8343712                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1112532                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10374                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          556                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          657                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5236545                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2793724                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           556                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       178714                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1179425                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61443556                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105152857                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815365                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50098925                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257724                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105189747                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134884721                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73388250                       # number of integer regfile writes
system.cpu1.ipc                              0.232550                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.232550                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622643      3.39%      3.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64403959     60.19%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383185      0.36%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762626      0.71%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28162124     26.32%     90.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9657757      9.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106992306                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3228011                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030170                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 388372     12.03%     12.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5247      0.16%     12.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 622989     19.30%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     31.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1959797     60.71%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               251602      7.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             106597658                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         623628843                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105152845                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        141876392                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 111683583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106992306                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601008                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22591304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           153536                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2166710                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15192219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    406262712                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.263357                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.731740                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          338825586     83.40%     83.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44879459     11.05%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13777272      3.39%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3277208      0.81%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4128609      1.02%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             496642      0.12%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             489812      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             314831      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              73293      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      406262712                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.262232                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15395324                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3462402                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29705705                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13925283                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       408006286                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2274261659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              297931000                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67699036                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11358538                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23220030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3325563                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26020                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            158063666                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             123872538                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86702695                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55921011                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12375301                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1294123                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27867399                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19003659                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       158063654                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29149                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               646                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23257320                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           646                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   517577983                       # The number of ROB reads
system.cpu1.rob.rob_writes                  242368375                       # The number of ROB writes
system.cpu1.timesIdled                         183080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20572555                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3319                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20656450                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                746858                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22899130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45708506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2000518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       150187                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62197783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13850848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    124378095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14001035                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19813803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3992336                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18816934                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3083249                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3083248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19813806                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     68605557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               68605557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1720920832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1720920832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22899235                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22899235    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22899235                       # Request fanout histogram
system.membus.respLayer1.occupancy       119340215950                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67727005057                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    273335833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   502648493.558736                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1261153500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1339502225500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1640015000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    200579271                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       200579271                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    200579271                       # number of overall hits
system.cpu0.icache.overall_hits::total      200579271                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28610250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28610250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28610250                       # number of overall misses
system.cpu0.icache.overall_misses::total     28610250                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 745356401998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 745356401998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 745356401998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 745356401998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    229189521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    229189521                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    229189521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    229189521                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.124832                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.124832                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.124832                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.124832                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26052.075812                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26052.075812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26052.075812                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26052.075812                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2900                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.862745                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24902930                       # number of writebacks
system.cpu0.icache.writebacks::total         24902930                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3707284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3707284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3707284                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3707284                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24902966                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24902966                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24902966                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24902966                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 593886018999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 593886018999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 593886018999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 593886018999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108657                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108657                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108657                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108657                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23848.003447                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23848.003447                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23848.003447                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23848.003447                       # average overall mshr miss latency
system.cpu0.icache.replacements              24902930                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    200579271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      200579271                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28610250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28610250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 745356401998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 745356401998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    229189521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    229189521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.124832                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.124832                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26052.075812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26052.075812                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3707284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3707284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24902966                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24902966                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 593886018999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 593886018999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23848.003447                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23848.003447                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          225482107                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24902933                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.054440                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999966                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        483282007                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       483282007                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    423548122                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       423548122                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    423548122                       # number of overall hits
system.cpu0.dcache.overall_hits::total      423548122                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65298349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65298349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65298349                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65298349                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1725902751153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1725902751153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1725902751153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1725902751153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    488846471                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    488846471                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    488846471                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    488846471                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133576                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133576                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133576                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133576                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26431.031988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26431.031988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26431.031988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26431.031988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17346042                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        27554                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           804863                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            387                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.551546                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.198966                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34743280                       # number of writebacks
system.cpu0.dcache.writebacks::total         34743280                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31308224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31308224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31308224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31308224                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33990125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33990125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33990125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33990125                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 766144520150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 766144520150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 766144520150                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 766144520150                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.069531                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069531                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.069531                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069531                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22540.208962                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22540.208962                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22540.208962                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22540.208962                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34743280                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    309787209                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      309787209                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37631726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37631726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1014747408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1014747408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    347418935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    347418935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26965.210365                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26965.210365                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13113794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13113794                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24517932                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24517932                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 548551480500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 548551480500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22373.480785                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22373.480785                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    113760913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     113760913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     27666623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     27666623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 711155343153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 711155343153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141427536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141427536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.195624                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.195624                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25704.450563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25704.450563                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     18194430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     18194430                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9472193                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9472193                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 217593039650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 217593039650                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066976                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066976                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 22971.770070                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22971.770070                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1417                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1417                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9905500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9905500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449699                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449699                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6990.472830                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6990.472830                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1406                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1406                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003491                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68181.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2927                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2927                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       792500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       792500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3096                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054587                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4689.349112                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4689.349112                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       624500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054587                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054587                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3695.266272                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3695.266272                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762364                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762364                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65344757500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65344757500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811483                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420851                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420851                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85713.330509                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85713.330509                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762364                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762364                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64582393500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64582393500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420851                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420851                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84713.330509                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84713.330509                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991315                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          459354727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34752193                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.218007                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991315                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999729                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999729                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1016080627                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1016080627                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21034939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29700864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              194621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              544396                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51474820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21034939                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29700864                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             194621                       # number of overall hits
system.l2.overall_hits::.cpu1.data             544396                       # number of overall hits
system.l2.overall_hits::total                51474820                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3868023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5038886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1790175                       # number of demand (read+write) misses
system.l2.demand_misses::total               10701653                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3868023                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5038886                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4569                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1790175                       # number of overall misses
system.l2.overall_misses::total              10701653                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 331501597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 447531180499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    409847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 180956197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     960398822499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 331501597500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 447531180499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    409847000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 180956197500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    960398822499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24902962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34739750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          199190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2334571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62176473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24902962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34739750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         199190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2334571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62176473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.155324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.145047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.022938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.766811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172117                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.155324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.145047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.022938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.766811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172117                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85703.109185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88815.500192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89701.685270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101082.965353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89743.035258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85703.109185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88815.500192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89701.685270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101082.965353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89743.035258                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                196                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.200000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11745400                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3992336                       # number of writebacks
system.l2.writebacks::total                   3992336                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         416390                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         156234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              572725                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        416390                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        156234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             572725                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3867946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4622496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1633941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10128928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3867946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4622496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1633941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15437327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25566255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 292817423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 374683834499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    363180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 152869705002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 820734143001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 292817423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 374683834499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    363180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 152869705002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 976548542942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1797282685943                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.155321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.133061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.022817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.699889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.155321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.133061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.022817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.699889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411189                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75703.596560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81056.605457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79907.590759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93558.889214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81028.727127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75703.596560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81056.605457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79907.590759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93558.889214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63258.914120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70299.020562                       # average overall mshr miss latency
system.l2.replacements                       34011743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12136853                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12136853                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12136853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12136853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49765967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49765967                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     49765968                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49765968                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15437327                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15437327                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 976548542942                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 976548542942                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63258.914120                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63258.914120                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       455000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.844660                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.837607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5229.885057                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8318.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5576.530612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1755500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       225000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1980500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.844660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.837607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20178.160920                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20454.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20209.183673                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        46000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        46000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 15333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         5750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        75500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       175000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        37750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        25000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8137645                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           192924                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8330569                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2085759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1229920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3315679                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 176691605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 126550125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  303241730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10223404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1422844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11646248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.864410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.284699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84713.336968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102892.972714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91456.902191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       198043                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           280893                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1887716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1147070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3034786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 143641668500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108508183001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 252149851501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.184647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.806181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.260581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76092.838382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94595.955784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83086.534438                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21034939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        194621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21229560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3868023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3872592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 331501597500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    409847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 331911444500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24902962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       199190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25102152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.155324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.022938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85703.109185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89701.685270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85707.826825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3867946                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3872491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 292817423500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    363180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 293180603500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.155321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.022817                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75703.596560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79907.590759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75708.530633                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21563219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       351472                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21914691                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2953127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       560255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3513382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 270839575499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54406072500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 325245647999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24516346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       911727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25428073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.120455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.614499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91712.810014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97109.481397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92573.380293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       218347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73384                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       291731                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2734780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       486871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3221651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 231042165999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44361522001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 275403688000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.111549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.534010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84482.907583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91115.556279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85485.264543                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          682                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               688                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2369                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2416                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     62698500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1367000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     64065500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3051                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           53                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.776467                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.886792                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.778351                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26466.230477                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29085.106383                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26517.177152                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          966                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          986                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1403                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1430                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28864391                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       548499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29412890                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.459849                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.509434                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.460696                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20573.336422                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20314.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20568.454545                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999916                       # Cycle average of tags in use
system.l2.tags.total_refs                   136275277                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  34013307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.006528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.159570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.558051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.741152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.276637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.236675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.024345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.136580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.425573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1026673603                       # Number of tag accesses
system.l2.tags.data_accesses               1026673603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     247548736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     297740800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        290880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     105998976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    813832064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1465411456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    247548736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       290880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     247839616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    255509504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       255509504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3867949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4652200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1656234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12716126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22897054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3992336                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3992336                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        184580523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        222005385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           216890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79036341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    606820097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1092659236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    184580523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       216890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        184797413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190516335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190516335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190516335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       184580523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       222005385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          216890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79036341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    606820097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283175571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3491011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3867949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4110531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1621256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12671324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007858350252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       213142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       213142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43124495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3288868                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22897055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3992337                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22897055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3992337                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 621450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                501326                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            536881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            535245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            618376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            656933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3535863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6892528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            958746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            926184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            812121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            805258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           801442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           996021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           855170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           817614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           548771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1978452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            189003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            266315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            303950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            265635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           262963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           267824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           164254                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 563754445921                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               111378025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            981422039671                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25308.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44058.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16771037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2282255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22897055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3992337                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7639878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4938796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5160046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1710079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1204317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  860222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  296669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  210173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  146936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  18177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 166187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 225557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 229044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 228437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 230057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 230899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 234482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 242615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 228690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 220567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 217629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 219701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6713279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.641192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.768125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.878430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2202869     32.81%     32.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2849167     42.44%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       437484      6.52%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       393424      5.86%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       159628      2.38%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68838      1.03%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       169503      2.52%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        88611      1.32%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       343755      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6713279                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       213142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.510533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    458.735635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       213141    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        213142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       213142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.378654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           179611     84.27%     84.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3304      1.55%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19266      9.04%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6982      3.28%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2607      1.22%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              929      0.44%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              311      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        213142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1425638720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39772800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223422656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1465411520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            255509568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1063.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1092.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1341142237001                       # Total gap between requests
system.mem_ctrls.avgGap                      49876.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    247548736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    263073984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       290880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    103760384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    810964736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    223422656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 184580522.874076157808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 196156661.132320821285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 216889.746080591081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77367173.195079162717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 604682122.082486152649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166591319.886177271605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3867949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4652200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1656234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12716127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3992337                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 133254126849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 187791835410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    171951894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  84536596051                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 575667529467                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32232452348225                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34450.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40366.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37833.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51041.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45270.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8073580.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14574382200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7746441285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         54370021860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9493567020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     105868052160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     574797650670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30958493760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       797808608955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        594.872479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  75101919491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44783440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1221256881009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          33358522680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17730452520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        104677797840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8729343360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105868052160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     591414192630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16965616320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       878743977510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.220566                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37203618827                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44783440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1259155181673                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     14209871675                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62879339708.956291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        52500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 452439310000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   204352506500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1136789734000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18133629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18133629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18133629                       # number of overall hits
system.cpu1.icache.overall_hits::total       18133629                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       201639                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        201639                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       201639                       # number of overall misses
system.cpu1.icache.overall_misses::total       201639                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3117711500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3117711500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3117711500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3117711500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18335268                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18335268                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18335268                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18335268                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010997                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010997                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010997                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010997                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15461.847658                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15461.847658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15461.847658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15461.847658                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       199158                       # number of writebacks
system.cpu1.icache.writebacks::total           199158                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2449                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2449                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2449                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2449                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       199190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       199190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       199190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       199190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2880971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2880971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2880971000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2880971000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010864                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010864                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010864                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010864                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14463.431899                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14463.431899                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14463.431899                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14463.431899                       # average overall mshr miss latency
system.cpu1.icache.replacements                199158                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18133629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18133629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       201639                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       201639                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3117711500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3117711500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18335268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18335268                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010997                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010997                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15461.847658                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15461.847658                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2449                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2449                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       199190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       199190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2880971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2880971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010864                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010864                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14463.431899                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14463.431899                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991628                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18228786                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           199158                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.529268                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349418000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991628                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999738                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36869726                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36869726                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27895360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27895360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27895360                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27895360                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6358095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6358095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6358095                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6358095                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 544153078136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 544153078136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 544153078136                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 544153078136                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34253455                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34253455                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34253455                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34253455                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185619                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185619                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185619                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185619                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85584.295003                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85584.295003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85584.295003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85584.295003                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1462158                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       174230                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            24001                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1524                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.920712                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   114.324147                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2334063                       # number of writebacks
system.cpu1.dcache.writebacks::total          2334063                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4726475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4726475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4726475                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4726475                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1631620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1631620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1631620                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1631620                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128646105655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128646105655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128646105655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128646105655                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047634                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78845.629286                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78845.629286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78845.629286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78845.629286                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2334063                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21189442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21189442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3744114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3744114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 268805140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 268805140000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24933556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24933556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71794.058621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71794.058621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2832088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2832088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       912026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       912026                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60094634000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60094634000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65891.360553                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65891.360553                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6705918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6705918                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2613981                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2613981                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 275347938136                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 275347938136                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9319899                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9319899                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105336.625682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105336.625682                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1894387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1894387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       719594                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       719594                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  68551471655                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  68551471655                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077210                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95264.095664                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95264.095664                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6354000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6354000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38981.595092                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38981.595092                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008299                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       600500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       600500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5361.607143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5361.607143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4361.607143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4361.607143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099102                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712104                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712104                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63746877500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63746877500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393166                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89519.055503                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89519.055503                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712104                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712104                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  63034773500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  63034773500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393166                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88519.055503                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88519.055503                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.836810                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31335562                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2343601                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.370690                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349429500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.836810                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74474818                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74474818                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1341142240500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50530935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16129189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     50042572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30019407                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22174801                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            654                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11663972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11663970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25102156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25428780                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3104                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74708857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104238860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       597538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7012556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             186557811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3187577024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4446914048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     25494272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298793088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7958778432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56205525                       # Total snoops (count)
system.tol2bus.snoopTraffic                 256690560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        118385213                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102365406     86.47%     86.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15869620     13.41%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 150187      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          118385213                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       124368474995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52130542904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37578179639                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3517348288                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         298864340                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2342720368500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730192                       # Number of bytes of host memory used
host_op_rate                                   106617                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15297.34                       # Real time elapsed on the host
host_tick_rate                               65473994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622623772                       # Number of instructions simulated
sim_ops                                    1630950764                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.001578                       # Number of seconds simulated
sim_ticks                                1001578128000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.083930                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25010157                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27458364                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3963111                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         53377247                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            938008                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1166590                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          228582                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59064202                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       128988                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201808                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3367985                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32662033                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11586835                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5208117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84423124                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           188190713                       # Number of instructions committed
system.cpu0.commit.committedOps             190611939                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1293767863                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.147331                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.886353                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1234480393     95.42%     95.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25907486      2.00%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6087247      0.47%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9882909      0.76%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2281551      0.18%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1093331      0.08%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1543084      0.12%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       905027      0.07%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11586835      0.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1293767863                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     16219                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1783012                       # Number of function calls committed.
system.cpu0.commit.int_insts                184861596                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63852549                       # Number of loads committed
system.cpu0.commit.membars                    3703104                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3706815      1.94%      1.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       108341705     56.84%     58.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2292581      1.20%     59.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1119659      0.59%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2474      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          7423      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1237      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1271      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       64051829     33.60%     94.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11083131      5.81%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2528      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1270      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        190611939                       # Class of committed instruction
system.cpu0.commit.refs                      75138758                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  188190713                       # Number of Instructions Simulated
system.cpu0.committedOps                    190611939                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.462437                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.462437                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1111163712                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               602949                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20192191                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             294364537                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                93086996                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 89298888                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3404416                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1382684                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10110642                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59064202                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18013856                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1199860225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               747683                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4978                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     355666796                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        25212                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8007218                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037088                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         103165514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25948165                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.223331                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1307064654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.275309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.818396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1108795133     84.83%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               122926927      9.40%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26509587      2.03%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22040537      1.69%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22102453      1.69%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2521399      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  256499      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   73994      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1838125      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1307064654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    14357                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   10356                       # number of floating regfile writes
system.cpu0.idleCycles                      285487447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3589786                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                38524782                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.165918                       # Inst execution rate
system.cpu0.iew.exec_refs                   122055953                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12033078                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27610615                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             97103639                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2091402                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           687554                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13014894                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          272802675                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110022875                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2055608                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            264232901                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                281329                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            362907350                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3404416                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            362781995                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5228382                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          364639                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4493                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4847                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          562                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33251090                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1728696                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4847                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1508126                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2081660                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                198512164                       # num instructions consuming a value
system.cpu0.iew.wb_count                    236021138                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.774336                       # average fanout of values written-back
system.cpu0.iew.wb_producers                153715134                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.148203                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     236746606                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               341841956                       # number of integer regfile reads
system.cpu0.int_regfile_writes              185173854                       # number of integer regfile writes
system.cpu0.ipc                              0.118169                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.118169                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3745601      1.41%      1.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            134836119     50.64%     52.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3279531      1.23%     53.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1120165      0.42%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2474      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               7423      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            115      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1237      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1271      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           111374484     41.82%     95.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11915453      4.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3093      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1492      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266288508                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  17159                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              34323                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        16742                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18427                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3958156                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014864                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 941479     23.79%     23.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4325      0.11%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2849012     71.98%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               163326      4.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             266483904                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1844519201                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    236004396                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        354978151                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 265951589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266288508                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6851086                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       82190820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           953697                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1642969                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47033145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1307064654                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.203730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710866                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1164648727     89.10%     89.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           76828478      5.88%     94.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34142594      2.61%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14601096      1.12%     98.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10685219      0.82%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3388281      0.26%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2032949      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             406901      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             330409      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1307064654                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167209                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6100287                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          913293                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            97103639                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13014894                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  52539                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 12421                       # number of misc regfile writes
system.cpu0.numCycles                      1592552101                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   410604521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              401131251                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            145405997                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5295588                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                99948221                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             278855991                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               496616                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            370582074                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             279153182                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          218733798                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 91606396                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4949846                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3404416                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            287514394                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73327868                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            14465                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       370567609                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     423459976                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1897207                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55604053                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1932779                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1556925671                       # The number of ROB reads
system.cpu0.rob.rob_writes                  563375799                       # The number of ROB writes
system.cpu0.timesIdled                        3525222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                33789                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.081258                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26479414                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30062484                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4294185                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         55277616                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1558132                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1883028                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          324896                       # Number of indirect misses.
system.cpu1.branchPred.lookups               62110610                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       239292                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        180062                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3626771                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36654483                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11963876                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4937626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       83336009                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           207492087                       # Number of instructions committed
system.cpu1.commit.committedOps             209772455                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1284302055                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163336                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.914945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1215659565     94.66%     94.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30849143      2.40%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8408371      0.65%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10641437      0.83%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2903402      0.23%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1319743      0.10%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1636698      0.13%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       919820      0.07%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11963876      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1284302055                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    108000                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2869889                       # Number of function calls committed.
system.cpu1.commit.int_insts                204176183                       # Number of committed integer instructions.
system.cpu1.commit.loads                     66996359                       # Number of loads committed
system.cpu1.commit.membars                    3473237                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3498149      1.67%      1.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       121608333     57.97%     59.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2345688      1.12%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1119512      0.53%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16608      0.01%     61.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49824      0.02%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8304      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8304      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       67159781     32.02%     93.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13932992      6.64%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16640      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8320      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        209772455                       # Class of committed instruction
system.cpu1.commit.refs                      81117733                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  207492087                       # Number of Instructions Simulated
system.cpu1.committedOps                    209772455                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.291650                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.291650                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1051649909                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               676688                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21887699                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             312379735                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               130187019                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                102241987                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3691484                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1404903                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9930955                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   62110610                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21538496                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1146786902                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1073932                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         6736                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     371869372                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                5949                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        26426                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8726356                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036101                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         146512163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28037546                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216146                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1297701354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.834452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1088921444     83.91%     83.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               130746454     10.08%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28267858      2.18%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22290343      1.72%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22421460      1.73%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2589678      0.20%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  396946      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  147685      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1919486      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1297701354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    91805                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   66694                       # number of floating regfile writes
system.cpu1.idleCycles                      422750319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3849227                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                42395080                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.164116                       # Inst execution rate
system.cpu1.iew.exec_refs                   127594489                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14863505                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               26734764                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             99884015                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2002097                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           902680                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15800360                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          290900605                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            112730984                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2298803                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            282353194                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                284908                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            356679535                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3691484                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            356557020                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5155381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          779018                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6744                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4915                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          415                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32887656                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1678986                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4915                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1662472                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2186755                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                202839877                       # num instructions consuming a value
system.cpu1.iew.wb_count                    254199685                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777544                       # average fanout of values written-back
system.cpu1.iew.wb_producers                157716960                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.147752                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     254955526                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               365271788                       # number of integer regfile reads
system.cpu1.int_regfile_writes              197312307                       # number of integer regfile writes
system.cpu1.ipc                              0.120603                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120603                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3565192      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            147636621     51.87%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3305894      1.16%     54.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1121828      0.39%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 31      0.00%     54.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16608      0.01%     54.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49824      0.02%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             78      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8304      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8304      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           114136496     40.10%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14777378      5.19%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16957      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8482      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             284651997                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 108594                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             217187                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       108364                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            109430                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4223265                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014837                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 978781     23.18%     23.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 12172      0.29%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     32      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2975005     70.44%     93.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               257269      6.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             285201476                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1871953302                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    254091321                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        371922536                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 284473976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                284651997                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6426629                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       81128150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           941876                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1489003                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46883623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1297701354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.219351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.732049                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1143493802     88.12%     88.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           85161450      6.56%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36071772      2.78%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15229960      1.17%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11174133      0.86%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3644498      0.28%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2112424      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             442963      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             370352      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1297701354                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.165452                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5862272                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          941146                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            99884015                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15800360                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 186806                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 83040                       # number of misc regfile writes
system.cpu1.numCycles                      1720451673                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   282626949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              393770287                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            158398102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5398152                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               137153274                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             266265769                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               492209                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            394339401                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             297693158                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          231198486                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                104297037                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4331640                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3691484                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            274192426                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72800384                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            91904                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       394247497                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     384596846                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1792923                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 54151883                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1824118                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1564855104                       # The number of ROB reads
system.cpu1.rob.rob_writes                  599621318                       # The number of ROB writes
system.cpu1.timesIdled                        5174845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         60423126                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               140302                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            61562507                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1695215                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     82826193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     163558823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3663832                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2987132                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38299811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     35424546                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76705399                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38411678                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           79724448                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7566962                       # Transaction distribution
system.membus.trans_dist::WritebackClean          128                       # Transaction distribution
system.membus.trans_dist::CleanEvict         73192589                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145981                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80887                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2834663                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2831416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      79724445                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13168                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    246114687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              246114687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5767869056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5767869056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           178100                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          82799144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                82799144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            82799144                       # Request fanout histogram
system.membus.respLayer1.occupancy       424378158188                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        210983915546                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23346                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11673                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17588288.957423                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   53619664.208276                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11673    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1506778000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11673                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   796270031000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 205308097000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14610128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14610128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14610128                       # number of overall hits
system.cpu0.icache.overall_hits::total       14610128                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3403721                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3403721                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3403721                       # number of overall misses
system.cpu0.icache.overall_misses::total      3403721                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 219332673943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 219332673943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 219332673943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 219332673943                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18013849                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18013849                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18013849                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18013849                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.188950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.188950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.188950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.188950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64439.087088                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64439.087088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64439.087088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64439.087088                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       131110                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1632                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.337010                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3164901                       # number of writebacks
system.cpu0.icache.writebacks::total          3164901                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       236784                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       236784                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       236784                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       236784                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3166937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3166937                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3166937                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3166937                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 202923176960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 202923176960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 202923176960                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 202923176960                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.175806                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.175806                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.175806                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.175806                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64075.533223                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64075.533223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64075.533223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64075.533223                       # average overall mshr miss latency
system.cpu0.icache.replacements               3164901                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14610128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14610128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3403721                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3403721                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 219332673943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 219332673943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18013849                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18013849                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.188950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.188950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64439.087088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64439.087088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       236784                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       236784                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3166937                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3166937                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 202923176960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 202923176960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.175806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.175806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64075.533223                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64075.533223                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.987774                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17777194                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3166969                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.613315                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.987774                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999618                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39194635                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39194635                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     64226082                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64226082                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     64226082                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64226082                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31458567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31458567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31458567                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31458567                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2926478659568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2926478659568                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2926478659568                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2926478659568                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     95684649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     95684649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     95684649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     95684649                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328773                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93026.445215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93026.445215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93026.445215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93026.445215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    405971617                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       150635                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5829138                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2199                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.645223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.501592                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15011947                       # number of writebacks
system.cpu0.dcache.writebacks::total         15011947                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16297951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16297951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16297951                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16297951                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15160616                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15160616                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15160616                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15160616                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1610568707876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1610568707876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1610568707876                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1610568707876                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158444                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158444                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158444                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158444                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 106233.724796                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106233.724796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 106233.724796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106233.724796                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15011917                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     58251918                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58251918                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27614035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27614035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2617258388000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2617258388000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     85865953                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     85865953                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.321595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.321595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 94780.005457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94780.005457                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14152663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14152663                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13461372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13461372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1448631106500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1448631106500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 107613.927206                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107613.927206                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5974164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5974164                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3844532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3844532                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 309220271568                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 309220271568                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9818696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9818696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.391552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.391552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80431.186831                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80431.186831                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2145288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2145288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1699244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1699244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 161937601376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 161937601376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.173062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.173062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95299.792953                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95299.792953                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1246196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1246196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        56565                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        56565                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2555515500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2555515500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1302761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1302761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.043419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.043419                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45178.387696                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45178.387696                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        37080                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        37080                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19485                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19485                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    720866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    720866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014957                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014957                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36995.971260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36995.971260                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1223732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1223732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41493                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41493                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    390334000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    390334000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1265225                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1265225                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.032795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032795                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9407.225315                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9407.225315                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    349028000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    349028000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.032668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032668                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8444.293906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8444.293906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       715500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       715500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       133351                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         133351                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        68457                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        68457                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1248627907                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1248627907                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201808                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201808                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.339218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.339218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18239.594300                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18239.594300                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        68454                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        68454                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1180075407                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1180075407                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.339204                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.339204                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17238.954729                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17238.954729                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.859620                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           82150941                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15159187                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.419218                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.859620                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995613                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        212068041                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       212068041                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1332723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1421349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1958150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1653283                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6365505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1332723                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1421349                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1958150                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1653283                       # number of overall hits
system.l2.overall_hits::total                 6365505                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1833589                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13572370                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2823622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13399129                       # number of demand (read+write) misses
system.l2.demand_misses::total               31628710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1833589                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13572370                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2823622                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13399129                       # number of overall misses
system.l2.overall_misses::total              31628710                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 183293127102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1567479528914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 270752090293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1544844455927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3566369202236                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 183293127102                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1567479528914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 270752090293                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1544844455927                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3566369202236                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3166312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14993719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4781772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15052412                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37994215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3166312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14993719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4781772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15052412                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37994215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.579093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.905204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.590497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.832461                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.579093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.905204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.590497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.832461                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 99964.128876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115490.480212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95888.220978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115294.393832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112757.339842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 99964.128876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115490.480212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95888.220978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115294.393832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112757.339842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4540224                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    157237                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.875036                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  50775834                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7566939                       # number of writebacks
system.l2.writebacks::total                   7566939                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          17489                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         787801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          16177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         750677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1572144                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         17489                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        787801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         16177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        750677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1572144                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1816100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12784569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2807445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12648452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30056566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1816100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12784569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2807445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12648452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     55734689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         85791255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 163962444702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1385416350744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 241622423404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1366632163086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3157633381936                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 163962444702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1385416350744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 241622423404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1366632163086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4830686788758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7988320170694                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.573570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.852662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.587114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.573570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.852662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.587114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.258008                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 90282.718299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108366.293048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86064.882270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108047.385015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105056.358798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 90282.718299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108366.293048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86064.882270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108047.385015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86672.893945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93113.455103                       # average overall mshr miss latency
system.l2.replacements                      112509406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8348745                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8348745                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           23                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             23                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8348768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8348768                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           23                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26995971                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26995971                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          128                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            128                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26996099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26996099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          128                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          128                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     55734689                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       55734689                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4830686788758                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4830686788758                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86672.893945                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86672.893945                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8194                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2455                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10649                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24516                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36660                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     60392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     57554500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    117947000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32710                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        14599                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.749496                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.831838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.774905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2463.391255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4739.336298                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3217.321331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          181                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          137                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             318                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        24335                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12007                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36342                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    495418498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    246688983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    742107481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.743962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.822454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.768184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20358.269899                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20545.430416                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20420.105690                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4591                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1081                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5672                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6058                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8508                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            14566                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     23444000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15252000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     38696000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10649                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9589                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          20238                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.568880                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.887267                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.719735                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3869.924067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1792.665726                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2656.597556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          163                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           83                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           246                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5895                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8425                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        14320                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    125680947                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    171639474                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    297320421                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.553573                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.878611                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.707580                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21319.923155                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20372.637864                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20762.599232                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           131807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           176444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                308251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1524675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1533307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3057982                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 157594760467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 155350152962                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  312944913429                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1656482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1709751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3366233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.920430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103362.854685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101317.057159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102337.068508                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       122474                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       111692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           234166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1402201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1421615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2823816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 134613102985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 133084298977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 267697401962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96001.288678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93614.866878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94799.874341                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1332723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1958150                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3290873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1833589                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2823622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4657211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 183293127102                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 270752090293                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 454045217395                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3166312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4781772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7948084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.579093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.590497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.585954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 99964.128876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95888.220978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97492.945326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        17489                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        16177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         33666                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1816100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2807445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4623545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 163962444702                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 241622423404                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 405584868106                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.573570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.587114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.581718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 90282.718299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86064.882270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87721.622285                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1289542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1476839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2766381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     12047695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11865822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23913517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1409884768447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1389494302965                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2799379071412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13337237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13342661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26679898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.889315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117025.270680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117100.551733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117062.624934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       665327                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       638985                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1304312                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11382368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11226837                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22609205                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1250803247759                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1233547864109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2484351111868                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109889.545634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109874.924176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109882.285196                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1099                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1258                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2357                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4680                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         9880                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14560                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     60795500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     50819500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    111615000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5779                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        11138                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16917                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.809829                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.887053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.860673                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12990.491453                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5143.674089                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7665.865385                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          822                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          702                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1524                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3858                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         9178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        13036                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     76546429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    179324941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    255871370                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.667590                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.824026                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.770586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19840.961379                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19538.564066                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19628.058454                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999779                       # Cycle average of tags in use
system.l2.tags.total_refs                   124289923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 112513222                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.914770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.847117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.024985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.758486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.134083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.320338                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.311168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.016015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.011851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.630005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 699904270                       # Number of tag accesses
system.l2.tags.data_accesses                699904270                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     116232896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     822181568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     179681088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     813447104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3352032448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5283575104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    116232896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    179681088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     295913984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    484285568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       484285568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1816139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12846587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2807517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12710111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     52375507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            82555861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7566962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7566962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        116049755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        820886105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        179397975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        812165403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3346750847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5275250084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    116049755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    179397975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        295447730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      483522508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            483522508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      483522508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       116049755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       820886105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       179397975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       812165403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3346750847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5758772592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7332833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1816056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12496949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2807451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12356735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  52063692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000220839750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       455239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       455239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           113905765                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6915874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    82555860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7567090                       # Number of write requests accepted
system.mem_ctrls.readBursts                  82555860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7567090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1014977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                234257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2478450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2225636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4198000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2775953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3552909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7097881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8765049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8404190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6834451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7361968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6775180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7522073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3907540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3591557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2557898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3492148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            334668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            282714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            383873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            396324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            380602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            744112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            430061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            421049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           435363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           654638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           606839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           330427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           254558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           634548                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3549667491695                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               407704415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5078559047945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43532.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62282.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 63982972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4669986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              82555860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7567090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5704506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6181898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6853171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6257476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6500326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6338134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5836465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5780647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5552372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5244534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5623100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6468803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4144772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2027052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1388039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 832025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 497109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 249965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 193944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 333183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 415125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 452944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 469317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 476940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 479866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 483948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 490913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 502333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 492097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 481899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 476923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 474489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 471886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 473404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  69830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  29660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20220769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.290980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.060621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.245940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2662144     13.17%     13.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10736807     53.10%     66.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1951114      9.65%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2026884     10.02%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       914500      4.52%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       417998      2.07%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       397407      1.97%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       262645      1.30%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       851270      4.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20220769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       455239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     179.116398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.264632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.277636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        239758     52.67%     52.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       123403     27.11%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        50915     11.18%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21760      4.78%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         8764      1.93%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4509      0.99%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2526      0.55%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1446      0.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          867      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          546      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          294      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          196      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          111      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           48      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        455239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       455239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.107664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.499579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           431266     94.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6415      1.41%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12006      2.64%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4027      0.88%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1192      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              270      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               56      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        455239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5218616512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                64958528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               469301568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5283575040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            484293760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5210.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       468.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5275.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    483.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1001578036999                       # Total gap between requests
system.mem_ctrls.avgGap                      11113.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    116227584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    799804736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    179676864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    790831040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3332076288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    469301568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 116044451.002628117800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 798544530.517144083977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 179393757.687967389822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 789584973.844396829605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3326826130.532275199890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 468562117.003417611122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1816139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12846587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2807517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12710111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     52375506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7567090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  88223386847                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 851790659004                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 124871819445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 838995047351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3174678135298                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25105947823575                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     48577.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66304.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44477.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66010.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60613.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3317781.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76384819560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40599513405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        300185699100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19666261260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79064216400.004837                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     451683072510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4241308320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       971824890555.052734                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        970.293643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7306449370                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33445100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 960826578630                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          67991421120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          36138304950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        282016205520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18611147880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79064216400.004837                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     453028878990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3107997600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       939958172460.047119                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        938.477135                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4329241011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33445100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 963803786989                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16711                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8459139.758243                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62902592.121132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16711    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1712717000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16711                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   860217443500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 141360684500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16434787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16434787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16434787                       # number of overall hits
system.cpu1.icache.overall_hits::total       16434787                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5103695                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5103695                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5103695                       # number of overall misses
system.cpu1.icache.overall_misses::total      5103695                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 321729195968                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 321729195968                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 321729195968                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 321729195968                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21538482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21538482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21538482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21538482                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.236957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.236957                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.236957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.236957                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63038.484072                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63038.484072                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63038.484072                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63038.484072                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       237527                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2231                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   106.466607                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4780629                       # number of writebacks
system.cpu1.icache.writebacks::total          4780629                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       321387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       321387                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       321387                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       321387                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4782308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4782308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4782308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4782308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 299739450971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 299739450971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 299739450971                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 299739450971                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.222036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.222036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.222036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.222036                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62676.734951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62676.734951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62676.734951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62676.734951                       # average overall mshr miss latency
system.cpu1.icache.replacements               4780629                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16434787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16434787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5103695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5103695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 321729195968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 321729195968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21538482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21538482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.236957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.236957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63038.484072                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63038.484072                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       321387                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       321387                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4782308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4782308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 299739450971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 299739450971                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.222036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.222036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62676.734951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62676.734951                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.975912                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21321128                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4782340                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.458305                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.975912                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999247                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999247                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47859272                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47859272                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     69049573                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        69049573                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     69049573                       # number of overall hits
system.cpu1.dcache.overall_hits::total       69049573                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32010181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32010181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32010181                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32010181                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2903662502010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2903662502010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2903662502010                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2903662502010                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101059754                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101059754                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101059754                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101059754                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.316745                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.316745                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.316745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.316745                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90710.593046                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90710.593046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90710.593046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90710.593046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    398428161                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       158812                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5726174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2303                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.580170                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.958749                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15118586                       # number of writebacks
system.cpu1.dcache.writebacks::total         15118586                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16785240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16785240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16785240                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16785240                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15224941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15224941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15224941                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15224941                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1588882506279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1588882506279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1588882506279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1588882506279                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150653                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150653                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150653                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150653                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104360.503353                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104360.503353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104360.503353                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104360.503353                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15118583                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60515530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60515530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27800175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27800175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2588687634000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2588687634000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     88315705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     88315705                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.314782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314782                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93117.674043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93117.674043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14342122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14342122                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13458053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13458053                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1427783010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1427783010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106091.349915                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106091.349915                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8534043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8534043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4210006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4210006                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 314974868010                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 314974868010                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12744049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12744049                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.330351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.330351                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74815.776512                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74815.776512                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2443118                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2443118                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1766888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1766888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161099496279                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161099496279                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.138644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.138644                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91176.971194                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91176.971194                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1154525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1154525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        87419                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        87419                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   5411072500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5411072500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1241944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1241944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.070389                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.070389                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 61898.128553                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 61898.128553                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39998                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39998                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        47421                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        47421                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3550379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3550379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038183                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74869.351131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74869.351131                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1150729                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1150729                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        45327                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        45327                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    437415500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    437415500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1196056                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1196056                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.037897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.037897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9650.219516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9650.219516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        45318                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        45318                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    392126500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    392126500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.037890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.037890                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8652.775939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8652.775939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       337000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       337000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       123660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         123660                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    740181974                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    740181974                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       180062                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       180062                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.313237                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.313237                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13123.328499                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13123.328499                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          405                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          405                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        55997                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        55997                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    669982974                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    669982974                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.310987                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.310987                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11964.622640                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11964.622640                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.839262                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           86879355                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15262118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.692484                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.839262                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        222617721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       222617721                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1001578128000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34935344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15915707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29727256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       104942508                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         88906577                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             176                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155802                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         86595                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242397                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3418202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3418204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7949244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26986099                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16919                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16919                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9498150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45344799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14344708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45580142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114767799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    405197696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1920367168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    611993600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1930948288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4868506752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       201950438                       # Total snoops (count)
system.tol2bus.snoopTraffic                 507296064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        240034480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.422786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              197759934     82.39%     82.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1               39258778     16.36%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2987771      1.24%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  27997      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          240034480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76436745434                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22815516650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4757521227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22954413901                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7180413061                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           264092                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
