--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y22.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X91Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y82.AQ      Tcko                  0.337   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X91Y82.BX      net (fanout=1)        0.369   E2M/delayCtrl0Reset<0>
    SLICE_X91Y82.CLK     Tdick                 0.034   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X91Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y82.AQ      Tcko                  0.098   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X91Y82.BX      net (fanout=1)        0.141   E2M/delayCtrl0Reset<0>
    SLICE_X91Y82.CLK     Tckdi       (-Th)     0.076   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.022ns logic, 0.141ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.000ns (200.000MHz) (Tdlycper_REFCLK)
  Physical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Logical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Location pin: RAMB18_X4Y32.RDCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Location pin: RAMB18_X4Y14.WRCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.368ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.200ns
  High pulse: 15.100ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: E2M/EC/sysACE_MPADD<5>/SR
  Logical resource: E2M/EC/sysACE_MPADD_2/SR
  Location pin: SLICE_X94Y62.SR
  Clock network: E2M/EC/sysACEreset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.106ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.334ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      5.106ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.AQ      Tcko                  0.337   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        2.529   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 2.240   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (2.577ns logic, 2.529ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.447ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      2.447ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y57.AQ      Tcko                  0.098   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        1.188   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 1.161   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.259ns logic, 1.188ns route)
                                                       (51.5% logic, 48.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.869ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.571ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.869ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y57.AQ      Tcko                  0.337   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        2.290   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 2.242   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.869ns (2.579ns logic, 2.290ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.121ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y57.AQ      Tcko                  0.098   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        0.860   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 1.163   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (1.261ns logic, 0.860ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   3.184ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.024ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 0.786   sysACE_MPDATA<9>
                                                       sysACE_MPDATA<9>
                                                       E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB18_X4Y14.DIADI9  net (fanout=1)        1.691   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.493ns logic, 1.691ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.003ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.163ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.I               Tiopi                 0.809   sysACE_MPDATA<12>
                                                       sysACE_MPDATA<12>
                                                       E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB18_X4Y14.DIADI12 net (fanout=1)        1.647   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.516ns logic, 1.647ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.046ns (requirement - data path)
  Source:               sysACE_MPDATA<8> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<8> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH22.I               Tiopi                 0.709   sysACE_MPDATA<8>
                                                       sysACE_MPDATA<8>
                                                       E2M/EC/sysACEIO/IOBUF_B8/IBUF
    RAMB18_X4Y14.DIADI8  net (fanout=1)        1.698   E2M/EC/sysACE_MPDATA_Out<8>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.416ns logic, 1.698ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI5), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.642ns (data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.323   sysACE_MPDATA<5>
                                                       sysACE_MPDATA<5>
                                                       E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB18_X4Y14.DIADI5  net (fanout=1)        0.517   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.125ns logic, 0.517ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI10), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.656ns (data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ15.I               Tiopi                 0.331   sysACE_MPDATA<10>
                                                       sysACE_MPDATA<10>
                                                       E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB18_X4Y14.DIADI10 net (fanout=1)        0.523   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.133ns logic, 0.523ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI4), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.663ns (data path)
  Source:               sysACE_MPDATA<4> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<4> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG16.I               Tiopi                 0.319   sysACE_MPDATA<4>
                                                       sysACE_MPDATA<4>
                                                       E2M/EC/sysACEIO/IOBUF_B4/IBUF
    RAMB18_X4Y14.DIADI4  net (fanout=1)        0.542   E2M/EC/sysACE_MPDATA_Out<4>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.121ns logic, 0.542ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP 
"emac_single_clk_ref_gtx" 8 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP 
"emac_single_clk_phy_rx" 7.5 ns         HIGH 50%;

 1833 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.951ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X120Y118.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y119.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X121Y117.C1    net (fanout=7)        0.738   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.141ns logic, 1.706ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.710ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X121Y117.C2    net (fanout=3)        0.601   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (1.141ns logic, 1.569ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X121Y117.C3    net (fanout=1)        0.598   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.141ns logic, 1.566ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X120Y118.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.807ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y119.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X121Y117.C1    net (fanout=7)        0.738   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (1.101ns logic, 1.706ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X121Y117.C2    net (fanout=3)        0.601   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (1.101ns logic, 1.569ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X121Y117.C3    net (fanout=1)        0.598   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (1.101ns logic, 1.566ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X120Y118.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y119.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    SLICE_X121Y117.C1    net (fanout=7)        0.738   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (1.076ns logic, 1.706ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X121Y117.C2    net (fanout=3)        0.601   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (1.076ns logic, 1.569ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.952 - 1.021)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y118.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X121Y117.C3    net (fanout=1)        0.598   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X121Y117.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X121Y117.D3    net (fanout=9)        0.369   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X121Y117.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X120Y116.B2    net (fanout=2)        0.599   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X120Y116.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X120Y117.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X120Y118.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (1.076ns logic, 1.566ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X126Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y110.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1
    SLICE_X126Y110.A6    net (fanout=2)        0.049   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<1>
    SLICE_X126Y110.CLK   Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0 (SLICE_X118Y114.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y115.AQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0
    SLICE_X118Y114.AX    net (fanout=5)        0.102   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<0>
    SLICE_X118Y114.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1 (SLICE_X118Y114.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y115.BQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1
    SLICE_X118Y114.BX    net (fanout=5)        0.102   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr<1>
    SLICE_X118Y114.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Location pin: RAMB36_X6Y23.CLKARDCLKL
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.500ns
  Low pulse: 3.750ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X132Y104.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X132Y104.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;

 146 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.855ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X153Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y88.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X153Y83.B2     net (fanout=1)        0.977   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X153Y83.BMUX   Tilo                  0.197   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X153Y83.A6     net (fanout=1)        0.227   N2
    SLICE_X153Y83.CLK    Tas                   0.073   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.651ns logic, 1.204ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X140Y85.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.746ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X140Y83.B1     net (fanout=2)        0.741   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X140Y83.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (1.005ns logic, 0.741ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y79.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X140Y84.B1     net (fanout=2)        0.763   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X140Y84.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<5>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.927ns logic, 0.763ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X140Y83.A5     net (fanout=2)        0.554   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X140Y83.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (1.009ns logic, 0.554ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X140Y85.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X140Y83.B1     net (fanout=2)        0.741   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X140Y83.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.965ns logic, 0.741ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y79.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5
    SLICE_X140Y84.B1     net (fanout=2)        0.763   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<5>
    SLICE_X140Y84.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<5>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.887ns logic, 0.763ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X140Y83.A5     net (fanout=2)        0.554   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X140Y83.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X140Y85.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.969ns logic, 0.554ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X141Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y81.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X141Y81.DX     net (fanout=1)        0.092   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
    SLICE_X141Y81.CLK    Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X143Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y100.AQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X143Y101.DX    net (fanout=1)        0.154   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X143Y101.CLK   Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.193ns (0.039ns logic, 0.154ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (SLICE_X140Y84.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.DQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X140Y83.DX     net (fanout=2)        0.151   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X140Y83.COUT   Tdxcy                 0.060   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CLK    Tckcin      (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.086ns logic, 0.151ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (SLICE_X140Y84.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.BQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X140Y83.BX     net (fanout=2)        0.150   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X140Y83.COUT   Tbxcy                 0.086   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CLK    Tckcin      (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.112ns logic, 0.150ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (SLICE_X140Y84.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y80.CQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X140Y83.CX     net (fanout=2)        0.195   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X140Y83.COUT   Tcxcy                 0.065   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X140Y84.CLK    Tckcin      (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.091ns logic, 0.195ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.190ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X142Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.484 - 1.693)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y76.CQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10
    SLICE_X142Y82.CX     net (fanout=1)        0.565   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X142Y82.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.352ns logic, 0.565ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X142Y82.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.484 - 1.693)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y76.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X142Y82.BX     net (fanout=1)        0.513   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X142Y82.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.352ns logic, 0.513ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X142Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.484 - 1.693)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y76.AQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X142Y82.AX     net (fanout=1)        0.509   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X142Y82.CLK    Tdick                 0.015   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.352ns logic, 0.509ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X142Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.482 - 0.448)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y80.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0
    SLICE_X142Y80.AX     net (fanout=1)        0.107   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X142Y80.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X142Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.482 - 0.448)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y80.CQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X142Y80.CX     net (fanout=1)        0.107   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X142Y80.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X142Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.034ns (0.482 - 0.448)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y80.DQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X142Y80.DX     net (fanout=1)        0.157   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X142Y80.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.009ns logic, 0.157ns route)
                                                       (5.4% logic, 94.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns 
DATAPATHONLY;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.939ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (SLICE_X116Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y119.BMUX  Tshcko                0.420   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10
    SLICE_X116Y119.CX    net (fanout=1)        0.504   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<10>
    SLICE_X116Y119.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.435ns logic, 0.504ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X116Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y119.BQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9
    SLICE_X116Y119.BX    net (fanout=1)        0.486   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<9>
    SLICE_X116Y119.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.352ns logic, 0.486ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X117Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y117.AMUX  Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1
    SLICE_X117Y116.BX    net (fanout=1)        0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<1>
    SLICE_X117Y116.CLK   Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.456ns logic, 0.381ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X117Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y117.DQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5
    SLICE_X117Y118.BX    net (fanout=1)        0.092   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
    SLICE_X117Y118.CLK   Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X117Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y117.AQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0
    SLICE_X117Y116.AX    net (fanout=1)        0.093   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<0>
    SLICE_X117Y116.CLK   Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X117Y116.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y117.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2
    SLICE_X117Y116.CX    net (fanout=1)        0.094   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<2>
    SLICE_X117Y116.CLK   Tckdi       (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 
ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.914ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X123Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.946 - 1.019)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y113.AQ    Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X123Y110.AX    net (fanout=1)        0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X123Y110.CLK   Tdick                 0.034   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.371ns logic, 0.406ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X118Y119.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.957 - 1.024)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y119.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X118Y119.CX    net (fanout=1)        0.383   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X118Y119.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.396ns logic, 0.383ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X118Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.957 - 1.024)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y119.AQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X118Y119.AX    net (fanout=1)        0.378   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X118Y119.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.396ns logic, 0.378ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X118Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.473 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y118.BQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X118Y118.BX    net (fanout=1)        0.143   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X118Y118.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.009ns logic, 0.143ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X118Y118.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.473 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y118.DQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X118Y118.DX    net (fanout=1)        0.144   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X118Y118.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.009ns logic, 0.144ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X118Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.036ns (0.473 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y118.AQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X118Y118.AX    net (fanout=1)        0.147   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X118Y118.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.009ns logic, 0.147ns route)
                                                       (5.8% logic, 94.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 42500 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.892ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_49 (SLICE_X97Y89.C2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_10 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y124.AQ    Tcko                  0.381   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X117Y123.A1    net (fanout=4)        0.763   E2M/EC/tx_read_len<10>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X93Y91.D2      net (fanout=70)       1.861   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X93Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11
    SLICE_X97Y89.C2      net (fanout=1)        0.727   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
    SLICE_X97Y89.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_49
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (0.918ns logic, 5.974ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.858ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.AQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X117Y123.A2    net (fanout=4)        0.773   E2M/EC/tx_read_len<8>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X93Y91.D2      net (fanout=70)       1.861   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X93Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11
    SLICE_X97Y89.C2      net (fanout=1)        0.727   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
    SLICE_X97Y89.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_49
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (0.874ns logic, 5.984ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_9 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.609ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_9 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.CQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_9
    SLICE_X117Y123.A3    net (fanout=4)        0.524   E2M/EC/tx_read_len<9>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X93Y91.D2      net (fanout=70)       1.861   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X93Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11
    SLICE_X97Y89.C2      net (fanout=1)        0.727   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1
    SLICE_X97Y89.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_49
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (0.874ns logic, 5.735ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_45 (SLICE_X107Y72.D2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.649ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_src_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y124.AQ    Tcko                  0.381   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X117Y123.A1    net (fanout=4)        0.763   E2M/EC/tx_read_len<10>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X107Y72.D2     net (fanout=70)       2.416   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X107Y72.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3
                                                       E2M/EC/tx_header_buffer_src_add_45
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (0.847ns logic, 5.802ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.615ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_header_buffer_src_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.AQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X117Y123.A2    net (fanout=4)        0.773   E2M/EC/tx_read_len<8>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X107Y72.D2     net (fanout=70)       2.416   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X107Y72.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3
                                                       E2M/EC/tx_header_buffer_src_add_45
    -------------------------------------------------  ---------------------------
    Total                                      6.615ns (0.803ns logic, 5.812ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.366ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_9 to E2M/EC/tx_header_buffer_src_add_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.CQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_9
    SLICE_X117Y123.A3    net (fanout=4)        0.524   E2M/EC/tx_read_len<9>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X107Y72.D2     net (fanout=70)       2.416   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X107Y72.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_src_add<45>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3
                                                       E2M/EC/tx_header_buffer_src_add_45
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (0.803ns logic, 5.563ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_23 (SLICE_X101Y68.A1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_10 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y124.AQ    Tcko                  0.381   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_10
    SLICE_X117Y123.A1    net (fanout=4)        0.763   E2M/EC/tx_read_len<10>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X101Y68.A1     net (fanout=70)       2.388   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X101Y68.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (0.850ns logic, 5.774ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.590ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_8 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.AQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_8
    SLICE_X117Y123.A2    net (fanout=4)        0.773   E2M/EC/tx_read_len<8>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X101Y68.A1     net (fanout=70)       2.388   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X101Y68.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      6.590ns (0.806ns logic, 5.784ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_read_len_9 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y123.CQ    Tcko                  0.337   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_9
    SLICE_X117Y123.A3    net (fanout=4)        0.524   E2M/EC/tx_read_len<9>
    SLICE_X117Y123.A     Tilo                  0.068   E2M/EC/_n3280<15>
                                                       E2M/EC/_n3280<15>1
    SLICE_X116Y122.A3    net (fanout=1)        0.466   E2M/EC/_n3280<15>
    SLICE_X116Y122.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13
                                                       E2M/EC/_n3280<15>3
    SLICE_X109Y109.B2    net (fanout=7)        1.400   E2M/EC/_n3280
    SLICE_X109Y109.B     Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X103Y109.D1    net (fanout=75)       0.757   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X103Y109.DMUX  Tilo                  0.192   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X101Y68.A1     net (fanout=70)       2.388   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X101Y68.CLK    Tas                   0.073   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (0.806ns logic, 5.535ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X102Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y106.CQ    Tcko                  0.115   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X102Y106.C5    net (fanout=2)        0.072   E2M/EC/tx_header_buffer_len<3>
    SLICE_X102Y106.CLK   Tah         (-Th)     0.076   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT108
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X102Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y107.CQ    Tcko                  0.115   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X102Y107.C5    net (fanout=2)        0.072   E2M/EC/tx_header_buffer_len<7>
    SLICE_X102Y107.CLK   Tah         (-Th)     0.076   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT147
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X102Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_9 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y103.AQ    Tcko                  0.115   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_9
    SLICE_X102Y103.A5    net (fanout=2)        0.073   E2M/EC/tx_header_buffer_len<9>
    SLICE_X102Y103.CLK   Tah         (-Th)     0.076   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT165
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.105ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X88Y130.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.AQ     Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<0>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X88Y130.A5     net (fanout=3)        0.738   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X88Y130.CLK    Tas                   0.030   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.367ns logic, 0.738ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X89Y130.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.AQ     Tcko                  0.337   E2M/EC/userRunRegisterSetToggleUserSide<0>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X89Y130.A6     net (fanout=3)        0.658   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X89Y130.CLK    Tas                   0.073   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.410ns logic, 0.658ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X89Y130.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.AQ     Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<0>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X89Y130.A6     net (fanout=3)        0.335   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X89Y130.CLK    Tah         (-Th)     0.055   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.043ns logic, 0.335ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X88Y130.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y125.AQ     Tcko                  0.098   E2M/EC/userRunRegisterSetToggleUserSide<0>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X88Y130.A5     net (fanout=3)        0.364   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X88Y130.CLK    Tah         (-Th)     0.076   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.022ns logic, 0.364ns route)
                                                       (5.7% logic, 94.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 8975 paths analyzed, 3065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.492ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_30 (SLICE_X122Y85.B2), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y14.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X105Y106.D4    net (fanout=16)       3.375   E2M/EC/fromSysACEFifoEmpty
    SLICE_X105Y106.D     Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X118Y88.B1     net (fanout=5)        2.231   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y85.B2     net (fanout=14)       0.889   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y85.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<32>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186
                                                       E2M/EC/tx_header_buffer_dest_add_30
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (0.997ns logic, 6.495ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.A5    net (fanout=79)       1.684   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.AMUX  Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X118Y88.B2     net (fanout=6)        1.854   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y85.B2     net (fanout=14)       0.889   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y85.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<32>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186
                                                       E2M/EC/tx_header_buffer_dest_add_30
    -------------------------------------------------  ---------------------------
    Total                                      5.056ns (0.629ns logic, 4.427ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D3     net (fanout=79)       1.541   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X118Y88.B4     net (fanout=9)        1.478   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y85.B2     net (fanout=14)       0.889   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y85.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<32>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186
                                                       E2M/EC/tx_header_buffer_dest_add_30
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.501ns logic, 3.908ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_38 (SLICE_X113Y86.B1), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y14.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X105Y106.D4    net (fanout=16)       3.375   E2M/EC/fromSysACEFifoEmpty
    SLICE_X105Y106.D     Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X118Y88.B1     net (fanout=5)        2.231   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X113Y86.B1     net (fanout=14)       0.828   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X113Y86.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106
                                                       E2M/EC/tx_header_buffer_dest_add_38
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.039ns logic, 6.434ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.A5    net (fanout=79)       1.684   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.AMUX  Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X118Y88.B2     net (fanout=6)        1.854   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X113Y86.B1     net (fanout=14)       0.828   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X113Y86.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106
                                                       E2M/EC/tx_header_buffer_dest_add_38
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.671ns logic, 4.366ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D3     net (fanout=79)       1.541   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X118Y88.B4     net (fanout=9)        1.478   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X113Y86.B1     net (fanout=14)       0.828   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X113Y86.CLK    Tas                   0.070   E2M/EC/tx_header_buffer_dest_add<39>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106
                                                       E2M/EC/tx_header_buffer_dest_add_38
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.543ns logic, 3.847ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_36 (SLICE_X122Y87.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_header_buffer_dest_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_header_buffer_dest_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y14.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X105Y106.D4    net (fanout=16)       3.375   E2M/EC/fromSysACEFifoEmpty
    SLICE_X105Y106.D     Tilo                  0.068   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>211
    SLICE_X118Y88.B1     net (fanout=5)        2.231   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>21
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y87.D1     net (fanout=14)       0.762   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y87.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<36>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126
                                                       E2M/EC/tx_header_buffer_dest_add_36
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (0.997ns logic, 6.368ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.929ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.A5    net (fanout=79)       1.684   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X108Y102.AMUX  Tilo                  0.196   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>31
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>2111
    SLICE_X118Y88.B2     net (fanout=6)        1.854   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<56>211
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y87.D1     net (fanout=14)       0.762   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y87.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<36>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126
                                                       E2M/EC/tx_header_buffer_dest_add_36
    -------------------------------------------------  ---------------------------
    Total                                      4.929ns (0.629ns logic, 4.300ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_header_buffer_dest_add_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y94.BQ      Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D3     net (fanout=79)       1.541   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X106Y96.D      Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
                                                       E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221
    SLICE_X118Y88.B4     net (fanout=9)        1.478   E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122
    SLICE_X118Y88.B      Tilo                  0.068   E2M/EC/tx_header_buffer_dest_add<28>
                                                       E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>2_2
    SLICE_X122Y87.D1     net (fanout=14)       0.762   E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT<0>22
    SLICE_X122Y87.CLK    Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<36>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126
                                                       E2M/EC/tx_header_buffer_dest_add_36
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.501ns logic, 3.781ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay (SLICE_X122Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y110.AQ    Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    SLICE_X122Y110.DX    net (fanout=2)        0.096   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    SLICE_X122Y110.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/fifoToSysACERead (SLICE_X91Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/fifoToSysACERead (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/fifoToSysACERead to E2M/EC/fifoToSysACERead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y64.AQ      Tcko                  0.098   E2M/EC/fifoToSysACERead
                                                       E2M/EC/fifoToSysACERead
    SLICE_X91Y64.A5      net (fanout=2)        0.067   E2M/EC/fifoToSysACERead
    SLICE_X91Y64.CLK     Tah         (-Th)     0.056   E2M/EC/fifoToSysACERead
                                                       E2M/EC/sysACE_state[2]_fifoToSysACERead_Select_820_o1
                                                       E2M/EC/fifoToSysACERead
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.042ns logic, 0.067ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (SLICE_X118Y107.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y107.AQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X118Y107.A5    net (fanout=4)        0.073   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    SLICE_X118Y107.CLK   Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state[2]_GND_18_o_Select_29_o1
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "RAMS" 8 ns         DATAPATHONLY;

 577 paths analyzed, 395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.369ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y94.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.A5        net (fanout=79)       1.726   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.AMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X2Y34.WEAU0      net (fanout=256)      4.595   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X2Y34.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.369ns (1.048ns logic, 6.321ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y94.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.A5        net (fanout=79)       1.726   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.AMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X2Y34.WEAU1      net (fanout=256)      4.595   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X2Y34.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.369ns (1.048ns logic, 6.321ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X87Y94.BQ         Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.A5        net (fanout=79)       1.726   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y118.AMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X2Y34.WEAU2      net (fanout=256)      4.595   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X2Y34.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.369ns (1.048ns logic, 6.321ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X143Y83.CQ           Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<3>
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2
    RAMB36_X7Y16.ADDRARDADDRL5 net (fanout=4)        0.222   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<2>
    RAMB36_X7Y16.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    -------------------------------------------------------  ---------------------------
    Total                                            0.223ns (0.001ns logic, 0.222ns route)
                                                             (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X143Y83.CQ           Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<3>
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2
    RAMB36_X7Y16.ADDRARDADDRU5 net (fanout=4)        0.223   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<2>
    RAMB36_X7Y16.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    -------------------------------------------------------  ---------------------------
    Total                                            0.224ns (0.001ns logic, 0.223ns route)
                                                             (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X143Y84.AQ           Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<7>
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4
    RAMB36_X7Y16.ADDRARDADDRU7 net (fanout=4)        0.231   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<4>
    RAMB36_X7Y16.CLKARDCLKU    Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                             E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    -------------------------------------------------------  ---------------------------
    Total                                            0.232ns (0.001ns logic, 0.231ns route)
                                                             (0.4% logic, 99.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "CPUS" 8 ns         DATAPATHONLY;

 12 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXDV  net (fanout=1)        4.051   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_VALID         0.156   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.885ns (0.834ns logic, 4.051ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y50.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1
    TEMAC_X0Y0.PHYEMACRXD1  net (fanout=1)        3.321   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.831ns (1.510ns logic, 3.321ns route)
                                                          (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y49.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMACRXD0  net (fanout=1)        3.234   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.744ns (1.510ns logic, 3.234ns route)
                                                          (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X109Y82.BQ         Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=91)       0.934   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          0.720ns (-0.214ns logic, 0.934ns route)
                                                           (-29.7% logic, 129.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X109Y82.BQ                   Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=91)       0.934   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.720ns (-0.214ns logic, 0.934ns route)
                                                                     (-29.7% logic, 129.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMACRXD6  net (fanout=1)        1.626   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.584ns (-0.042ns logic, 1.626ns route)
                                                          (-2.7% logic, 102.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMACRXD7  net (fanout=1)        1.628   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.586ns (-0.042ns logic, 1.628ns route)
                                                          (-2.6% logic, 102.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 
/ 0.625 HIGH 50%;

 93192 paths analyzed, 5159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.492ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunClearToggleControllerSide_0 (SLICE_X100Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunClearToggle (FF)
  Destination:          E2M/EC/userRunClearToggleControllerSide_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (3.076 - 3.292)
  Source Clock:         clk_user_interface rising at 6.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunClearToggle to E2M/EC/userRunClearToggleControllerSide_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y126.BQ     Tcko                  0.337   E2M/EC/userRunClearToggle
                                                       E2M/EC/userRunClearToggle
    SLICE_X100Y117.BX    net (fanout=2)        1.117   E2M/EC/userRunClearToggle
    SLICE_X100Y117.CLK   Tdick                 0.015   E2M/EC/userRunClearToggleControllerSide<1>
                                                       E2M/EC/userRunClearToggleControllerSide_0
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.352ns logic, 1.117ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_5 (SLICE_X112Y121.C2), 502 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.106ns (1.495 - 1.601)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd1 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.AQ    Tcko                  0.381   E2M/EC/tx_state_FSM_FFd1
                                                       E2M/EC/tx_state_FSM_FFd1
    SLICE_X101Y93.B2     net (fanout=268)      1.423   E2M/EC/tx_state_FSM_FFd1
    SLICE_X101Y93.BMUX   Tilo                  0.197   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_FSM_FFd3-In41
    SLICE_X115Y124.C2    net (fanout=242)      2.505   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13
    SLICE_X115Y124.C     Tilo                  0.068   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111
    SLICE_X116Y121.B2    net (fanout=48)       0.930   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111
    SLICE_X116Y121.B     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A2    net (fanout=1)        0.478   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D3    net (fanout=1)        0.630   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D     Tilo                  0.068   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.C2    net (fanout=1)        0.476   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.CLK   Tas                   0.030   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.322ns (0.880ns logic, 6.442ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (1.495 - 1.599)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd2 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y106.CQ    Tcko                  0.381   E2M/EC/tx_state_FSM_FFd2
                                                       E2M/EC/tx_state_FSM_FFd2
    SLICE_X101Y93.B3     net (fanout=234)      1.401   E2M/EC/tx_state_FSM_FFd2
    SLICE_X101Y93.BMUX   Tilo                  0.186   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_FSM_FFd3-In41
    SLICE_X115Y124.C2    net (fanout=242)      2.505   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13
    SLICE_X115Y124.C     Tilo                  0.068   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111
    SLICE_X116Y121.B2    net (fanout=48)       0.930   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111
    SLICE_X116Y121.B     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A2    net (fanout=1)        0.478   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D3    net (fanout=1)        0.630   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D     Tilo                  0.068   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.C2    net (fanout=1)        0.476   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.CLK   Tas                   0.030   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.289ns (0.869ns logic, 6.420ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_state_FSM_FFd3 (FF)
  Destination:          E2M/EC/tx_read_len_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (1.495 - 1.595)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_state_FSM_FFd3 to E2M/EC/tx_read_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y103.CQ    Tcko                  0.381   E2M/EC/tx_state_FSM_FFd3
                                                       E2M/EC/tx_state_FSM_FFd3
    SLICE_X101Y93.B5     net (fanout=269)      1.157   E2M/EC/tx_state_FSM_FFd3
    SLICE_X101Y93.BMUX   Tilo                  0.196   E2M/EC/tx_state<1>
                                                       E2M/EC/tx_state_FSM_FFd3-In41
    SLICE_X115Y124.C2    net (fanout=242)      2.505   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13
    SLICE_X115Y124.C     Tilo                  0.068   E2M/EC/tx_readback_after_execute
                                                       E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111
    SLICE_X116Y121.B2    net (fanout=48)       0.930   E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111
    SLICE_X116Y121.B     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A2    net (fanout=1)        0.478   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121
    SLICE_X116Y121.A     Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D3    net (fanout=1)        0.630   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122
    SLICE_X112Y121.D     Tilo                  0.068   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.C2    net (fanout=1)        0.476   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123
    SLICE_X112Y121.CLK   Tas                   0.030   E2M/EC/tx_read_len<5>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124
                                                       E2M/EC/tx_read_len_5
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (0.879ns logic, 6.176ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_8 (SLICE_X117Y84.CE), 211 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_17 (FF)
  Destination:          E2M/EC/tx_save_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.238ns (Levels of Logic = 6)
  Clock Path Skew:      -0.158ns (1.473 - 1.631)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_length_17 to E2M/EC/tx_save_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.BQ     Tcko                  0.337   E2M/EC/rx_mem_length<19>
                                                       E2M/EC/rx_mem_length_17
    SLICE_X99Y121.D2     net (fanout=8)        0.988   E2M/EC/rx_mem_length<17>
    SLICE_X99Y121.D      Tilo                  0.068   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>2
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>3
    SLICE_X100Y116.B2    net (fanout=1)        0.913   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>2
    SLICE_X100Y116.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>7
    SLICE_X103Y113.B4    net (fanout=13)       0.543   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o
    SLICE_X103Y113.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd9
                                                       E2M/EC/_n4139<1>11
    SLICE_X107Y99.C2     net (fanout=7)        1.699   E2M/EC/_n4139<1>1
    SLICE_X107Y99.C      Tilo                  0.068   E2M/EC/rx_state__n4278_inv
                                                       E2M/EC/rx_state__n4278_inv1
    SLICE_X116Y87.B2     net (fanout=1)        1.400   E2M/EC/rx_state__n4278_inv
    SLICE_X116Y87.B      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A6     net (fanout=1)        0.124   E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv3
    SLICE_X117Y84.CE     net (fanout=12)       0.508   E2M/EC/_n4278_inv
    SLICE_X117Y84.CLK    Tceck                 0.318   E2M/EC/tx_save_dest_add<11>
                                                       E2M/EC/tx_save_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.238ns (1.063ns logic, 6.175ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_28 (FF)
  Destination:          E2M/EC/tx_save_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 6)
  Clock Path Skew:      -0.156ns (1.473 - 1.629)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_length_28 to E2M/EC/tx_save_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y128.AQ     Tcko                  0.337   E2M/EC/rx_mem_length<31>
                                                       E2M/EC/rx_mem_length_28
    SLICE_X99Y122.B2     net (fanout=8)        1.013   E2M/EC/rx_mem_length<28>
    SLICE_X99Y122.B      Tilo                  0.068   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>4
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>5
    SLICE_X100Y116.B4    net (fanout=1)        0.719   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>4
    SLICE_X100Y116.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>7
    SLICE_X103Y113.B4    net (fanout=13)       0.543   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o
    SLICE_X103Y113.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd9
                                                       E2M/EC/_n4139<1>11
    SLICE_X107Y99.C2     net (fanout=7)        1.699   E2M/EC/_n4139<1>1
    SLICE_X107Y99.C      Tilo                  0.068   E2M/EC/rx_state__n4278_inv
                                                       E2M/EC/rx_state__n4278_inv1
    SLICE_X116Y87.B2     net (fanout=1)        1.400   E2M/EC/rx_state__n4278_inv
    SLICE_X116Y87.B      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A6     net (fanout=1)        0.124   E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv3
    SLICE_X117Y84.CE     net (fanout=12)       0.508   E2M/EC/_n4278_inv
    SLICE_X117Y84.CLK    Tceck                 0.318   E2M/EC/tx_save_dest_add<11>
                                                       E2M/EC/tx_save_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.063ns logic, 6.006ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_27 (FF)
  Destination:          E2M/EC/tx_save_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.157ns (1.473 - 1.630)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_mem_length_27 to E2M/EC/tx_save_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y127.DQ     Tcko                  0.337   E2M/EC/rx_mem_length<27>
                                                       E2M/EC/rx_mem_length_27
    SLICE_X99Y122.B1     net (fanout=8)        1.005   E2M/EC/rx_mem_length<27>
    SLICE_X99Y122.B      Tilo                  0.068   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>4
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>5
    SLICE_X100Y116.B4    net (fanout=1)        0.719   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>4
    SLICE_X100Y116.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd8
                                                       E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o<31>7
    SLICE_X103Y113.B4    net (fanout=13)       0.543   E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o
    SLICE_X103Y113.B     Tilo                  0.068   E2M/EC/rx_state_FSM_FFd9
                                                       E2M/EC/_n4139<1>11
    SLICE_X107Y99.C2     net (fanout=7)        1.699   E2M/EC/_n4139<1>1
    SLICE_X107Y99.C      Tilo                  0.068   E2M/EC/rx_state__n4278_inv
                                                       E2M/EC/rx_state__n4278_inv1
    SLICE_X116Y87.B2     net (fanout=1)        1.400   E2M/EC/rx_state__n4278_inv
    SLICE_X116Y87.B      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A6     net (fanout=1)        0.124   E2M/EC/rx_state__n4278_inv2
    SLICE_X116Y87.A      Tilo                  0.068   E2M/EC/tx_save_dest_add<19>
                                                       E2M/EC/rx_state__n4278_inv3
    SLICE_X117Y84.CE     net (fanout=12)       0.508   E2M/EC/_n4278_inv
    SLICE_X117Y84.CLK    Tceck                 0.318   E2M/EC/tx_save_dest_add<11>
                                                       E2M/EC/tx_save_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.063ns logic, 5.998ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_dest_add_29 (SLICE_X123Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_dest_add_21 (FF)
  Destination:          E2M/EC/rx_header_buffer_dest_add_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.754 - 0.647)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_header_buffer_dest_add_21 to E2M/EC/rx_header_buffer_dest_add_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y80.BQ     Tcko                  0.098   E2M/EC/rx_header_buffer_dest_add<23>
                                                       E2M/EC/rx_header_buffer_dest_add_21
    SLICE_X123Y79.BX     net (fanout=2)        0.096   E2M/EC/rx_header_buffer_dest_add<21>
    SLICE_X123Y79.CLK    Tckdi       (-Th)     0.076   E2M/EC/rx_header_buffer_dest_add<31>
                                                       E2M/EC/rx_header_buffer_dest_add_29
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_dest_add_30 (SLICE_X123Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_dest_add_22 (FF)
  Destination:          E2M/EC/rx_header_buffer_dest_add_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.754 - 0.647)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_header_buffer_dest_add_22 to E2M/EC/rx_header_buffer_dest_add_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y80.CQ     Tcko                  0.098   E2M/EC/rx_header_buffer_dest_add<23>
                                                       E2M/EC/rx_header_buffer_dest_add_22
    SLICE_X123Y79.CX     net (fanout=2)        0.096   E2M/EC/rx_header_buffer_dest_add<22>
    SLICE_X123Y79.CLK    Tckdi       (-Th)     0.076   E2M/EC/rx_header_buffer_dest_add<31>
                                                       E2M/EC/rx_header_buffer_dest_add_30
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_dest_add_28 (SLICE_X123Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_dest_add_20 (FF)
  Destination:          E2M/EC/rx_header_buffer_dest_add_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.754 - 0.647)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_header_buffer_dest_add_20 to E2M/EC/rx_header_buffer_dest_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y80.AQ     Tcko                  0.098   E2M/EC/rx_header_buffer_dest_add<23>
                                                       E2M/EC/rx_header_buffer_dest_add_20
    SLICE_X123Y79.AX     net (fanout=2)        0.098   E2M/EC/rx_header_buffer_dest_add<20>
    SLICE_X123Y79.CLK    Tckdi       (-Th)     0.076   E2M/EC/rx_header_buffer_dest_add<31>
                                                       E2M/EC/rx_header_buffer_dest_add_28
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y22.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_user_interface_i = PERIOD TIMEGRP 
"clk_user_interface_i" TS_CLK_200 /         0.833333333 HIGH 50%;

 11782 paths analyzed, 3292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.838ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_4 (SLICE_X93Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (3.090 - 3.253)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.AQ    Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.SR     net (fanout=4)        0.967   E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.CLK    Trck                  0.295   E2M/EC/tx_max_output_address<7>
                                                       E2M/EC/tx_max_output_address_4
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.632ns logic, 0.967ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_5 (SLICE_X93Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (3.090 - 3.253)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.AQ    Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.SR     net (fanout=4)        0.967   E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.CLK    Trck                  0.295   E2M/EC/tx_max_output_address<7>
                                                       E2M/EC/tx_max_output_address_5
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.632ns logic, 0.967ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_6 (SLICE_X93Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 0)
  Clock Path Skew:      -0.163ns (3.090 - 3.253)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.AQ    Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.SR     net (fanout=4)        0.967   E2M/EC/resetMaxOutputAddress
    SLICE_X93Y113.CLK    Trck                  0.295   E2M/EC/tx_max_output_address<7>
                                                       E2M/EC/tx_max_output_address_6
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.632ns logic, 0.967ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_0 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.611 - 0.466)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_0 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X98Y104.AQ           Tcko                  0.098   tm/register32Address<3>
                                                             tm/register32Address_0
    RAMB36_X4Y20.ADDRBWRADDRL5 net (fanout=4)        0.209   tm/register32Address<0>
    RAMB36_X4Y20.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                             E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.210ns (0.001ns logic, 0.209ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_1 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.611 - 0.466)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_1 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X98Y104.BQ           Tcko                  0.098   tm/register32Address<3>
                                                             tm/register32Address_1
    RAMB36_X4Y20.ADDRBWRADDRL6 net (fanout=4)        0.210   tm/register32Address<1>
    RAMB36_X4Y20.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                             E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.211ns (0.001ns logic, 0.210ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_0 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.611 - 0.466)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_0 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X98Y104.AQ           Tcko                  0.098   tm/register32Address<3>
                                                             tm/register32Address_0
    RAMB36_X4Y20.ADDRBWRADDRU5 net (fanout=4)        0.210   tm/register32Address<0>
    RAMB36_X4Y20.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                             E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.211ns (0.001ns logic, 0.210ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y22.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_200                     |      5.000ns|      5.000ns|      4.865ns|            0|            0|            1|       104974|
| TS_clk_125_eth_i              |      8.000ns|      7.492ns|          N/A|            0|            0|        93192|            0|
| TS_clk_user_interface_i       |      6.000ns|      5.838ns|          N/A|            0|            0|        11782|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+------------+------------+-------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
-----------------+------------+------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -0.731(R)|      FAST  |    3.742(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.625(R)|      FAST  |    3.626(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.695(R)|      FAST  |    3.689(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.604(R)|      FAST  |    3.576(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.832(R)|      FAST  |    3.873(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.857(R)|      FAST  |    3.914(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.737(R)|      FAST  |    3.747(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.738(R)|      FAST  |    3.749(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.499(R)|      FAST  |    3.404(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.388(R)|      FAST  |    3.296(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.839(R)|      FAST  |    3.895(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.478(R)|      FAST  |    3.408(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.388(R)|      FAST  |    3.346(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.742(R)|      FAST  |    3.804(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.417(R)|      FAST  |    3.365(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.509(R)|      FAST  |    3.445(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sysACE_MPOE |         9.787(R)|      SLOW  |         4.174(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |        10.023(R)|      SLOW  |         4.499(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.492|         |    4.129|         |
CLK_200P       |    7.492|         |    4.129|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.492|         |    4.129|         |
CLK_200P       |    7.492|         |    4.129|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    3.788|         |         |         |
CLK_200P       |    3.788|         |         |         |
GMII_RX_CLK_0  |    4.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    5.039|         |         |         |
CLK_200P       |    5.039|         |         |         |
sysACE_CLK     |    4.220|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 27  (Setup/Max: 27, Hold: 0)

Constraints cover 159077 paths, 0 nets, and 16281 connections

Design statistics:
   Minimum period:   7.492ns{1}   (Maximum frequency: 133.476MHz)
   Maximum path delay from/to any node:   7.492ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 16 20:45:23 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 673 MB



