// Seed: 761500019
`timescale 1ps / 1 ps
`define pp_2 0
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2 = 1;
  logic id_3;
  type_7(
      .id_0(~id_4), .id_1(id_0), .id_2(1'b0)
  );
  assign id_2 = id_1;
endmodule
