<stg><name>relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %data_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %data_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %data_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %data_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %data_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %data_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %data_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %data_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %data_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %data_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %data_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %data_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %data_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %data_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %data_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %data_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="32">
<![CDATA[
entry:16 %trunc_ln43 = trunc i32 %data_15_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="32">
<![CDATA[
entry:17 %trunc_ln43_1 = trunc i32 %data_14_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="32">
<![CDATA[
entry:18 %trunc_ln43_2 = trunc i32 %data_13_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="32">
<![CDATA[
entry:19 %trunc_ln43_3 = trunc i32 %data_12_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="32">
<![CDATA[
entry:20 %trunc_ln43_4 = trunc i32 %data_11_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="32">
<![CDATA[
entry:21 %trunc_ln43_5 = trunc i32 %data_10_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="32">
<![CDATA[
entry:22 %trunc_ln43_6 = trunc i32 %data_9_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="32">
<![CDATA[
entry:23 %trunc_ln43_7 = trunc i32 %data_8_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln43_8 = trunc i32 %data_7_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="32">
<![CDATA[
entry:25 %trunc_ln43_9 = trunc i32 %data_6_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="32">
<![CDATA[
entry:26 %trunc_ln43_10 = trunc i32 %data_5_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="32">
<![CDATA[
entry:27 %trunc_ln43_11 = trunc i32 %data_4_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="32">
<![CDATA[
entry:28 %trunc_ln43_12 = trunc i32 %data_3_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="32">
<![CDATA[
entry:29 %trunc_ln43_13 = trunc i32 %data_2_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="32">
<![CDATA[
entry:30 %trunc_ln43_14 = trunc i32 %data_1_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_14"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
entry:31 %trunc_ln43_15 = trunc i32 %data_0_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_15"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:32 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %icmp_ln45 = icmp_sgt  i32 %data_0_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:34 %datareg = select i1 %icmp_ln45, i31 %trunc_ln43_15, i31 0

]]></Node>
<StgValue><ssdm name="datareg"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
entry:35 %zext_ln45 = zext i31 %datareg

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %icmp_ln45_1 = icmp_sgt  i32 %data_1_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:37 %datareg_1 = select i1 %icmp_ln45_1, i31 %trunc_ln43_14, i31 0

]]></Node>
<StgValue><ssdm name="datareg_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
entry:38 %zext_ln45_1 = zext i31 %datareg_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %icmp_ln45_2 = icmp_sgt  i32 %data_2_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:40 %datareg_2 = select i1 %icmp_ln45_2, i31 %trunc_ln43_13, i31 0

]]></Node>
<StgValue><ssdm name="datareg_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
entry:41 %zext_ln45_2 = zext i31 %datareg_2

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %icmp_ln45_3 = icmp_sgt  i32 %data_3_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:43 %datareg_3 = select i1 %icmp_ln45_3, i31 %trunc_ln43_12, i31 0

]]></Node>
<StgValue><ssdm name="datareg_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="31">
<![CDATA[
entry:44 %zext_ln45_3 = zext i31 %datareg_3

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %icmp_ln45_4 = icmp_sgt  i32 %data_4_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:46 %datareg_4 = select i1 %icmp_ln45_4, i31 %trunc_ln43_11, i31 0

]]></Node>
<StgValue><ssdm name="datareg_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
entry:47 %zext_ln45_4 = zext i31 %datareg_4

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %icmp_ln45_5 = icmp_sgt  i32 %data_5_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:49 %datareg_5 = select i1 %icmp_ln45_5, i31 %trunc_ln43_10, i31 0

]]></Node>
<StgValue><ssdm name="datareg_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="31">
<![CDATA[
entry:50 %zext_ln45_5 = zext i31 %datareg_5

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %icmp_ln45_6 = icmp_sgt  i32 %data_6_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:52 %datareg_6 = select i1 %icmp_ln45_6, i31 %trunc_ln43_9, i31 0

]]></Node>
<StgValue><ssdm name="datareg_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="31">
<![CDATA[
entry:53 %zext_ln45_6 = zext i31 %datareg_6

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %icmp_ln45_7 = icmp_sgt  i32 %data_7_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:55 %datareg_7 = select i1 %icmp_ln45_7, i31 %trunc_ln43_8, i31 0

]]></Node>
<StgValue><ssdm name="datareg_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="31">
<![CDATA[
entry:56 %zext_ln45_7 = zext i31 %datareg_7

]]></Node>
<StgValue><ssdm name="zext_ln45_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %icmp_ln45_8 = icmp_sgt  i32 %data_8_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:58 %datareg_8 = select i1 %icmp_ln45_8, i31 %trunc_ln43_7, i31 0

]]></Node>
<StgValue><ssdm name="datareg_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="31">
<![CDATA[
entry:59 %zext_ln45_8 = zext i31 %datareg_8

]]></Node>
<StgValue><ssdm name="zext_ln45_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %icmp_ln45_9 = icmp_sgt  i32 %data_9_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:61 %datareg_9 = select i1 %icmp_ln45_9, i31 %trunc_ln43_6, i31 0

]]></Node>
<StgValue><ssdm name="datareg_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="31">
<![CDATA[
entry:62 %zext_ln45_9 = zext i31 %datareg_9

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %icmp_ln45_10 = icmp_sgt  i32 %data_10_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:64 %datareg_10 = select i1 %icmp_ln45_10, i31 %trunc_ln43_5, i31 0

]]></Node>
<StgValue><ssdm name="datareg_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="31">
<![CDATA[
entry:65 %zext_ln45_10 = zext i31 %datareg_10

]]></Node>
<StgValue><ssdm name="zext_ln45_10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %icmp_ln45_11 = icmp_sgt  i32 %data_11_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:67 %datareg_11 = select i1 %icmp_ln45_11, i31 %trunc_ln43_4, i31 0

]]></Node>
<StgValue><ssdm name="datareg_11"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="31">
<![CDATA[
entry:68 %zext_ln45_11 = zext i31 %datareg_11

]]></Node>
<StgValue><ssdm name="zext_ln45_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %icmp_ln45_12 = icmp_sgt  i32 %data_12_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:70 %datareg_12 = select i1 %icmp_ln45_12, i31 %trunc_ln43_3, i31 0

]]></Node>
<StgValue><ssdm name="datareg_12"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="31">
<![CDATA[
entry:71 %zext_ln45_12 = zext i31 %datareg_12

]]></Node>
<StgValue><ssdm name="zext_ln45_12"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72 %icmp_ln45_13 = icmp_sgt  i32 %data_13_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_13"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:73 %datareg_13 = select i1 %icmp_ln45_13, i31 %trunc_ln43_2, i31 0

]]></Node>
<StgValue><ssdm name="datareg_13"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="31">
<![CDATA[
entry:74 %zext_ln45_13 = zext i31 %datareg_13

]]></Node>
<StgValue><ssdm name="zext_ln45_13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75 %icmp_ln45_14 = icmp_sgt  i32 %data_14_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_14"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:76 %datareg_14 = select i1 %icmp_ln45_14, i31 %trunc_ln43_1, i31 0

]]></Node>
<StgValue><ssdm name="datareg_14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="31">
<![CDATA[
entry:77 %zext_ln45_14 = zext i31 %datareg_14

]]></Node>
<StgValue><ssdm name="zext_ln45_14"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78 %icmp_ln45_15 = icmp_sgt  i32 %data_15_val_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_15"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:79 %datareg_15 = select i1 %icmp_ln45_15, i31 %trunc_ln43, i31 0

]]></Node>
<StgValue><ssdm name="datareg_15"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="31">
<![CDATA[
entry:80 %zext_ln45_15 = zext i31 %datareg_15

]]></Node>
<StgValue><ssdm name="zext_ln45_15"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:81 %mrv = insertvalue i512 <undef>, i32 %zext_ln45

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:82 %mrv_1 = insertvalue i512 %mrv, i32 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:83 %mrv_2 = insertvalue i512 %mrv_1, i32 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:84 %mrv_3 = insertvalue i512 %mrv_2, i32 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:85 %mrv_4 = insertvalue i512 %mrv_3, i32 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:86 %mrv_5 = insertvalue i512 %mrv_4, i32 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:87 %mrv_6 = insertvalue i512 %mrv_5, i32 %zext_ln45_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:88 %mrv_7 = insertvalue i512 %mrv_6, i32 %zext_ln45_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:89 %mrv_8 = insertvalue i512 %mrv_7, i32 %zext_ln45_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:90 %mrv_9 = insertvalue i512 %mrv_8, i32 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:91 %mrv_s = insertvalue i512 %mrv_9, i32 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:92 %mrv_10 = insertvalue i512 %mrv_s, i32 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:93 %mrv_11 = insertvalue i512 %mrv_10, i32 %zext_ln45_12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:94 %mrv_12 = insertvalue i512 %mrv_11, i32 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:95 %mrv_13 = insertvalue i512 %mrv_12, i32 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
entry:96 %mrv_14 = insertvalue i512 %mrv_13, i32 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="512">
<![CDATA[
entry:97 %ret_ln50 = ret i512 %mrv_14

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
