#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Dec 15 11:29:13 2021
# Process ID: 11904
# Current directory: C:/Users/digig/Desktop/TestingSystem_04_Board
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10924 C:\Users\digig\Desktop\TestingSystem_04_Board\TestingSystem_03.xpr
# Log file: C:/Users/digig/Desktop/TestingSystem_04_Board/vivado.log
# Journal file: C:/Users/digig/Desktop/TestingSystem_04_Board\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/digig/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/OneDrive_4_20-9-2021/digilent-xdc-master/Nexys-A7-100T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/OneDrive_4_20-9-2021/digilent-xdc-master/Nexys-A7-100T-Master.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/digig/Desktop/Nexys-A7-100T-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 11:30:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 11:30:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 11:31:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 11:31:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2396.238 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2396.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.070 ; gain = 294.473
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B18098A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18098A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292B18098A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestingSystem_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestingSystem_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ButtonDebouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Combinatorial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestingSystem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/counter_mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.srcs/sim_1/new/TestingSystem_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestingSystem_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim'
"xelab -wto 3e8ee97b92f645c6890979407564c0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestingSystem_TB_behav xil_defaultlib.TestingSystem_TB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3e8ee97b92f645c6890979407564c0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestingSystem_TB_behav xil_defaultlib.TestingSystem_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ButtonDebouncer [\ButtonDebouncer(btn_noise_time=...]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Combinatorial [combinatorial_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_3 [rom_3_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod8 [counter_mod8_default]
Compiling architecture behavioral of entity xil_defaultlib.TestingSystem [testingsystem_default]
Compiling architecture behavioral of entity xil_defaultlib.testingsystem_tb
Built simulation snapshot TestingSystem_TB_behav

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim/xsim.dir/TestingSystem_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim/xsim.dir/TestingSystem_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Dec 15 11:45:55 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 15 11:45:55 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4322.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestingSystem_TB_behav -key {Behavioral:sim_1:Functional:TestingSystem_TB} -tclbatch {TestingSystem_TB.tcl} -view {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_TB_behav.wcfg
source TestingSystem_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestingSystem_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4324.809 ; gain = 1.898
open_hw
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 11:51:31 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4324.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4324.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4324.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 12:02:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 12:02:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4324.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4324.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4324.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 12:16:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 12:16:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4324.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 4324.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4324.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 12:24:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4324.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 4324.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4324.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 12:30:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 12:30:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4324.809 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4324.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.3
  **** Build date : Sep  4 2019 at 10:11:09
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4324.809 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18098A
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Dec 15 12:44:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/runme.log
[Wed Dec 15 12:44:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/digig/Desktop/TestingSystem_04_Board/TestingSystem_03.runs/impl_1/TestingSystem.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 15 12:54:33 2021...
