# TASK
Synthesize the code 4 times:

One without any pragmas

One using only pipeline with II=1

One using unroll with factor=2

One using both

```
Note: Vitis tries to pipeline the code automatically so you need to turn it off manually when needed.
```
## Finished table
## Finished table
| Metric                     | **No pragmas** | **Only pipeline** | **Only unroll** | **Unroll and Pipeline** |
| -------------------------- | -------------- | ----------------- | --------------- | ----------------------- |
| **Total Latency (cycles)** |                |                   |                 |                         |
| **LUTs Used**              |                |                   |                 |                         |
| **FFs Used**               |                |                   |                 |                         |
| **BRAMs Used**             |                |                   |                 |                         |
| **DSPs Used**              |                |                   |                 |                         |
