#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov  8 14:19:42 2016
# Process ID: 15829
# Log file: /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/vivado.log
# Journal file: /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
source /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/top.ipi.tcl
# puts "Running ipi tcl"
Running ipi tcl
# open_project /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.xpr
INFO: [Project 1-313] Project file moved from '/wrk/hdstaff/jece/work1/Rodin/REL/2015.2_SDSoC/src/products/sdsoc/platforms/zc702_hdmi/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.ipdefs/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip'.
# set_param cg.skipHiddenCheck true
# set_property ip_repo_paths {/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/iprepo/repo /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.ipdefs /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/data/ip/xilinx} [current_fileset]
# set_param bd.skipSupportedIPCheck true
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.ipdefs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/zhang/common/tools/xilinx/SDSoC/2015.2.1/data/ip/xilinx'.
# close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov  8 14:20:00 2016. For additional details about this file, please refer to the WebTalk help file at /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  8 14:20:01 2016...
# open_project /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.ipdefs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/zhang/common/tools/xilinx/SDSoC/2015.2.1/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip'.
# set_param bd.get_bd_obj.warning_on_empty_result true
# set_param bd.propagate.allow_set_readonly_param true
# source top.bd.tcl
## set diagram_name top
Adding component instance block -- xilinx.com:ip:fmc_imageon_hdmi_in:1.0 - fmc_imageon_hdmi_in_1
Adding component instance block -- xilinx.com:user:vsrc_sel:1.0 - vsrc_sel_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - vid_sel
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tpg_rst1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tpg_rst
Adding component instance block -- xilinx.com:user:util_flipflop:1.0 - tpg_util_flipflop_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_15downto8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_7downto0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xylon:logicbricks:logicvc:3.01.a - logicvc_1
Adding component instance block -- xilinx.com:user:binary_to_grey:1.0 - binary_to_grey_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - vbuff
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_one
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_zero
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_1
Adding component instance block -- xilinx.com:ip:v_cresample:4.0 - v_cresample_1
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding component instance block -- xilinx.com:ip:v_tpg:6.0 - v_tpg_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:3.0 - v_vid_in_axi4s_1
Adding component instance block -- xilinx.com:ip:v_ycrcb2rgb:7.1 - v_ycrcb2rgb_1
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - TPG_VDMA
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <top> from BD file </home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/top.bd>
## set diagram_handle [open_bd_design [get_files *.bd]]
## current_bd_design $diagram_name
## set processing_system7_1 [get_bd_cell /processing_system7_1]
## set_property -dict [ list \
##   CONFIG.PCW_USE_M_AXI_GP1 1 \
##   CONFIG.PCW_USE_S_AXI_HP1 1 \
##   CONFIG.PCW_USE_FABRIC_INTERRUPT 1 \
##   CONFIG.PCW_IRQ_F2P_INTR 1 \
##   ] $processing_system7_1
## set xlconcat_3 [get_bd_cell /xlconcat_3]
## set_property -dict [ list \
##   CONFIG.NUM_PORTS 5 \
##   ] $xlconcat_3
## set datamover_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 datamover_0]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {1} \
##   CONFIG.C_SG_USE_STSAPP_LENGTH {0} \
##   CONFIG.C_SG_INCLUDE_STSCNTRL_STRM {1} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {1} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   CONFIG.C_INCLUDE_S2MM_SF {1} \
##   CONFIG.C_INCLUDE_S2MM_DRE {1} \
##   CONFIG.C_S2MM_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_S2MM_DATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_S2MM_TDATA_WIDTH {64} \
##   ] $datamover_0
## set img_process_0 [create_bd_cell -type ip -vlnv xilinx.com:hls:img_process:1.0 img_process_0]
## set img_process_0_if [create_bd_cell -type ip -vlnv xilinx.com:ip:axis_accelerator_adapter:2.1 img_process_0_if]
## set_property -dict [ list \
##   CONFIG.C_AP_IARG_0_WIDTH {32} \
##   CONFIG.C_AP_IARG_0_TYPE {1} \
##   CONFIG.C_AP_IARG_0_DWIDTH {32} \
##   CONFIG.C_AP_IARG_0_DIM_1 {1024} \
##   CONFIG.C_AP_OARG_0_WIDTH {32} \
##   CONFIG.C_AP_OARG_0_TYPE {1} \
##   CONFIG.C_AP_OARG_0_DWIDTH {32} \
##   CONFIG.C_AP_OARG_0_DIM_1 {1024} \
##   CONFIG.C_INPUT_SCALAR_0_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_1_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_2_WIDTH {32} \
##   CONFIG.C_N_OUTPUT_ARGS {1} \
##   CONFIG.C_N_INPUT_ARGS {1} \
##   CONFIG.C_N_INPUT_SCALARS {3} \
##   CONFIG.C_M_AXIS_HAS_TKEEP {1} \
##   CONFIG.C_M_AXIS_HAS_TSTRB {1} \
##   CONFIG.C_M_AXIS_TDATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_TDATA_WIDTH {64} \
##   ] $img_process_0_if
## set axi_interconnect_M_AXI_GP1 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_M_AXI_GP1]
## set_property -dict [ list \
##   CONFIG.NUM_MI {2} \
##   CONFIG.NUM_SI {1} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.M01_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   ] $axi_interconnect_M_AXI_GP1
## set axi_interconnect_S_AXI_HP1 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_S_AXI_HP1]
## set_property -dict [ list \
##   CONFIG.NUM_MI {1} \
##   CONFIG.NUM_SI {3} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.M00_HAS_DATA_FIFO {2} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_DATA_FIFO {2} \
##   CONFIG.S01_HAS_REGSLICE {1} \
##   CONFIG.S01_HAS_DATA_FIFO {2} \
##   CONFIG.S02_HAS_REGSLICE {1} \
##   CONFIG.S02_HAS_DATA_FIFO {2} \
##   ] $axi_interconnect_S_AXI_HP1
## set axis_rtr_datamover_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_stream_router:1.0 axis_rtr_datamover_0]
## set_property -dict [ list \
##   CONFIG.C_NUM_MASTER_SLOTS {1} \
##   CONFIG.C_NUM_SLAVE_SLOTS {1} \
##   CONFIG.C_M_AXIS_RXD_TDATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_TXD_TDATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_TDATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_TDATA_WIDTH {64} \
##   ] $axis_rtr_datamover_0
## connect_bd_net  \
##   [get_bd_pins /img_process_0_if/aresetn] \
##   [get_bd_pins /img_process_0/ap_rst_n] \
## 
## connect_bd_net  \
##   [get_bd_pins /img_process_0_if/ap_iscalar_0_dout] \
##   [get_bd_pins /img_process_0/isobelInvert] \
## 
## connect_bd_net  \
##   [get_bd_pins /img_process_0_if/ap_iscalar_1_dout] \
##   [get_bd_pins /img_process_0/iminsobelSensitivity] \
## 
## connect_bd_net  \
##   [get_bd_pins /img_process_0_if/ap_iscalar_2_dout] \
##   [get_bd_pins /img_process_0/imaxsobelSensitivity] \
## 
## connect_bd_net  \
##   [get_bd_pins /processing_system7_1/FCLK_CLK1] \
##   [get_bd_pins /datamover_0/s_axi_lite_aclk] \
##   [get_bd_pins /datamover_0/m_axi_sg_aclk] \
##   [get_bd_pins /datamover_0/m_axi_mm2s_aclk] \
##   [get_bd_pins /datamover_0/m_axi_s2mm_aclk] \
##   [get_bd_pins /processing_system7_1/M_AXI_GP1_ACLK] \
##   [get_bd_pins /processing_system7_1/S_AXI_HP1_ACLK] \
##   [get_bd_pins /img_process_0/ap_clk] \
##   [get_bd_pins /img_process_0_if/s_axi_aclk] \
##   [get_bd_pins /img_process_0_if/aclk] \
##   [get_bd_pins /img_process_0_if/m_axis_aclk] \
##   [get_bd_pins /img_process_0_if/s_axis_aclk] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/ACLK] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/S00_ACLK] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/M00_ACLK] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/M01_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/M00_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S00_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S01_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S02_ACLK] \
##   [get_bd_pins /axis_rtr_datamover_0/M_AXIS_0_ACLK] \
##   [get_bd_pins /axis_rtr_datamover_0/S_AXIS_0_ACLK] \
##   [get_bd_pins /axis_rtr_datamover_0/s_axis_txd_aclk] \
##   [get_bd_pins /axis_rtr_datamover_0/s_axis_txc_aclk] \
##   [get_bd_pins /axis_rtr_datamover_0/m_axis_rxd_aclk] \
##   [get_bd_pins /axis_rtr_datamover_0/m_axis_rxs_aclk] \
## 
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_1/interconnect_aresetn] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/ARESETN] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/S00_ARESETN] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/M00_ARESETN] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP1/M01_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/M00_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S00_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S01_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP1/S02_ARESETN] \
## 
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_1/peripheral_aresetn] \
##   [get_bd_pins /datamover_0/axi_resetn] \
##   [get_bd_pins /img_process_0_if/s_axi_aresetn] \
##   [get_bd_pins /img_process_0_if/m_axis_aresetn] \
##   [get_bd_pins /img_process_0_if/s_axis_aresetn] \
##   [get_bd_pins /axis_rtr_datamover_0/m_axis_rxs_aresetn] \
##   [get_bd_pins /axis_rtr_datamover_0/m_axis_rxd_aresetn] \
##   [get_bd_pins /axis_rtr_datamover_0/s_axis_txc_aresetn] \
##   [get_bd_pins /axis_rtr_datamover_0/s_axis_txd_aresetn] \
## 
## connect_bd_net  \
##   [get_bd_pins /datamover_0/mm2s_introut] \
##   [get_bd_pins /xlconcat_3/In3] \
## 
## connect_bd_net  \
##   [get_bd_pins /datamover_0/s2mm_introut] \
##   [get_bd_pins /xlconcat_3/In4] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /img_process_0_if/ap_ctrl] \
##   [get_bd_intf_pins /img_process_0/ap_ctrl] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /img_process_0/rgb_data_in] \
##   [get_bd_intf_pins /img_process_0_if/AP_FIFO_IARG_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /img_process_0/rgb_data_out] \
##   [get_bd_intf_pins /img_process_0_if/AP_FIFO_OARG_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /processing_system7_1/M_AXI_GP1] \
##   [get_bd_intf_pins /axi_interconnect_M_AXI_GP1/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP1/M00_AXI] \
##   [get_bd_intf_pins /processing_system7_1/S_AXI_HP1] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_interconnect_M_AXI_GP1/M00_AXI] \
##   [get_bd_intf_pins /img_process_0_if/S_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_interconnect_M_AXI_GP1/M01_AXI] \
##   [get_bd_intf_pins /datamover_0/S_AXI_LITE] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /datamover_0/M_AXI_SG] \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP1/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /datamover_0/M_AXI_MM2S] \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP1/S01_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /datamover_0/M_AXI_S2MM] \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP1/S02_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /datamover_0/M_AXIS_MM2S] \
##   [get_bd_intf_pins /axis_rtr_datamover_0/s_axis_txd] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /datamover_0/M_AXIS_CNTRL] \
##   [get_bd_intf_pins /axis_rtr_datamover_0/s_axis_txc] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axis_rtr_datamover_0/M_AXIS_0] \
##   [get_bd_intf_pins /img_process_0_if/S_AXIS_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axis_rtr_datamover_0/m_axis_rxd] \
##   [get_bd_intf_pins /datamover_0/S_AXIS_S2MM] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axis_rtr_datamover_0/m_axis_rxs] \
##   [get_bd_intf_pins /datamover_0/S_AXIS_STS] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /img_process_0_if/M_AXIS_0] \
##   [get_bd_intf_pins /axis_rtr_datamover_0/S_AXIS_0] \
## 
## assign_bd_address
</processing_system7_1/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </datamover_0/Data_MM2S> at <0x00000000[ 1G ]>
</processing_system7_1/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </datamover_0/Data_S2MM> at <0x00000000[ 1G ]>
</processing_system7_1/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </datamover_0/Data_SG> at <0x00000000[ 1G ]>
</datamover_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_1/Data> at <0x80400000[ 64K ]>
</img_process_0_if/S_AXI/Reg> is being mapped into </processing_system7_1/Data> at <0x83C00000[ 64K ]>
## include_bd_addr_seg [get_bd_addr_segs -excluded -of_objects [get_bd_addr_segs -of_objects [get_bd_intf_pin -of_objects [get_bd_cells] -filter "Mode==Slave"]]]
## set xml_file address_map.xml
## set fp [open ${xml_file} w]
## set addr_segs [get_bd_addr_segs -hier]
## puts $fp "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
## puts $fp "<xd:addressMap xmlns:xd=\"http://www.xilinx.com/xd\">"
## foreach addr_seg $addr_segs {
##   set path [get_property PATH $addr_seg]
##   set offset [get_property OFFSET $addr_seg]
##   if {$offset != ""} {
##     set range [format 0x%X [get_property RANGE $addr_seg]]
##     set high_addr [format 0x%X [expr $offset + $range - 1]]
##     set slave [get_bd_addr_segs -of_object $addr_seg]
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $path match componentRef addressSpace segment
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $slave match slaveRef slaveMemoryMap slaveSegment  
##     set slaveIntfPin [get_bd_intf_pins -of_objects $slave]
##     regexp {([^/]+)$} $slaveIntfPin match slaveInterface
##     puts $fp "  <xd:addressRange xd:componentRef=\"${componentRef}\" xd:addressSpace=\"${addressSpace}\" xd:segment=\"${segment}\" xd:slaveRef=\"${slaveRef}\" xd:slaveInterface=\"${slaveInterface}\" xd:slaveSegment=\"${slaveSegment}\" xd:baseAddr=\"${offset}\" xd:range=\"${range}\"/>"
##   }
## }
## puts $fp "</xd:addressMap>"
## close $fp
# regenerate_bd_layout
# save_bd_design
Wrote  : </home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/top.bd> 
# report_ip_status
Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Nov  8 14:20:29 2016
| Host         : zhang-01.ece.cornell.edu running 64-bit CentOS release 6.8 (Final)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 46 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                    | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                  |            |                     | Log       |                    | Version |                       | License    |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_TPG_VDMA_0                   | Up-to-date | No changes required |  *(1)     | AXI Video Direct   | 6.2     | 6.2 (Rev. 4)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Memory Access      | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 4)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axi4_0_0                     | Up-to-date | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axi4_lite_1                  | Up-to-date | No changes required |  *(3)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axi_interconnect_M_AXI_GP1_0 | Up-to-date | No changes required |  *(4)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axi_interconnect_S_AXI_HP1_0 | Up-to-date | No changes required |  *(5)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axis_rtr_datamover_0_0       | Up-to-date | No changes required | Change    | axi_stream_router_ | 1.0     | 1.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                  |            |                     | available |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_axis_subset_converter_0_0    | Up-to-date | No changes required |  *(6)     | AXI4-Stream Subset | 1.1     | 1.1 (Rev. 5)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Converter          | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 5)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_binary_to_grey_1_0           | Up-to-date | No changes required | Change    | binary_to_grey_v1_ | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_clk_wiz_2_0                  | Up-to-date | No changes required |  *(7)     | Clocking Wizard    | 5.1     | 5.1 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_datamover_0_0                | Up-to-date | No changes required |  *(8)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Access             | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_fmc_imageon_hdmi_in_1_0      | Up-to-date | No changes required | Change    | hdmi_in            | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_img_process_0_0              | Up-to-date | No changes required | Change    | Img_process        | 1.0     | 1.0 (Rev. 1611081418) | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                  |            |                     | available |                    | 1611081 |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_img_process_0_if_0           | Up-to-date | No changes required |  *(9)     | AXI4-Stream        | 2.1     | 2.1 (Rev. 4)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Accelerator        | (Rev.   |                       |            |                      |
|                                  |            |                     |           | Adapter            | 4)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_logicvc_1_0                  | Up-to-date | No changes required | Change    | logicvc            | 3.01.a  | 3.01.a                | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_proc_sys_reset_0_0           | Up-to-date | No changes required |  *(10)    | Processor System   | 5.0     | 5.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_proc_sys_reset_1_3           | Up-to-date | No changes required |  *(11)    | Processor System   | 5.0     | 5.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_proc_sys_reset_2_1           | Up-to-date | No changes required |  *(12)    | Processor System   | 5.0     | 5.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_proc_sys_reset_3_2           | Up-to-date | No changes required |  *(13)    | Processor System   | 5.0     | 5.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_processing_system7_1_0       | Up-to-date | No changes required |  *(14)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | System             | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_tpg_rst1_1                   | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_tpg_rst_2                    | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_tpg_util_flipflop_1_0        | Up-to-date | No changes required | Change    | util_flipflop_v1_0 | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_util_reduced_logic_1_0       | Up-to-date | No changes required |  *(15)    | Utility Reduced    | 2.0     | 2.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Logic              |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_util_vector_logic_1_0        | Up-to-date | No changes required |  *(16)    | Utility Vector     | 2.0     | 2.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Logic              |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_v_cresample_1_0              | Up-to-date | No changes required |  *(17)    | Chroma Resampler   | 4.0     | 4.0 (Rev. 6)          | Purchased  | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_v_tc_1_0                     | Up-to-date | No changes required |  *(18)    | Video Timing       | 6.1     | 6.1 (Rev. 5)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Controller         | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 5)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_v_tpg_1_0                    | Up-to-date | No changes required |  *(19)    | Test Pattern       | 6.0     | 6.0 (Rev. 4)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Generator          | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 4)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_v_vid_in_axi4s_1_0           | Up-to-date | No changes required |  *(20)    | Video In to        | 3.0     | 3.0 (Rev. 7)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | AXI4-Stream        | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 7)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_v_ycrcb2rgb_1_0              | Up-to-date | No changes required |  *(21)    | YCrCb to RGB       | 7.1     | 7.1 (Rev. 5)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Color-Space        | (Rev.   |                       |            |                      |
|                                  |            |                     |           | Converter          | 5)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_vbuff_1                      | Up-to-date | No changes required |  *(22)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_vid_sel_0                    | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_vsrc_sel_1_0                 | Up-to-date | No changes required | Change    | vsrc_sel_v1_0      | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconcat_1_3                 | Up-to-date | No changes required |  *(23)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconcat_2_2                 | Up-to-date | No changes required |  *(24)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconcat_3_0                 | Up-to-date | No changes required |  *(25)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_0_0               | Up-to-date | No changes required |  *(26)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_3_3               | Up-to-date | No changes required |  *(27)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_4_4               | Up-to-date | No changes required |  *(28)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_5_5               | Up-to-date | No changes required |  *(29)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_6_6               | Up-to-date | No changes required |  *(30)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_one_0             | Up-to-date | No changes required |  *(31)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlconstant_zero_1            | Up-to-date | No changes required |  *(32)    | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlslice_15downto8_3          | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlslice_1_8                  | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlslice_2_9                  | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| top_xlslice_7downto0_4           | Up-to-date | No changes required | Change    | Slice              | 1.0     | 1.0                   | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    |         |                       |            |                      |
|                                  |            |                     | available |                    |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_vdma_v6_2/doc/axi_vdma_v6_2_changelog.txt
*(2) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(4) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(5) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(6) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axis_subset_converter_v1_1/doc/axis_subset_converter_v1_1_changelog.txt
*(7) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/clk_wiz_v5_1/doc/clk_wiz_v5_1_changelog.txt
*(8) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(9) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/axis_accelerator_adapter_v2_1/doc/axis_accelerator_adapter_v2_1_changelog.txt
*(10) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(11) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(12) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(13) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(14) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(15) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/util_reduced_logic_2.0/doc/util_reduced_logic_v2_0_changelog.txt
*(16) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/util_vector_logic_2.0/doc/util_vector_logic_v2_0_changelog.txt
*(17) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/v_cresample_v4_0/doc/v_cresample_v4_0_changelog.txt
*(18) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/v_tc_v6_1/doc/v_tc_v6_1_changelog.txt
*(19) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/v_tpg_v6_0/doc/v_tpg_v6_0_changelog.txt
*(20) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/v_vid_in_axi4s_v3_0/doc/v_vid_in_axi4s_v3_0_changelog.txt
*(21) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/ip/xilinx/v_ycrcb2rgb_v7_1/doc/v_ycrcb2rgb_v7_1_changelog.txt
*(22) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt
*(23) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt
*(24) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt
*(25) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt
*(26) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(27) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(28) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(29) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(30) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(31) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(32) /work/zhang/common/tools/xilinx/SDSoC/2015.2.1/Vivado/2015.2/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt


# validate_bd_design
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALUE.C_VMEM_INTERAFCE' used in XPATH expression 'PARAM_VALUE.C_VMEM_INTERFACE = 1 || PARAM_VALUE.C_VMEM_INTERFACE = 2 || (PARAM_VALUE.C_VMEM_INTERAFCE = 0 && PARAM_VALUE.C_MPLB_DWIDTH > 64)'.
WARNING: [IP_Flow 19-4322] Undefined parameter 'PARAM_VALE.C_USE_BACKGROUND' used in XPATH expression '(PARAM_VALUE.C_NUM_OF_LAYERS = 5 && PARAM_VALE.C_USE_BACKGROUND = 0) && (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 0 || (PARAM_VALUE.C_USE_E_PARALLEL_INPUT = 1 && PARAM_VALUE.C_E_LAYER != 4))'.
INFO: [Common 17-14] Message 'IP_Flow 19-4322' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/v_tpg_1' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/v_tpg_1' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/v_tpg_1' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'm_video_format' of cell '/v_tpg_1' is ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_M_AXI_S2MM_DATA_WIDTH(64) on '/TPG_VDMA' with propgated value(32). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-17] /TPG_VDMA 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-1271] The connection to the pin: /v_vid_in_axi4s_1/m_axis_video_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: v_vid_in_axi4s_1_video_out 
validate_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1385.102 ; gain = 87.000 ; free physical = 2041 ; free virtual = 19300
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# generate_target all [get_files -of_objects [get_fileset {sources_1}] *.bd]
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /v_vid_in_axi4s_1/m_axis_video_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: v_vid_in_axi4s_1_video_out 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/M00_AXI_rid'(2) to net 'axi_interconnect_1_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/M00_AXI_bid'(2) to net 'axi_interconnect_1_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/S01_AXI_awlock'(1) to net 's01_axi_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi4_0/S01_AXI_arlock'(1) to net 's01_axi_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/TPG_VDMA/s_axis_s2mm_tkeep'(4) to net 'axis_subset_converter_0_m_axis_TKEEP'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP1_AWID'(6) to net 'axi_interconnect_S_AXI_HP1_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_S_AXI_HP1/M00_AXI_bid'(2) to net 'axi_interconnect_S_AXI_HP1_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP1_WID'(6) to net 'axi_interconnect_S_AXI_HP1_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_S_AXI_HP1/M00_AXI_rid'(2) to net 'axi_interconnect_S_AXI_HP1_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_1/S_AXI_HP1_ARID'(6) to net 'axi_interconnect_S_AXI_HP1_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_rtr_datamover_0/S_AXIS_0_TUSER'(1) to net 'img_process_0_if_M_AXIS_0_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_rtr_datamover_0/S_AXIS_0_TDEST'(1) to net 'img_process_0_if_M_AXIS_0_TDEST'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_rtr_datamover_0/S_AXIS_0_TID'(1) to net 'img_process_0_if_M_AXIS_0_TID'(4) - Only lower order bits will be connected.
Verilog Output written to : /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : </home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/top.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_util_vector_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_util_vector_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_util_vector_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_util_vector_logic_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_util_vector_logic_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fmc_imageon_hdmi_in_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fmc_imageon_hdmi_in_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_fmc_imageon_hdmi_in_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fmc_imageon_hdmi_in_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_fmc_imageon_hdmi_in_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block fmc_imageon_hdmi_in_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_v_vid_in_axi4s_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_v_vid_in_axi4s_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_v_vid_in_axi4s_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'top_v_vid_in_axi4s_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_v_vid_in_axi4s_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_v_tc_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_v_tc_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_tc_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_v_tc_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_tc_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'top_v_tc_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_v_tc_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_vsrc_sel_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_vsrc_sel_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_vsrc_sel_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_vsrc_sel_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_vsrc_sel_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vsrc_sel_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_processing_system7_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_processing_system7_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_processing_system7_1_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_1_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'top_processing_system7_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_processing_system7_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_v_cresample_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_v_cresample_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_cresample_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_v_cresample_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_cresample_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'top_v_cresample_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'top_v_cresample_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_v_cresample_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_cresample_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_TPG_VDMA_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_TPG_VDMA_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_TPG_VDMA_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_TPG_VDMA_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block TPG_VDMA .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_v_ycrcb2rgb_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_v_ycrcb2rgb_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_ycrcb2rgb_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_v_ycrcb2rgb_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_ycrcb2rgb_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'top_v_ycrcb2rgb_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'top_v_ycrcb2rgb_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_v_ycrcb2rgb_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_ycrcb2rgb_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlconstant_one_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlconstant_one_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlconstant_one_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_xlconstant_one_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_one .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlconstant_zero_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlconstant_zero_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlconstant_zero_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_xlconstant_zero_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_zero .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_proc_sys_reset_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_proc_sys_reset_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_vid_sel_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_vid_sel_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_vid_sel_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vid_sel .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_tpg_rst1_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_tpg_rst1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_tpg_rst1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpg_rst1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_v_tpg_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_v_tpg_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_tpg_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_v_tpg_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_v_tpg_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'top_v_tpg_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_v_tpg_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlconcat_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlconcat_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlconcat_3_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_xlconcat_3_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_vbuff_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_vbuff_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_vbuff_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_vbuff_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vbuff .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_tpg_rst_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_tpg_rst_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_tpg_rst_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpg_rst .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlconcat_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlconcat_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlconcat_2_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_xlconcat_2_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_util_reduced_logic_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_util_reduced_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_util_reduced_logic_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_util_reduced_logic_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_util_reduced_logic_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_util_reduced_logic_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_reduced_logic_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_tpg_util_flipflop_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_tpg_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_tpg_util_flipflop_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_tpg_util_flipflop_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_tpg_util_flipflop_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpg_util_flipflop_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlslice_15downto8_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlslice_15downto8_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlslice_15downto8_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_15downto8 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlslice_7downto0_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlslice_7downto0_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlslice_7downto0_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7downto0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xlconcat_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xlconcat_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xlconcat_1_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_xlconcat_1_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_clk_wiz_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_clk_wiz_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_clk_wiz_2_0'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_logicvc_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_logicvc_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block logicvc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_to_grey_1 .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_2_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_2_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_3_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_3_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_1_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_proc_sys_reset_1_3' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_lite/xbar .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_datamover_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_datamover_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_process_0 .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_img_process_0_if_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_img_process_0_if_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block img_process_0_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/xbar .
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_axis_rtr_datamover_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'top_axis_rtr_datamover_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_rtr_datamover_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/s01_couplers/s01_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s01_couplers/s01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s01_couplers/s01_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s02_couplers/s02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s02_couplers/s02_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_0/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_lite/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP1/s00_couplers/auto_us_df .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.srcs/sources_1/bd/top/hdl/top.hwdef
generate_target: Time (s): cpu = 00:00:52 ; elapsed = 00:01:05 . Memory (MB): peak = 1471.086 ; gain = 82.047 ; free physical = 1861 ; free virtual = 19212
# file mkdir /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.sdk
# write_hwdef -force -file /home/student/ml634/2015/samples/platforms/zc702_hdmi/samples/simple_sobel/Release/_sds/p0/ipi/zc702_hdmi.sdk/zc702_hdmi.hdf
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 14:22:10 2016...
