#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2721670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2721800 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27220e0 .functor NOT 1, L_0x275f7e0, C4<0>, C4<0>, C4<0>;
L_0x275f540 .functor XOR 1, L_0x275f370, L_0x275f4a0, C4<0>, C4<0>;
L_0x275f6d0 .functor XOR 1, L_0x275f540, L_0x275f600, C4<0>, C4<0>;
v0x274d9e0_0 .net *"_ivl_10", 0 0, L_0x275f600;  1 drivers
v0x274dae0_0 .net *"_ivl_12", 0 0, L_0x275f6d0;  1 drivers
v0x274dbc0_0 .net *"_ivl_2", 0 0, L_0x275f2d0;  1 drivers
v0x274dc80_0 .net *"_ivl_4", 0 0, L_0x275f370;  1 drivers
v0x274dd60_0 .net *"_ivl_6", 0 0, L_0x275f4a0;  1 drivers
v0x274de90_0 .net *"_ivl_8", 0 0, L_0x275f540;  1 drivers
v0x274df70_0 .var "clk", 0 0;
v0x274e010_0 .net "reset", 0 0, v0x274c7d0_0;  1 drivers
v0x274e0b0_0 .var/2u "stats1", 159 0;
v0x274e220_0 .var/2u "strobe", 0 0;
v0x274e2e0_0 .net "tb_match", 0 0, L_0x275f7e0;  1 drivers
v0x274e3a0_0 .net "tb_mismatch", 0 0, L_0x27220e0;  1 drivers
v0x274e460_0 .net "w", 0 0, v0x274c8a0_0;  1 drivers
v0x274e500_0 .net "z_dut", 0 0, L_0x275f170;  1 drivers
v0x274e5a0_0 .net "z_ref", 0 0, L_0x2715c20;  1 drivers
L_0x275f2d0 .concat [ 1 0 0 0], L_0x2715c20;
L_0x275f370 .concat [ 1 0 0 0], L_0x2715c20;
L_0x275f4a0 .concat [ 1 0 0 0], L_0x275f170;
L_0x275f600 .concat [ 1 0 0 0], L_0x2715c20;
L_0x275f7e0 .cmp/eeq 1, L_0x275f2d0, L_0x275f6d0;
S_0x2721990 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x2721800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x26eea40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x26eea80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x26eeac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x26eeb00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x26eeb40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x26eeb80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x2715c20 .functor OR 1, L_0x275e7b0, L_0x275ea60, C4<0>, C4<0>;
v0x2715e20_0 .net *"_ivl_0", 31 0, L_0x274e640;  1 drivers
L_0x7ff1117a40a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2715ec0_0 .net *"_ivl_11", 28 0, L_0x7ff1117a40a8;  1 drivers
L_0x7ff1117a40f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x274b9f0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff1117a40f0;  1 drivers
v0x274bae0_0 .net *"_ivl_14", 0 0, L_0x275ea60;  1 drivers
L_0x7ff1117a4018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x274bba0_0 .net *"_ivl_3", 28 0, L_0x7ff1117a4018;  1 drivers
L_0x7ff1117a4060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x274bcd0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff1117a4060;  1 drivers
v0x274bdb0_0 .net *"_ivl_6", 0 0, L_0x275e7b0;  1 drivers
v0x274be70_0 .net *"_ivl_8", 31 0, L_0x275e920;  1 drivers
v0x274bf50_0 .net "clk", 0 0, v0x274df70_0;  1 drivers
v0x274c0a0_0 .var "next", 2 0;
v0x274c180_0 .net "reset", 0 0, v0x274c7d0_0;  alias, 1 drivers
v0x274c240_0 .var "state", 2 0;
v0x274c320_0 .net "w", 0 0, v0x274c8a0_0;  alias, 1 drivers
v0x274c3e0_0 .net "z", 0 0, L_0x2715c20;  alias, 1 drivers
E_0x271c9e0 .event anyedge, v0x274c240_0, v0x274c320_0;
E_0x271bb00 .event posedge, v0x274bf50_0;
L_0x274e640 .concat [ 3 29 0 0], v0x274c240_0, L_0x7ff1117a4018;
L_0x275e7b0 .cmp/eq 32, L_0x274e640, L_0x7ff1117a4060;
L_0x275e920 .concat [ 3 29 0 0], v0x274c240_0, L_0x7ff1117a40a8;
L_0x275ea60 .cmp/eq 32, L_0x275e920, L_0x7ff1117a40f0;
S_0x274c520 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x2721800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x274c710_0 .net "clk", 0 0, v0x274df70_0;  alias, 1 drivers
v0x274c7d0_0 .var "reset", 0 0;
v0x274c8a0_0 .var "w", 0 0;
E_0x271bd60/0 .event negedge, v0x274bf50_0;
E_0x271bd60/1 .event posedge, v0x274bf50_0;
E_0x271bd60 .event/or E_0x271bd60/0, E_0x271bd60/1;
S_0x274c9a0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x2721800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_0x275ef70 .functor OR 1, L_0x275ed40, L_0x275ee30, C4<0>, C4<0>;
L_0x275f170 .functor OR 1, L_0x275ef70, L_0x275f080, C4<0>, C4<0>;
L_0x7ff1117a4138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x274cc90_0 .net/2u *"_ivl_0", 2 0, L_0x7ff1117a4138;  1 drivers
L_0x7ff1117a41c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x274cd70_0 .net/2u *"_ivl_10", 2 0, L_0x7ff1117a41c8;  1 drivers
v0x274ce50_0 .net *"_ivl_12", 0 0, L_0x275f080;  1 drivers
v0x274cf20_0 .net *"_ivl_2", 0 0, L_0x275ed40;  1 drivers
L_0x7ff1117a4180 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x274cfe0_0 .net/2u *"_ivl_4", 2 0, L_0x7ff1117a4180;  1 drivers
v0x274d110_0 .net *"_ivl_6", 0 0, L_0x275ee30;  1 drivers
v0x274d1d0_0 .net *"_ivl_9", 0 0, L_0x275ef70;  1 drivers
v0x274d290_0 .net "clk", 0 0, v0x274df70_0;  alias, 1 drivers
v0x274d380_0 .net "reset", 0 0, v0x274c7d0_0;  alias, 1 drivers
v0x274d4b0_0 .var "state", 2 0;
v0x274d590_0 .net "w", 0 0, v0x274c8a0_0;  alias, 1 drivers
v0x274d680_0 .net "z", 0 0, L_0x275f170;  alias, 1 drivers
E_0x27039f0 .event posedge, v0x274c180_0, v0x274bf50_0;
L_0x275ed40 .cmp/eq 3, v0x274d4b0_0, L_0x7ff1117a4138;
L_0x275ee30 .cmp/eq 3, v0x274d4b0_0, L_0x7ff1117a4180;
L_0x275f080 .cmp/eq 3, v0x274d4b0_0, L_0x7ff1117a41c8;
S_0x274d7c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x2721800;
 .timescale -12 -12;
E_0x272cf50 .event anyedge, v0x274e220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x274e220_0;
    %nor/r;
    %assign/vec4 v0x274e220_0, 0;
    %wait E_0x272cf50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x274c520;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x271bd60;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x274c7d0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x274c8a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2721990;
T_2 ;
    %wait E_0x271bb00;
    %load/vec4 v0x274c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274c240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x274c0a0_0;
    %assign/vec4 v0x274c240_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2721990;
T_3 ;
Ewait_0 .event/or E_0x271c9e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x274c240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x274c320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x274c0a0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x274c9a0;
T_4 ;
    %wait E_0x27039f0;
    %load/vec4 v0x274d380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x274d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x274d4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x274d4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x274d4b0_0, 0;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2721800;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274df70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x274e220_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x2721800;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x274df70_0;
    %inv;
    %store/vec4 v0x274df70_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x2721800;
T_7 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x274c710_0, v0x274e3a0_0, v0x274df70_0, v0x274e010_0, v0x274e460_0, v0x274e5a0_0, v0x274e500_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x2721800;
T_8 ;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x2721800;
T_9 ;
    %wait E_0x271bd60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x274e0b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274e0b0_0, 4, 32;
    %load/vec4 v0x274e2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274e0b0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x274e0b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274e0b0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x274e5a0_0;
    %load/vec4 v0x274e5a0_0;
    %load/vec4 v0x274e500_0;
    %xor;
    %load/vec4 v0x274e5a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274e0b0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x274e0b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x274e0b0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/2012_q2fsm/iter0/response47/top_module.sv";
