{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 14:11:10 2013 " "Info: Processing started: Wed Jul 03 14:11:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ChrisLinn -c ChrisLinn --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ChrisLinn -c ChrisLinn --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } } { "e:/altera/70/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/70/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Gen:inst\|ti\[3\] register Gen:inst\|ti\[19\] 63.38 MHz 15.777 ns Internal " "Info: Clock \"clk\" has Internal fmax of 63.38 MHz between source register \"Gen:inst\|ti\[3\]\" and destination register \"Gen:inst\|ti\[19\]\" (period= 15.777 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.513 ns + Longest register register " "Info: + Longest register to register delay is 15.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Gen:inst\|ti\[3\] 1 REG LCFF_X48_Y19_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 2; REG Node = 'Gen:inst\|ti\[3\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gen:inst|ti[3] } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.596 ns) 1.738 ns Gen:inst\|Add0~2928 2 COMB LCCOMB_X48_Y20_N18 2 " "Info: 2: + IC(1.142 ns) + CELL(0.596 ns) = 1.738 ns; Loc. = LCCOMB_X48_Y20_N18; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2928'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.824 ns Gen:inst\|Add0~2930 3 COMB LCCOMB_X48_Y20_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.824 ns; Loc. = LCCOMB_X48_Y20_N20; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2930'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2928 Gen:inst|Add0~2930 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.910 ns Gen:inst\|Add0~2932 4 COMB LCCOMB_X48_Y20_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.910 ns; Loc. = LCCOMB_X48_Y20_N22; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2932'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2930 Gen:inst|Add0~2932 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.996 ns Gen:inst\|Add0~2934 5 COMB LCCOMB_X48_Y20_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.996 ns; Loc. = LCCOMB_X48_Y20_N24; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2934'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2932 Gen:inst|Add0~2934 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.082 ns Gen:inst\|Add0~2936 6 COMB LCCOMB_X48_Y20_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.082 ns; Loc. = LCCOMB_X48_Y20_N26; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2936'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2934 Gen:inst|Add0~2936 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.168 ns Gen:inst\|Add0~2938 7 COMB LCCOMB_X48_Y20_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.168 ns; Loc. = LCCOMB_X48_Y20_N28; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2938'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2936 Gen:inst|Add0~2938 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.343 ns Gen:inst\|Add0~2940 8 COMB LCCOMB_X48_Y20_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.175 ns) = 2.343 ns; Loc. = LCCOMB_X48_Y20_N30; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2940'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Gen:inst|Add0~2938 Gen:inst|Add0~2940 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.429 ns Gen:inst\|Add0~2942 9 COMB LCCOMB_X48_Y19_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.429 ns; Loc. = LCCOMB_X48_Y19_N0; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2942'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2940 Gen:inst|Add0~2942 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.515 ns Gen:inst\|Add0~2944 10 COMB LCCOMB_X48_Y19_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.515 ns; Loc. = LCCOMB_X48_Y19_N2; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2944'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2942 Gen:inst|Add0~2944 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.601 ns Gen:inst\|Add0~2946 11 COMB LCCOMB_X48_Y19_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.601 ns; Loc. = LCCOMB_X48_Y19_N4; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2946'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2944 Gen:inst|Add0~2946 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.687 ns Gen:inst\|Add0~2948 12 COMB LCCOMB_X48_Y19_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.687 ns; Loc. = LCCOMB_X48_Y19_N6; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2948'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2946 Gen:inst|Add0~2948 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.773 ns Gen:inst\|Add0~2950 13 COMB LCCOMB_X48_Y19_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.773 ns; Loc. = LCCOMB_X48_Y19_N8; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2950'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2948 Gen:inst|Add0~2950 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.859 ns Gen:inst\|Add0~2952 14 COMB LCCOMB_X48_Y19_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.859 ns; Loc. = LCCOMB_X48_Y19_N10; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2952'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2950 Gen:inst|Add0~2952 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.945 ns Gen:inst\|Add0~2954 15 COMB LCCOMB_X48_Y19_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.945 ns; Loc. = LCCOMB_X48_Y19_N12; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2954'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Gen:inst|Add0~2952 Gen:inst|Add0~2954 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.135 ns Gen:inst\|Add0~2956 16 COMB LCCOMB_X48_Y19_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 3.135 ns; Loc. = LCCOMB_X48_Y19_N14; Fanout = 2; COMB Node = 'Gen:inst\|Add0~2956'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Gen:inst|Add0~2954 Gen:inst|Add0~2956 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.641 ns Gen:inst\|Add0~2957 17 COMB LCCOMB_X48_Y19_N16 4 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 3.641 ns; Loc. = LCCOMB_X48_Y19_N16; Fanout = 4; COMB Node = 'Gen:inst\|Add0~2957'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Gen:inst|Add0~2956 Gen:inst|Add0~2957 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.370 ns) 4.395 ns Gen:inst\|LessThan11~277 18 COMB LCCOMB_X48_Y19_N30 4 " "Info: 18: + IC(0.384 ns) + CELL(0.370 ns) = 4.395 ns; Loc. = LCCOMB_X48_Y19_N30; Fanout = 4; COMB Node = 'Gen:inst\|LessThan11~277'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Gen:inst|Add0~2957 Gen:inst|LessThan11~277 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.370 ns) 5.853 ns Gen:inst\|LessThan29~282 19 COMB LCCOMB_X47_Y20_N24 13 " "Info: 19: + IC(1.088 ns) + CELL(0.370 ns) = 5.853 ns; Loc. = LCCOMB_X47_Y20_N24; Fanout = 13; COMB Node = 'Gen:inst\|LessThan29~282'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { Gen:inst|LessThan11~277 Gen:inst|LessThan29~282 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.206 ns) 7.918 ns Gen:inst\|LessThan25~263 20 COMB LCCOMB_X48_Y17_N14 1 " "Info: 20: + IC(1.859 ns) + CELL(0.206 ns) = 7.918 ns; Loc. = LCCOMB_X48_Y17_N14; Fanout = 1; COMB Node = 'Gen:inst\|LessThan25~263'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { Gen:inst|LessThan29~282 Gen:inst|LessThan25~263 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.370 ns) 9.703 ns Gen:inst\|ti\[9\]~6858 21 COMB LCCOMB_X50_Y19_N24 1 " "Info: 21: + IC(1.415 ns) + CELL(0.370 ns) = 9.703 ns; Loc. = LCCOMB_X50_Y19_N24; Fanout = 1; COMB Node = 'Gen:inst\|ti\[9\]~6858'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { Gen:inst|LessThan25~263 Gen:inst|ti[9]~6858 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.370 ns) 11.240 ns Gen:inst\|ti\[9\]~6859 22 COMB LCCOMB_X49_Y17_N6 1 " "Info: 22: + IC(1.167 ns) + CELL(0.370 ns) = 11.240 ns; Loc. = LCCOMB_X49_Y17_N6; Fanout = 1; COMB Node = 'Gen:inst\|ti\[9\]~6859'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { Gen:inst|ti[9]~6858 Gen:inst|ti[9]~6859 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.206 ns) 12.552 ns Gen:inst\|ti\[9\]~6863 23 COMB LCCOMB_X48_Y20_N8 1 " "Info: 23: + IC(1.106 ns) + CELL(0.206 ns) = 12.552 ns; Loc. = LCCOMB_X48_Y20_N8; Fanout = 1; COMB Node = 'Gen:inst\|ti\[9\]~6863'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { Gen:inst|ti[9]~6859 Gen:inst|ti[9]~6863 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.319 ns) 13.246 ns Gen:inst\|ti\[9\]~6903 24 COMB LCCOMB_X48_Y20_N2 21 " "Info: 24: + IC(0.375 ns) + CELL(0.319 ns) = 13.246 ns; Loc. = LCCOMB_X48_Y20_N2; Fanout = 21; COMB Node = 'Gen:inst\|ti\[9\]~6903'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Gen:inst|ti[9]~6863 Gen:inst|ti[9]~6903 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.206 ns) 15.405 ns Gen:inst\|Mux2~43 25 COMB LCCOMB_X49_Y19_N24 1 " "Info: 25: + IC(1.953 ns) + CELL(0.206 ns) = 15.405 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 1; COMB Node = 'Gen:inst\|Mux2~43'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { Gen:inst|ti[9]~6903 Gen:inst|Mux2~43 } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.513 ns Gen:inst\|ti\[19\] 26 REG LCFF_X49_Y19_N25 2 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 15.513 ns; Loc. = LCFF_X49_Y19_N25; Fanout = 2; REG Node = 'Gen:inst\|ti\[19\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Gen:inst|Mux2~43 Gen:inst|ti[19] } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.024 ns ( 32.39 % ) " "Info: Total cell delay = 5.024 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.489 ns ( 67.61 % ) " "Info: Total interconnect delay = 10.489 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "15.513 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 Gen:inst|Add0~2930 Gen:inst|Add0~2932 Gen:inst|Add0~2934 Gen:inst|Add0~2936 Gen:inst|Add0~2938 Gen:inst|Add0~2940 Gen:inst|Add0~2942 Gen:inst|Add0~2944 Gen:inst|Add0~2946 Gen:inst|Add0~2948 Gen:inst|Add0~2950 Gen:inst|Add0~2952 Gen:inst|Add0~2954 Gen:inst|Add0~2956 Gen:inst|Add0~2957 Gen:inst|LessThan11~277 Gen:inst|LessThan29~282 Gen:inst|LessThan25~263 Gen:inst|ti[9]~6858 Gen:inst|ti[9]~6859 Gen:inst|ti[9]~6863 Gen:inst|ti[9]~6903 Gen:inst|Mux2~43 Gen:inst|ti[19] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "15.513 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 Gen:inst|Add0~2930 Gen:inst|Add0~2932 Gen:inst|Add0~2934 Gen:inst|Add0~2936 Gen:inst|Add0~2938 Gen:inst|Add0~2940 Gen:inst|Add0~2942 Gen:inst|Add0~2944 Gen:inst|Add0~2946 Gen:inst|Add0~2948 Gen:inst|Add0~2950 Gen:inst|Add0~2952 Gen:inst|Add0~2954 Gen:inst|Add0~2956 Gen:inst|Add0~2957 Gen:inst|LessThan11~277 Gen:inst|LessThan29~282 Gen:inst|LessThan25~263 Gen:inst|ti[9]~6858 Gen:inst|ti[9]~6859 Gen:inst|ti[9]~6863 Gen:inst|ti[9]~6903 Gen:inst|Mux2~43 Gen:inst|ti[19] } { 0.000ns 1.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.384ns 1.088ns 1.859ns 1.415ns 1.167ns 1.106ns 0.375ns 1.953ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.319ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.194 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 247 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 247; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.666 ns) 3.194 ns Gen:inst\|ti\[19\] 3 REG LCFF_X49_Y19_N25 2 " "Info: 3: + IC(1.199 ns) + CELL(0.666 ns) = 3.194 ns; Loc. = LCFF_X49_Y19_N25; Fanout = 2; REG Node = 'Gen:inst\|ti\[19\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { clk~clkctrl Gen:inst|ti[19] } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.98 % ) " "Info: Total cell delay = 1.756 ns ( 54.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 45.02 % ) " "Info: Total interconnect delay = 1.438 ns ( 45.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[19] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[19] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.194 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 247 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 247; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.666 ns) 3.194 ns Gen:inst\|ti\[3\] 3 REG LCFF_X48_Y19_N25 2 " "Info: 3: + IC(1.199 ns) + CELL(0.666 ns) = 3.194 ns; Loc. = LCFF_X48_Y19_N25; Fanout = 2; REG Node = 'Gen:inst\|ti\[3\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { clk~clkctrl Gen:inst|ti[3] } "NODE_NAME" } } { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.98 % ) " "Info: Total cell delay = 1.756 ns ( 54.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 45.02 % ) " "Info: Total interconnect delay = 1.438 ns ( 45.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[3] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[19] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[19] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[3] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Gen.v" "" { Text "H:/Temp/数电实习版本控制/4++/Gen.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "15.513 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 Gen:inst|Add0~2930 Gen:inst|Add0~2932 Gen:inst|Add0~2934 Gen:inst|Add0~2936 Gen:inst|Add0~2938 Gen:inst|Add0~2940 Gen:inst|Add0~2942 Gen:inst|Add0~2944 Gen:inst|Add0~2946 Gen:inst|Add0~2948 Gen:inst|Add0~2950 Gen:inst|Add0~2952 Gen:inst|Add0~2954 Gen:inst|Add0~2956 Gen:inst|Add0~2957 Gen:inst|LessThan11~277 Gen:inst|LessThan29~282 Gen:inst|LessThan25~263 Gen:inst|ti[9]~6858 Gen:inst|ti[9]~6859 Gen:inst|ti[9]~6863 Gen:inst|ti[9]~6903 Gen:inst|Mux2~43 Gen:inst|ti[19] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "15.513 ns" { Gen:inst|ti[3] Gen:inst|Add0~2928 Gen:inst|Add0~2930 Gen:inst|Add0~2932 Gen:inst|Add0~2934 Gen:inst|Add0~2936 Gen:inst|Add0~2938 Gen:inst|Add0~2940 Gen:inst|Add0~2942 Gen:inst|Add0~2944 Gen:inst|Add0~2946 Gen:inst|Add0~2948 Gen:inst|Add0~2950 Gen:inst|Add0~2952 Gen:inst|Add0~2954 Gen:inst|Add0~2956 Gen:inst|Add0~2957 Gen:inst|LessThan11~277 Gen:inst|LessThan29~282 Gen:inst|LessThan25~263 Gen:inst|ti[9]~6858 Gen:inst|ti[9]~6859 Gen:inst|ti[9]~6863 Gen:inst|ti[9]~6903 Gen:inst|Mux2~43 Gen:inst|ti[19] } { 0.000ns 1.142ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.384ns 1.088ns 1.859ns 1.415ns 1.167ns 1.106ns 0.375ns 1.953ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.319ns 0.206ns 0.108ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[19] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[19] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { clk clk~clkctrl Gen:inst|ti[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { clk clk~combout clk~clkctrl Gen:inst|ti[3] } { 0.000ns 0.000ns 0.239ns 1.199ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "BugKiller:inst17\|out k5 clk 9.439 ns register " "Info: tsu for register \"BugKiller:inst17\|out\" (data pin = \"k5\", clock pin = \"clk\") is 9.439 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.658 ns + Longest pin register " "Info: + Longest pin to register delay is 12.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns k5 1 PIN PIN_C10 24 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_C10; Fanout = 24; PIN Node = 'k5'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k5 } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 512 -200 -32 528 "k5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.402 ns) + CELL(0.206 ns) 7.522 ns BugKiller:inst17\|Selector3~23 2 COMB LCCOMB_X22_Y24_N28 2 " "Info: 2: + IC(6.402 ns) + CELL(0.206 ns) = 7.522 ns; Loc. = LCCOMB_X22_Y24_N28; Fanout = 2; COMB Node = 'BugKiller:inst17\|Selector3~23'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "6.608 ns" { k5 BugKiller:inst17|Selector3~23 } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.378 ns) + CELL(0.650 ns) 12.550 ns BugKiller:inst17\|WideOr5 3 COMB LCCOMB_X50_Y21_N26 1 " "Info: 3: + IC(4.378 ns) + CELL(0.650 ns) = 12.550 ns; Loc. = LCCOMB_X50_Y21_N26; Fanout = 1; COMB Node = 'BugKiller:inst17\|WideOr5'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { BugKiller:inst17|Selector3~23 BugKiller:inst17|WideOr5 } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.658 ns BugKiller:inst17\|out 4 REG LCFF_X50_Y21_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 12.658 ns; Loc. = LCFF_X50_Y21_N27; Fanout = 4; REG Node = 'BugKiller:inst17\|out'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { BugKiller:inst17|WideOr5 BugKiller:inst17|out } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 14.84 % ) " "Info: Total cell delay = 1.878 ns ( 14.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.780 ns ( 85.16 % ) " "Info: Total interconnect delay = 10.780 ns ( 85.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "12.658 ns" { k5 BugKiller:inst17|Selector3~23 BugKiller:inst17|WideOr5 BugKiller:inst17|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "12.658 ns" { k5 k5~combout BugKiller:inst17|Selector3~23 BugKiller:inst17|WideOr5 BugKiller:inst17|out } { 0.000ns 0.000ns 6.402ns 4.378ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.179 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 247 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 247; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.666 ns) 3.179 ns BugKiller:inst17\|out 3 REG LCFF_X50_Y21_N27 4 " "Info: 3: + IC(1.184 ns) + CELL(0.666 ns) = 3.179 ns; Loc. = LCFF_X50_Y21_N27; Fanout = 4; REG Node = 'BugKiller:inst17\|out'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { clk~clkctrl BugKiller:inst17|out } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.24 % ) " "Info: Total cell delay = 1.756 ns ( 55.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 44.76 % ) " "Info: Total interconnect delay = 1.423 ns ( 44.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { clk clk~clkctrl BugKiller:inst17|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { clk clk~combout clk~clkctrl BugKiller:inst17|out } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "12.658 ns" { k5 BugKiller:inst17|Selector3~23 BugKiller:inst17|WideOr5 BugKiller:inst17|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "12.658 ns" { k5 k5~combout BugKiller:inst17|Selector3~23 BugKiller:inst17|WideOr5 BugKiller:inst17|out } { 0.000ns 0.000ns 6.402ns 4.378ns 0.000ns } { 0.000ns 0.914ns 0.206ns 0.650ns 0.108ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { clk clk~clkctrl BugKiller:inst17|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.179 ns" { clk clk~combout clk~clkctrl BugKiller:inst17|out } { 0.000ns 0.000ns 0.239ns 1.184ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk yimashuchu\[3\] BugKiller:inst13\|out 13.691 ns register " "Info: tco from clock \"clk\" to destination pin \"yimashuchu\[3\]\" through register \"BugKiller:inst13\|out\" is 13.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.215 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 247 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 247; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.666 ns) 3.215 ns BugKiller:inst13\|out 3 REG LCFF_X30_Y3_N9 5 " "Info: 3: + IC(1.220 ns) + CELL(0.666 ns) = 3.215 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 5; REG Node = 'BugKiller:inst13\|out'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { clk~clkctrl BugKiller:inst13|out } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.62 % ) " "Info: Total cell delay = 1.756 ns ( 54.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 45.38 % ) " "Info: Total interconnect delay = 1.459 ns ( 45.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl BugKiller:inst13|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk clk~combout clk~clkctrl BugKiller:inst13|out } { 0.000ns 0.000ns 0.239ns 1.220ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.172 ns + Longest register pin " "Info: + Longest register to pin delay is 10.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BugKiller:inst13\|out 1 REG LCFF_X30_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N9; Fanout = 5; REG Node = 'BugKiller:inst13\|out'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { BugKiller:inst13|out } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.963 ns) + CELL(0.370 ns) 3.333 ns AngryPuppy:inst2\|signal\[2\]~304 2 COMB LCCOMB_X50_Y21_N14 28 " "Info: 2: + IC(2.963 ns) + CELL(0.370 ns) = 3.333 ns; Loc. = LCCOMB_X50_Y21_N14; Fanout = 28; COMB Node = 'AngryPuppy:inst2\|signal\[2\]~304'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { BugKiller:inst13|out AngryPuppy:inst2|signal[2]~304 } "NODE_NAME" } } { "AngryPuppy.v" "" { Text "H:/Temp/数电实习版本控制/4++/AngryPuppy.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.206 ns) 4.683 ns AngryPuppy:inst2\|signal\[3\]~308 3 COMB LCCOMB_X49_Y21_N8 23 " "Info: 3: + IC(1.144 ns) + CELL(0.206 ns) = 4.683 ns; Loc. = LCCOMB_X49_Y21_N8; Fanout = 23; COMB Node = 'AngryPuppy:inst2\|signal\[3\]~308'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { AngryPuppy:inst2|signal[2]~304 AngryPuppy:inst2|signal[3]~308 } "NODE_NAME" } } { "AngryPuppy.v" "" { Text "H:/Temp/数电实习版本控制/4++/AngryPuppy.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.443 ns) + CELL(3.046 ns) 10.172 ns yimashuchu\[3\] 4 PIN PIN_K22 0 " "Info: 4: + IC(2.443 ns) + CELL(3.046 ns) = 10.172 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'yimashuchu\[3\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { AngryPuppy:inst2|signal[3]~308 yimashuchu[3] } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 32 568 749 48 "yimashuchu\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.622 ns ( 35.61 % ) " "Info: Total cell delay = 3.622 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.550 ns ( 64.39 % ) " "Info: Total interconnect delay = 6.550 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "10.172 ns" { BugKiller:inst13|out AngryPuppy:inst2|signal[2]~304 AngryPuppy:inst2|signal[3]~308 yimashuchu[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "10.172 ns" { BugKiller:inst13|out AngryPuppy:inst2|signal[2]~304 AngryPuppy:inst2|signal[3]~308 yimashuchu[3] } { 0.000ns 2.963ns 1.144ns 2.443ns } { 0.000ns 0.370ns 0.206ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.215 ns" { clk clk~clkctrl BugKiller:inst13|out } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.215 ns" { clk clk~combout clk~clkctrl BugKiller:inst13|out } { 0.000ns 0.000ns 0.239ns 1.220ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "10.172 ns" { BugKiller:inst13|out AngryPuppy:inst2|signal[2]~304 AngryPuppy:inst2|signal[3]~308 yimashuchu[3] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "10.172 ns" { BugKiller:inst13|out AngryPuppy:inst2|signal[2]~304 AngryPuppy:inst2|signal[3]~308 yimashuchu[3] } { 0.000ns 2.963ns 1.144ns 2.443ns } { 0.000ns 0.370ns 0.206ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "BugKiller:inst13\|ti\[9\] k1 clk -3.463 ns register " "Info: th for register \"BugKiller:inst13\|ti\[9\]\" (data pin = \"k1\", clock pin = \"clk\") is -3.463 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.212 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 247 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 247; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { -16 -208 -40 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.666 ns) 3.212 ns BugKiller:inst13\|ti\[9\] 3 REG LCFF_X29_Y4_N3 2 " "Info: 3: + IC(1.217 ns) + CELL(0.666 ns) = 3.212 ns; Loc. = LCFF_X29_Y4_N3; Fanout = 2; REG Node = 'BugKiller:inst13\|ti\[9\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { clk~clkctrl BugKiller:inst13|ti[9] } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.67 % ) " "Info: Total cell delay = 1.756 ns ( 54.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.456 ns ( 45.33 % ) " "Info: Total interconnect delay = 1.456 ns ( 45.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { clk clk~clkctrl BugKiller:inst13|ti[9] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { clk clk~combout clk~clkctrl BugKiller:inst13|ti[9] } { 0.000ns 0.000ns 0.239ns 1.217ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns k1 1 PIN PIN_V11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_V11; Fanout = 24; PIN Node = 'k1'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } } { "ChrisLinn.bdf" "" { Schematic "H:/Temp/数电实习版本控制/4++/ChrisLinn.bdf" { { 120 -208 -40 136 "k1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.763 ns) + CELL(0.206 ns) 6.873 ns BugKiller:inst13\|Selector14~27 2 COMB LCCOMB_X29_Y4_N2 1 " "Info: 2: + IC(5.763 ns) + CELL(0.206 ns) = 6.873 ns; Loc. = LCCOMB_X29_Y4_N2; Fanout = 1; COMB Node = 'BugKiller:inst13\|Selector14~27'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { k1 BugKiller:inst13|Selector14~27 } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.981 ns BugKiller:inst13\|ti\[9\] 3 REG LCFF_X29_Y4_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.981 ns; Loc. = LCFF_X29_Y4_N3; Fanout = 2; REG Node = 'BugKiller:inst13\|ti\[9\]'" {  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { BugKiller:inst13|Selector14~27 BugKiller:inst13|ti[9] } "NODE_NAME" } } { "BugKiller.v" "" { Text "H:/Temp/数电实习版本控制/4++/BugKiller.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 17.45 % ) " "Info: Total cell delay = 1.218 ns ( 17.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.763 ns ( 82.55 % ) " "Info: Total interconnect delay = 5.763 ns ( 82.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { k1 BugKiller:inst13|Selector14~27 BugKiller:inst13|ti[9] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { k1 k1~combout BugKiller:inst13|Selector14~27 BugKiller:inst13|ti[9] } { 0.000ns 0.000ns 5.763ns 0.000ns } { 0.000ns 0.904ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { clk clk~clkctrl BugKiller:inst13|ti[9] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { clk clk~combout clk~clkctrl BugKiller:inst13|ti[9] } { 0.000ns 0.000ns 0.239ns 1.217ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "6.981 ns" { k1 BugKiller:inst13|Selector14~27 BugKiller:inst13|ti[9] } "NODE_NAME" } } { "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/70/quartus/bin/Technology_Viewer.qrui" "6.981 ns" { k1 k1~combout BugKiller:inst13|Selector14~27 BugKiller:inst13|ti[9] } { 0.000ns 0.000ns 5.763ns 0.000ns } { 0.000ns 0.904ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Allocated 107 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 14:11:32 2013 " "Info: Processing ended: Wed Jul 03 14:11:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
