INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:274]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sources_1/new/Instr_decoder.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Advanced_Hardware_Design_ECE_GY_6463/Final Project/AHD_RV32I/AHD_RV32I/AHD_RV32I.srcs/sim_1/new/Instr_decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder_tb
