L. F. Abbott. 1999. Lapicque's introduction of the integrate-and-fire model neuron (1907). Brain Res. Bull. 50, 303--304.
P. E. Allen and D. R. Holberg. 2002. CMOS Analog Circuit Design. Oxford University Press.
J. V. Arthur and K. Boahen. 2011. Silicon-neuron design: A dynamical systems approach. IEEE Trans. Circ. Syst. 58, 1034--1043.
T. Asai , Y. Kanazawa , Y. Amemiya, A subthreshold MOS neuron circuit based on the Volterra system, IEEE Transactions on Neural Networks, v.14 n.5, p.1308-1312, September 2003[doi>10.1109/TNN.2003.816357]
R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, Wiley-IEEE Press, 2010
A. Bindal and S. Hamedi-Hagh. 2007. The design of a new spiking neuron using dual work function silicon nanowire transistors. Nanotechnol. 18, 9.
L. Binstock and H. Lecar. 1969. Ammonium ion currents in the squid giant axon. J. General Physiol. 53, 342--361.
R. Brasselet, S. Panzeri, N. K. Logothetis, and C. Kayser. 2012. Neurons with stereotyped and rapid responses provide a reference frame for relative temporal coding in primate auditory cortex. J. Neurosci. 32, 2998--3008.
M. A. B. Brazier. 1951. The Electrical Activity of the Nervous System: A Textbook for Students. Pitman.
R. Brette and W. Gerstner. 2005. Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophysiol. 94, 3637--3642.
N. Burkitt, A Review of the Integrate-and-fire Neuron Model: I. Homogeneous Synaptic Input, Biological Cybernetics, v.95 n.1, p.1-19, June 2006[doi>10.1007/s00422-006-0068-6]
Andrew S. Cassidy , Julius Georgiou , Andreas G. Andreou, 2013 Special Issue: Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization, Neural Networks, 45, p.4-26, September, 2013[doi>10.1016/j.neunet.2013.05.011]
Y.-K. Chang, C.-S. Wang, and C.-K. Wang. 2007. A 8-bit 500-KS/s low power SAR ADC for bio-medical applications. In Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC'07). 228--231.
S. M. Chase and E. D. Young. 2007. First-spike latency information in single neurons increases when referenced to population onset. Proc. Nat. Acad. Sci. 104, 5175--5180.
K. S. Cole and A. L. Hodgkin. 1939. Membrane and protoplasm resistance in the squid giant axon. J. General Physiol. 22, 671--687.
E. Culurciello and A. Andreou. 2003. An 8-bit, 1mW successive approximation ADC in SOI CMOS. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'03). 301--304.
P. Dautriche. 2011. Analog design trends and challenges in 28 and 20nm CMOS technology. In Proceedings of the European Solid-State Device Research Conference (ESSCIRC'11). 1--4.
N. Ding and J. Z. Simon. 2012. Neural coding of continuous speech in auditory cortex during monaural and dichotic listening. J. Neurophysiol. 107, 78--89.
I. E. Ebong and P. Mazumder. 2012. CMOS and memristor-based neural network design for position detection. Proc. IEEE 100, 2050--2060.
R. Fitzhugh. 1961. Impulses and physiological states in theoretical models of nerve membrane. Biophys. J. 1, 445--466.
A. K. Friesz, A. C. Parker, C. Zhou, K. Ryu, J. M. Sanders, H.-S. P. Wong, and J. Deng. 2007. A biomimetic carbon nanotube synapse circuit. In Proceedings of the Biomedical Engineering Society Annual Fall Meeting (BMES'07).
Wulfram Gerstner , Werner Kistler, Spiking Neuron Models: An Introduction, Cambridge University Press, New York, NY, 2002
D. J. Griffiths and R. College. 1999. Introduction to Electrodynamics. Prentice Hall, Upper Saddle River, NJ.
X. Guo, X. Qi, and J. G. Harris. 2007. A time-to-first-spike CMOS image sensor. IEEE Sens. J. 7, 1165.
I. S. Han. 2006. Mixed-signal neuron-synapse implementation for large-scale neural network. Neurocomput. 69, 1860--1867.
P. J. Harpe, C. Zhou, Y. Bi, N. P. Van Der Meijs, X. Wang, K. Philips, G. Dolmans, and H. De Groot. 2011. A 26 W 8 bit 10 MS/s asynchronous SAR ADC for low energy radios. IEEE J. Solid-State Circ. 46, 1585--1595.
R. M. Harris-Warrick. 1992. Dynamic Biological Networks: The Stomatogastric Nervous System. MIT Press.
W. Himmelbauer and A. G. Andreou. 1997. Log-domain circuits in subthreshold MOS. In Proceedings of the 40<sup>th</sup> IEEE Midwest Symposium on Circuits and Systems (MWSCAS'97). 26--30.
A. L. Hodgkin and A. F. Huxley. 1952. A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiol. 117, 500.
Miao Hu , Hai Li , Qing Wu , Garrett S. Rose, Hardware realization of BSB recall function using memristor crossbar arrays, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228448]
G. Indiveri. 2003. A low-power adaptive integrate-and-fire neuron circuit. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 820--823.
G. Indiveri, E. Chicca, and R. J. Douglas. 2009. Artificial cognitive systems: From VLSI networks of spiking neurons to neuromorphic cognition. Cogn. Comput. 1, 119--127.
G. Indiveri and T. K. Horiuchi. 2011. Frontiers in neuromorphic engineering. Frontiers Neurosci. 5, 118.
G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Häfliger, and S. Renaud. 2011. Neuromorphic silicon neuron circuits. Frontiers Neurosci. 5, 73.
H. Jaeger. 2001. The “echo state” approach to analysing and training recurrent neural networks-with an erratum note. German Nat. Res. Center Inf. Technol. 148, 34.
O. Jensen, B. Gips, T. O. Bergmann, and M. Bonnefond. 2014. Temporal coding organized by coupled alpha and gamma oscillations prioritize visual processing. Trends Neurosci. 37, 7, 357--369.
A. Joubert, B. Belhadj, and R. Héliot. 2011. A robust and compact 65 nm LIF analog neuron for computational purposes. In Proceedings of the 9<sup>th</sup> IEEE International Conference on New Circuits and Systems (NEWCAS'11). 9--12.
A. Joubert, B. Belhadj, O. Temam, and R. Heliot. 2012. Hardware spiking neurons design: Analog or digital? In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN'12). 1--5.
B. Katz and B. Katz. 1966. Nerve, Muscle, and Synapse. McGraw-Hill, New York.
Y. Kim, Y. Zhang, and P. Li. 2012. A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning. In Proceedings of the IEEE International SOC Conference (SOCC'12). 328--333.
T. Le-Ngoc and F. Trans. 2005. Channel equalization system and method. https://www.google.com/patents/US20030016770.
Yun Young Lee , Sam Harwell , Sarfraz Khurshid , Darko Marinov, Temporal code completion and navigation, Proceedings of the 2013 International Conference on Software Engineering, May 18-26, 2013, San Francisco, CA, USA
Yamei Li , Lili He, First-Order Continuous-Time Sigma-Delta Modulator, Proceedings of the 8th International Symposium on Quality Electronic Design, p.229-232, March 26-28, 2007[doi>10.1109/ISQED.2007.77]
Beiye Liu , Yiran Chen , Bryant Wysocki , Tingwen Huang, The circuit realization of a neuromorphic computing system with memristor-based synapse design, Proceedings of the 19th international conference on Neural Information Processing, November 12-15, 2012, Doha, Qatar[doi>10.1007/978-3-642-34475-6_43]
Y.-H. Liu and X.-J. Wang. 2001. Spike-frequency adaptation of a generalized leaky integrate-and-fire model neuron. J. Comput. Neurosci. 10, 25--45.
Wolfgang Maass , Henry Markram, On the computational power of circuits of spiking neurons, Journal of Computer and System Sciences, v.69 n.4, p.593-616, December 2004[doi>10.1016/j.jcss.2004.04.001]
C. Mead and M. Ismail. 1989. Analog VLSI Implementation of Neural Systems. Springer.
S. Millner, A. Grübl, K. Meier, J. Schemmel, and M.-O. Schwartz. 2010. A VLSI implementation of the adaptive exponential integrate-and-fire neuron model. http://papers.nips.cc/paper/3995-a-vlsi-implementation-of-the-adaptive-exponential-integrate-and-fire-neuron-model.pdf.
Liam Paninski , Jonathan W. Pillow , Eero P. Simoncelli, Maximum Likelihood Estimation of a Stochastic Integrate-and-Fire Neural Encoding Model, Neural Computation, v.16 n.12, p.2533-2561, December 2004[doi>10.1162/0899766042321797]
S. Panzeri, N. Brunel, N. K. Logothetis, and C. Kayser. 2010. Sensory neural codes using multiplexed temporal scales. Trends Neurosci. 33, 111--120.
V. Patil and S. Shimpi. 2011. Handwritten English character recognition using neural network. Elixir Comput. Sci. Engin. 41, 5587--5591.
X. Qi, X. Guo, and J. G. Harris. 2004. A time-to-first spike CMOS imager. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 824--827.
R. Q. Quiroga and S. Panzeri. 2013. Principles of Neural Coding. CRC Press.
Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., New York, NY, 2000
D. S. Reich, F. Mechler, K. P. Purpura, and J. D. Victor. 2000. Interspike intervals, receptive fields, and information encoding in primary visual cortex. The J. Neurosci. 20, 1964--1974.
Rahul Sarpeshkar, Analog versus digital: extrapolating from electronics to neurobiology, Neural Computation, v.10 n.7, p.1601-1638, Oct. 1998[doi>10.1162/089976698300017052]
D. J. Sauer. 1996. Wide frequency range CMOS relaxation oscillator with variable hysteresis. http://www.google.dj/patents/US5497127.
Mrcio Cherem Schneider , Carlos Galup-Montoro, CMOS Analog Design Using All-Region MOSFET Modeling, Cambridge University Press, New York, NY, 2010
Benjamin Schrauwen , Jeroen Defour , David Verstraeten , Jan Van Campenhout, The introduction of time-scales in reservoir computing, applied to isolated digits recognition, Proceedings of the 17th international conference on Artificial neural networks, September 09-13, 2007, Porto, Portugal
R. Z. Shi and T. K. Horiuchi. 2003. A summating, exponentially-decaying CMOS synapse for spiking neural systems. In Proceedings of the Conference on Neural Information Processing Systems (NIPS'03).
C. Shoushun and A. Bermak. 2005. A low power CMOS imager based on time-to-first-spike encoding and fair AER. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). 5306--5309.
J. Sikarwar and R. Gurjar. 2012. A low-cost first-order sigma-delta converter design and analysis in 0.18 μ m technology. http://www.ijera.com/papers/Vol2_issue1/DD21668671.pdf.
K. Ueno. 2010. CMOS Voltage and Current Reference Circuits Consisting of Subthreshold MOSFETs. Solid State Circuits Technologies. Intech Press.
Ken Ueno , Tetsuya Hirose , Tetsuya Asai , Yoshihito Amemiya, A 1-µW 600-ppm/°C current reference circuit consisting of subthreshold CMOS circuits, IEEE Transactions on Circuits and Systems II: Express Briefs, v.57 n.9, p.681-685, September 2010[doi>10.1109/TCSII.2010.2056051]
A. Van Schaik. 2001. Building blocks for electronic spiking neural networks. Neural Netw. 14, 617--628.
D. Wei and J. G. Harris. 2004. Signal reconstruction from spiking neuron models. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'04). 353--356.
Neil Weste , David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison-Wesley Publishing Company, 2010
Jayawan H. B. Wijekoon , Piotr Dudek, 2008 Special Issue: Compact silicon neuron circuit with spiking and bursting behaviour, Neural Networks, v.21 n.2-3, p.524-534, March, 2008[doi>10.1016/j.neunet.2007.12.037]
J. H. Wijekoon and P. Dudek. 2008b. Integrated circuit implementation of a cortical neuron. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1784--1787.
R. Wojtyna and T. Talaska. 2006. Transresistance CMOS neuron for adaptive neural networks implemented in hardware. Bull. Polish Acad. Sci. Tech. Sci. 54, 4.
H. Wu, B. Li, M. Zou, W. Huang, and Y. Wang. 2011. An 1.2 V 8-bit 1-MS/s single-input res-cap segment SAR ADC for temperature sensor in LTE. In Proceedings of the IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC'11). 1--2.
M. L. Ya, S. Khan, A. N. Nordin, A. Z. Alam, J. Omar, K. A. S. Al-Khateeb, M. R. Islam, and A. W. Naji. 2011. A low-cost first-order sigma-delta converter design and analysis. In Proceedings of the Instrumentation and Measurement Technology Conference (I2MTC'11). 1--5.
F. M. Yaul and A. P. Chandrakasan. 2014. 11.3 A 10b 0.6 nW SAR ADC with data-dependent energy savings using LSB-first successive approximation. In Proceedings of the IEEE International Solid-State Circuits Conference; Digest of Technical Papers (ISSCC'14). 198--199.
K. Yeh, C.-W. Chen, D. Lo, and K. F. Liu. 2012. Neural-network fuzzy control for chaotic tuned mass damper systems with time delays. J. Vibrat. Control 18, 785--795.
Ben Yuhas , Nirwan Ansari, Neural Networks in Telecommunications, Springer Publishing Company, Incorporated, 2012
Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, U. Seng-Pan, R. P. Martins, and F. Aloberti. 2010. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circ. 45, 1111--1121.
Q. Zou , Y. Bornat , J. Tomas , S. Renaud , A. Destexhe, Real-time simulations of networks of Hodgkin-Huxley neurons using analog circuits, Neurocomputing, v.69 n.10-12, p.1137-1140, June, 2006[doi>10.1016/j.neucom.2005.12.061]
