{'bitOut': {'CDeps': [[[], [], ['bitN']], [[], [], ['bitN']]],
            'CLines': [[None, None, '221:C'], [None, None, '221:C']],
            'Clocked': False,
            'DDeps': [['bitIn'], ['bitIn']],
            'DLines': ['227:D', '223:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e09f0950>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e0a4d090>]}}
