{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635060546942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635060546942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 12:59:06 2021 " "Processing started: Sun Oct 24 12:59:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635060546942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060546942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off endsem -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off endsem -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060546943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635060547287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635060547287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_controller-beh " "Found design unit 1: timer_controller-beh" {  } { { "timer_controller.vhd" "" { Text "E:/ENDSEM/timer_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060557540 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_controller " "Found entity 1: timer_controller" {  } { { "timer_controller.vhd" "" { Text "E:/ENDSEM/timer_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060557540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060557540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ckt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_ckt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ckt-beh " "Found design unit 1: timer_ckt-beh" {  } { { "timer_ckt.vhd" "" { Text "E:/ENDSEM/timer_ckt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060557541 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ckt " "Found entity 1: timer_ckt" {  } { { "timer_ckt.vhd" "" { Text "E:/ENDSEM/timer_ckt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635060557541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060557541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_controller " "Elaborating entity \"timer_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635060557569 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer_controller.vhd(35) " "VHDL Process Statement warning at timer_controller.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_controller.vhd" "" { Text "E:/ENDSEM/timer_controller.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635060557570 "|timer_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer_controller.vhd(65) " "VHDL Process Statement warning at timer_controller.vhd(65): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_controller.vhd" "" { Text "E:/ENDSEM/timer_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1635060557570 "|timer_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ckt timer_ckt:Tm " "Elaborating entity \"timer_ckt\" for hierarchy \"timer_ckt:Tm\"" {  } { { "timer_controller.vhd" "Tm" { Text "E:/ENDSEM/timer_controller.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635060557601 ""}
{ "Error" "EVRFX_VHDL_VARIABLE_MUST_BE_SHARED" "timer_ckt.vhd(13) " "VHDL Variable Declaration error at timer_ckt.vhd(13): variable declared outside subprogram or process must be a shared variable" {  } { { "timer_ckt.vhd" "" { Text "E:/ENDSEM/timer_ckt.vhd" 13 0 0 } }  } 0 10531 "VHDL Variable Declaration error at %1!s!: variable declared outside subprogram or process must be a shared variable" 0 0 "Analysis & Synthesis" 0 -1 1635060557639 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "timer_ckt:Tm " "Can't elaborate user hierarchy \"timer_ckt:Tm\"" {  } { { "timer_controller.vhd" "Tm" { Text "E:/ENDSEM/timer_controller.vhd" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635060557639 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635060557717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 12:59:17 2021 " "Processing ended: Sun Oct 24 12:59:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635060557717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635060557717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635060557717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060557717 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635060558339 ""}
