<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application trce from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu May 29 16:39:07 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.
Report:  157.431MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.
Report:  157.480MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "w_pll_100m" 100.000000 MHz (384 errors)</FONT></A></LI>
</FONT>            4096 items scored, 384 timing errors detected.
Warning:  70.562MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.
Report:  225.581MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.
Report:  218.627MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.
Report:  248.942MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  350.877MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  200.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  400.000MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   56.370MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_0_17' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns (0 errors)</A></LI>            64 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_18' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_19' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.
Report:  343.407MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_20' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.
Report:  264.201MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_21' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_22' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_23' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_24' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_25' Target='right'>MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns (0 errors)</A></LI>            16 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_26' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_27' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1947 items scored, 0 timing errors detected.
Report:  188.253MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_28' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            1997 items scored, 0 timing errors detected.
Report:  152.346MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_29' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   85.317MHz is the maximum frequency for this preference.

9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.585ns  (44.8% logic, 55.2% route), 19 logic levels.

 Constraint Details:

      6.585ns physical path delay SLICE_2645 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.648ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R17C40D.FCI to    R17C40D.FCO SLICE_2651
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R17C41A.FCI to     R17C41A.F0 SLICE_0
ROUTE         1     0.000     R17C41A.F0 to    R17C41A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.585   (44.8% logic, 55.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C41A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.687ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               6.549ns  (44.4% logic, 55.6% route), 18 logic levels.

 Constraint Details:

      6.549ns physical path delay SLICE_2645 to SLICE_2651 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.687ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF1_DE  ---     0.409    R17C40D.FCI to     R17C40D.F1 SLICE_2651
ROUTE         1     0.000     R17C40D.F1 to    R17C40D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    6.549   (44.4% logic, 55.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[21]  (to i_clk_50m_c +)

   Delay:               6.523ns  (44.2% logic, 55.8% route), 18 logic levels.

 Constraint Details:

      6.523ns physical path delay SLICE_2645 to SLICE_2651 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.710ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF0_DE  ---     0.383    R17C40D.FCI to     R17C40D.F0 SLICE_2651
ROUTE         1     0.000     R17C40D.F0 to    R17C40D.DI0 un1_r_rst_dlycnt_4_cry_21_0_S0 (to i_clk_50m_c)
                  --------
                    6.523   (44.2% logic, 55.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.749ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[20]  (to i_clk_50m_c +)

   Delay:               6.487ns  (43.9% logic, 56.1% route), 17 logic levels.

 Constraint Details:

      6.487ns physical path delay SLICE_2645 to SLICE_2650 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.749ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOF1_DE  ---     0.409    R17C40C.FCI to     R17C40C.F1 SLICE_2650
ROUTE         1     0.000     R17C40C.F1 to    R17C40C.DI1 un1_r_rst_dlycnt_4_cry_19_0_S1 (to i_clk_50m_c)
                  --------
                    6.487   (43.9% logic, 56.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40C.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[19]  (to i_clk_50m_c +)

   Delay:               6.461ns  (43.7% logic, 56.3% route), 17 logic levels.

 Constraint Details:

      6.461ns physical path delay SLICE_2645 to SLICE_2650 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.772ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOF0_DE  ---     0.383    R17C40C.FCI to     R17C40C.F0 SLICE_2650
ROUTE         1     0.000     R17C40C.F0 to    R17C40C.DI0 un1_r_rst_dlycnt_4_cry_19_0_S0 (to i_clk_50m_c)
                  --------
                    6.461   (43.7% logic, 56.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40C.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.795ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[9]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.438ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

      6.438ns physical path delay SLICE_2645 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.795ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R17C39B.CLK to     R17C39B.Q0 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.714     R17C39B.Q0 to     R18C39B.C0 r_rst_dlycnt[9]
CTOF_DEL    ---     0.206     R18C39B.C0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R17C40D.FCI to    R17C40D.FCO SLICE_2651
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R17C41A.FCI to     R17C41A.F0 SLICE_0
ROUTE         1     0.000     R17C41A.F0 to    R17C41A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.438   (45.8% logic, 54.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C41A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.811ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[18]  (to i_clk_50m_c +)

   Delay:               6.425ns  (43.4% logic, 56.6% route), 16 logic levels.

 Constraint Details:

      6.425ns physical path delay SLICE_2645 to SLICE_2649 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.811ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOF1_DE  ---     0.409    R17C40B.FCI to     R17C40B.F1 SLICE_2649
ROUTE         1     0.000     R17C40B.F1 to    R17C40B.DI1 un1_r_rst_dlycnt_4_cry_17_0_S1 (to i_clk_50m_c)
                  --------
                    6.425   (43.4% logic, 56.6% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[8]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[23]  (to i_clk_50m_c +)

   Delay:               6.419ns  (45.9% logic, 54.1% route), 19 logic levels.

 Constraint Details:

      6.419ns physical path delay SLICE_2644 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.814ns

 Physical Path Details:

      Data path SLICE_2644 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39A.CLK to     R17C39A.Q1 SLICE_2644 (from i_clk_50m_c)
ROUTE         3     0.698     R17C39A.Q1 to     R18C39B.B0 r_rst_dlycnt[8]
CTOF_DEL    ---     0.206     R18C39B.B0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOFCO_D  ---     0.062    R17C40D.FCI to    R17C40D.FCO SLICE_2651
ROUTE         1     0.000    R17C40D.FCO to    R17C41A.FCI un1_r_rst_dlycnt_4_cry_22
FCITOF0_DE  ---     0.383    R17C41A.FCI to     R17C41A.F0 SLICE_0
ROUTE         1     0.000     R17C41A.F0 to    R17C41A.DI0 un1_r_rst_dlycnt_4_s_23_0_S0 (to i_clk_50m_c)
                  --------
                    6.419   (45.9% logic, 54.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C41A.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.834ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[17]  (to i_clk_50m_c +)

   Delay:               6.399ns  (43.1% logic, 56.9% route), 16 logic levels.

 Constraint Details:

      6.399ns physical path delay SLICE_2645 to SLICE_2649 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 13.834ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.864     R17C39B.Q1 to     R18C39B.A0 r_rst_dlycnt[10]
CTOF_DEL    ---     0.206     R18C39B.A0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOF0_DE  ---     0.383    R17C40B.FCI to     R17C40B.F0 SLICE_2649
ROUTE         1     0.000     R17C40B.F0 to    R17C40B.DI0 un1_r_rst_dlycnt_4_cry_17_0_S0 (to i_clk_50m_c)
                  --------
                    6.399   (43.1% logic, 56.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.834ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[9]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               6.402ns  (45.5% logic, 54.5% route), 18 logic levels.

 Constraint Details:

      6.402ns physical path delay SLICE_2645 to SLICE_2651 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 13.834ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R17C39B.CLK to     R17C39B.Q0 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.714     R17C39B.Q0 to     R18C39B.C0 r_rst_dlycnt[9]
CTOF_DEL    ---     0.206     R18C39B.C0 to     R18C39B.F0 SLICE_13515
ROUTE         1     0.543     R18C39B.F0 to     R18C40D.C1 un1_r_rst_dlycntlt11
CTOF_DEL    ---     0.206     R18C40D.C1 to     R18C40D.F1 SLICE_10897
ROUTE         1     0.489     R18C40D.F1 to     R18C40D.A0 un1_r_rst_dlycntlt14
CTOF_DEL    ---     0.206     R18C40D.A0 to     R18C40D.F0 SLICE_10897
ROUTE         1     0.532     R18C40D.F0 to     R16C40A.C0 un1_r_rst_dlycntlt18
CTOF_DEL    ---     0.206     R16C40A.C0 to     R16C40A.F0 SLICE_10896
ROUTE         1     0.168     R16C40A.F0 to     R16C40D.D0 un1_r_rst_dlycntlt22
CTOF_DEL    ---     0.206     R16C40D.D0 to     R16C40D.F0 SLICE_3514
ROUTE         2     1.042     R16C40D.F0 to     R17C38A.B0 r_rst_dlycnt8
C0TOFCO_DE  ---     0.398     R17C38A.B0 to    R17C38A.FCO SLICE_2640
ROUTE         1     0.000    R17C38A.FCO to    R17C38B.FCI un1_r_rst_dlycnt_4_cry_0
FCITOFCO_D  ---     0.062    R17C38B.FCI to    R17C38B.FCO SLICE_2641
ROUTE         1     0.000    R17C38B.FCO to    R17C38C.FCI un1_r_rst_dlycnt_4_cry_2
FCITOFCO_D  ---     0.062    R17C38C.FCI to    R17C38C.FCO SLICE_2642
ROUTE         1     0.000    R17C38C.FCO to    R17C38D.FCI un1_r_rst_dlycnt_4_cry_4
FCITOFCO_D  ---     0.062    R17C38D.FCI to    R17C38D.FCO SLICE_2643
ROUTE         1     0.000    R17C38D.FCO to    R17C39A.FCI un1_r_rst_dlycnt_4_cry_6
FCITOFCO_D  ---     0.062    R17C39A.FCI to    R17C39A.FCO SLICE_2644
ROUTE         1     0.000    R17C39A.FCO to    R17C39B.FCI un1_r_rst_dlycnt_4_cry_8
FCITOFCO_D  ---     0.062    R17C39B.FCI to    R17C39B.FCO SLICE_2645
ROUTE         1     0.000    R17C39B.FCO to    R17C39C.FCI un1_r_rst_dlycnt_4_cry_10
FCITOFCO_D  ---     0.062    R17C39C.FCI to    R17C39C.FCO SLICE_2646
ROUTE         1     0.000    R17C39C.FCO to    R17C39D.FCI un1_r_rst_dlycnt_4_cry_12
FCITOFCO_D  ---     0.062    R17C39D.FCI to    R17C39D.FCO SLICE_2647
ROUTE         1     0.000    R17C39D.FCO to    R17C40A.FCI un1_r_rst_dlycnt_4_cry_14
FCITOFCO_D  ---     0.062    R17C40A.FCI to    R17C40A.FCO SLICE_2648
ROUTE         1     0.000    R17C40A.FCO to    R17C40B.FCI un1_r_rst_dlycnt_4_cry_16
FCITOFCO_D  ---     0.062    R17C40B.FCI to    R17C40B.FCO SLICE_2649
ROUTE         1     0.000    R17C40B.FCO to    R17C40C.FCI un1_r_rst_dlycnt_4_cry_18
FCITOFCO_D  ---     0.062    R17C40C.FCI to    R17C40C.FCO SLICE_2650
ROUTE         1     0.000    R17C40C.FCO to    R17C40D.FCI un1_r_rst_dlycnt_4_cry_20
FCITOF1_DE  ---     0.409    R17C40D.FCI to     R17C40D.F1 SLICE_2651
ROUTE         1     0.000     R17C40D.F1 to    R17C40D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    6.402   (45.5% logic, 54.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     2.395       A7.PADDI to    R17C40D.CLK i_clk_50m_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  157.431MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.159ns (weighted slack = 0.318ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_update  (to w_pll_150m +)

   Delay:               3.292ns  (20.0% logic, 80.0% route), 2 logic levels.

 Constraint Details:

      3.292ns physical path delay u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8767 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.159ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8767:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R43C53C.CLK to     R43C53C.Q1 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     2.311     R43C53C.Q1 to     R23C83D.D1 w_tdc_module_en2
CTOF_DEL    ---     0.206     R23C83D.D1 to     R23C83D.F1 SLICE_9644
ROUTE         1     0.321     R23C83D.F1 to     R23C83B.CE u2_iddr_init/r_iddr_update_0_sqmuxa_i (to w_pll_150m)
                  --------
                    3.292   (20.0% logic, 80.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_8767:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R23C83B.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.376ns (weighted slack = 0.752ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               3.075ns  (21.5% logic, 78.5% route), 2 logic levels.

 Constraint Details:

      3.075ns physical path delay u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8765 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.376ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8765:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R43C53C.CLK to     R43C53C.Q1 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     2.094     R43C53C.Q1 to     R24C74C.D0 w_tdc_module_en2
CTOF_DEL    ---     0.206     R24C74C.D0 to     R24C74C.F0 u2_iddr_init/SLICE_11819
ROUTE         1     0.321     R24C74C.F0 to     R24C74D.CE u2_iddr_init/r_iddr_alignwd_0_sqmuxa_i (to w_pll_150m)
                  --------
                    3.075   (21.5% logic, 78.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_8765:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R24C74D.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.408ns (weighted slack = 0.816ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r0_init_start_hit  (to w_pll_150m +)

   Delay:               3.043ns  (21.7% logic, 78.3% route), 2 logic levels.

 Constraint Details:

      3.043ns physical path delay u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_4017 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.408ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_4017:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R43C53C.CLK to     R43C53C.Q1 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     1.863     R43C53C.Q1 to     R23C64A.D0 w_tdc_module_en2
CTOF_DEL    ---     0.206     R23C64A.D0 to     R23C64A.F0 u2_iddr_init/SLICE_11820
ROUTE         1     0.520     R23C64A.F0 to     R23C66D.CE u2_iddr_init/r_rst_srvcd_0_sqmuxa (to w_pll_150m)
                  --------
                    3.043   (21.7% logic, 78.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_4017:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R23C66D.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.575ns (weighted slack = 1.150ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_update  (to w_pll_150m +)

   Delay:               2.992ns  (22.1% logic, 77.9% route), 2 logic levels.

 Constraint Details:

      2.992ns physical path delay u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8767 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 3.567ns) by 0.575ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8767:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R43C53C.CLK to     R43C53C.Q1 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     2.332     R43C53C.Q1 to     R23C83B.D0 w_tdc_module_en2
CTOF_DEL    ---     0.206     R23C83B.D0 to     R23C83B.F0 u2_iddr_init/SLICE_8767
ROUTE         1     0.000     R23C83B.F0 to    R23C83B.DI0 u2_iddr_init/N_12_i (to w_pll_150m)
                  --------
                    2.992   (22.1% logic, 77.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_8767:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R23C83B.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/not_stop  (to w_pll_150m +)

   Delay:               5.490ns  (19.5% logic, 80.5% route), 4 logic levels.

 Constraint Details:

      5.490ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 1.294ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R40C85C.CLK to     R40C85C.Q1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 (from w_pll_150m)
ROUTE        11     1.740     R40C85C.Q1 to     R44C81A.B0 u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]
CTOF_DEL    ---     0.206     R44C81A.B0 to     R44C81A.F0 SLICE_9650
ROUTE         5     1.375     R44C81A.F0 to     R40C85D.A1 u1_iddr_tdc1.Inst_rxdll_sync.N_135
CTOF_DEL    ---     0.206     R40C85D.A1 to     R40C85D.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9645
ROUTE        11     0.735     R40C85D.F1 to     R39C85B.A0 u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_4
CTOF_DEL    ---     0.206     R39C85B.A0 to     R39C85B.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9649
ROUTE         1     0.568     R39C85B.F0 to     R39C85A.CE u1_iddr_tdc1/Inst_rxdll_sync/un1_not_stop_1_sqmuxa_0 (to w_pll_150m)
                  --------
                    5.490   (19.5% logic, 80.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R40C85C.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R39C85A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.741ns (weighted slack = 1.482ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u1_iddr_init/r_iddr_update  (to w_pll_150m +)

   Delay:               2.710ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      2.710ns physical path delay u_mpt2042_top/SLICE_8889 to u1_iddr_init/SLICE_8766 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.741ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u1_iddr_init/SLICE_8766:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R43C53C.CLK to     R43C53C.Q0 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     1.726     R43C53C.Q0 to     R44C81A.D1 w_tdc_module_en1
CTOF_DEL    ---     0.206     R44C81A.D1 to     R44C81A.F1 SLICE_9650
ROUTE         1     0.321     R44C81A.F1 to     R44C81B.CE u1_iddr_init/r_iddr_update_0_sqmuxa_i (to w_pll_150m)
                  --------
                    2.710   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u1_iddr_init/SLICE_8766:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R44C81B.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.741ns (weighted slack = 1.482ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u1_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               2.710ns  (24.5% logic, 75.5% route), 2 logic levels.

 Constraint Details:

      2.710ns physical path delay u_mpt2042_top/SLICE_8889 to u1_iddr_init/SLICE_8764 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.117ns CE_SET requirement (totaling 3.451ns) by 0.741ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u1_iddr_init/SLICE_8764:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R43C53C.CLK to     R43C53C.Q0 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     1.726     R43C53C.Q0 to     R45C77B.D0 w_tdc_module_en1
CTOF_DEL    ---     0.206     R45C77B.D0 to     R45C77B.F0 u1_iddr_init/SLICE_11821
ROUTE         1     0.321     R45C77B.F0 to     R45C77A.CE u1_iddr_init/r_iddr_alignwd_0_sqmuxa_i (to w_pll_150m)
                  --------
                    2.710   (24.5% logic, 75.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u1_iddr_init/SLICE_8764:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R45C77A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.762ns (weighted slack = 1.524ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_mpt2042_cfg/r_module_en  (from w_pll_100m +)
   Destination:    FF         Data in        u2_iddr_init/r_iddr_alignwd  (to w_pll_150m +)

   Delay:               2.726ns  (16.7% logic, 83.3% route), 1 logic levels.

 Constraint Details:

      2.726ns physical path delay u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8765 meets
      (delay constraint based on source clock period of 10.000ns and destination clock period of 6.667ns)
      3.334ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.154ns M_SET requirement (totaling 3.488ns) by 0.762ns

 Physical Path Details:

      Data path u_mpt2042_top/SLICE_8889 to u2_iddr_init/SLICE_8765:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R43C53C.CLK to     R43C53C.Q1 u_mpt2042_top/SLICE_8889 (from w_pll_100m)
ROUTE        16     2.272     R43C53C.Q1 to     R24C74D.M0 w_tdc_module_en2 (to w_pll_150m)
                  --------
                    2.726   (16.7% logic, 83.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_mpt2042_top/SLICE_8889:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R43C53C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_iddr_init/SLICE_8765:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R24C74D.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/not_reset  (to w_pll_150m +)

   Delay:               5.243ns  (20.4% logic, 79.6% route), 4 logic levels.

 Constraint Details:

      5.243ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9649 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 1.541ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R40C85C.CLK to     R40C85C.Q1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 (from w_pll_150m)
ROUTE        11     1.740     R40C85C.Q1 to     R44C81A.B0 u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[1]
CTOF_DEL    ---     0.206     R44C81A.B0 to     R44C81A.F0 SLICE_9650
ROUTE         5     1.375     R44C81A.F0 to     R40C85D.A1 u1_iddr_tdc1.Inst_rxdll_sync.N_135
CTOF_DEL    ---     0.206     R40C85D.A1 to     R40C85D.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9645
ROUTE        11     0.735     R40C85D.F1 to     R39C85A.A0 u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_4
CTOF_DEL    ---     0.206     R39C85A.A0 to     R39C85A.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646
ROUTE         1     0.321     R39C85A.F0 to     R39C85B.CE u1_iddr_tdc1/Inst_rxdll_sync/un1_not_reset_1_sqmuxa_0 (to w_pll_150m)
                  --------
                    5.243   (20.4% logic, 79.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R40C85C.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R39C85B.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.642ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/not_stop  (to w_pll_150m +)

   Delay:               5.142ns  (20.9% logic, 79.1% route), 4 logic levels.

 Constraint Details:

      5.142ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 1.642ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R40C85C.CLK to     R40C85C.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655 (from w_pll_150m)
ROUTE        15     1.389     R40C85C.Q0 to     R44C81A.A0 u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[0]
CTOF_DEL    ---     0.206     R44C81A.A0 to     R44C81A.F0 SLICE_9650
ROUTE         5     1.375     R44C81A.F0 to     R40C85D.A1 u1_iddr_tdc1.Inst_rxdll_sync.N_135
CTOF_DEL    ---     0.206     R40C85D.A1 to     R40C85D.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9645
ROUTE        11     0.735     R40C85D.F1 to     R39C85B.A0 u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_4
CTOF_DEL    ---     0.206     R39C85B.A0 to     R39C85B.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9649
ROUTE         1     0.568     R39C85B.F0 to     R39C85A.CE u1_iddr_tdc1/Inst_rxdll_sync/un1_not_stop_1_sqmuxa_0 (to w_pll_150m)
                  --------
                    5.142   (20.9% logic, 79.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3655:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R40C85C.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_9646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R39C85A.CLK w_pll_150m
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  157.480MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 384 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_lasernum[1]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_lasernum[0]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to SLICE_8887 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to SLICE_8887:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R45C71D.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to SLICE_8887:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R45C71D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/u1_mpt2042_cfg/r_spicom_req  (to w_pll_100m +)

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/u1_mpt2042_cfg/SLICE_8154 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/u1_mpt2042_cfg/SLICE_8154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R45C40B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/u1_mpt2042_cfg/SLICE_8154:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R45C40B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_fdata[9]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_fdata[8]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8883 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8883:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R40C69A.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8883:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R40C69A.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/u2_mpt2042_spi_master/r_spicom_done  (to w_pll_100m +)

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_9615 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_9615:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R15C57D.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_9615:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R15C57D.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/u2_mpt2042_cfg/r_curr_state[4]  (to w_pll_100m +)

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/u2_mpt2042_cfg/SLICE_11453 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/u2_mpt2042_cfg/SLICE_11453:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R13C59A.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/u2_mpt2042_cfg/SLICE_11453:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R13C59A.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_rdata[5]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_rdata[4]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8892 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8892:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R40C65A.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8892:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R40C65A.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_lasernum[3]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_lasernum[2]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8888 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8888:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R45C71C.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8888:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R45C71C.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_fdata[1]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_fdata[0]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8879 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8879:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R37C69B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8879:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R37C69B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_angle2[9]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_angle2[8]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8875 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8875:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R40C69B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8875:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R40C69B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.391ns (weighted slack = -4.173ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r2_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        u_mpt2042_top/r_tdc_rdata[13]  (to w_pll_100m +)
                   FF                        u_mpt2042_top/r_tdc_rdata[12]

   Delay:               4.045ns  (11.3% logic, 88.7% route), 1 logic levels.

 Constraint Details:

      4.045ns physical path delay SLICE_9601 to u_mpt2042_top/SLICE_8896 exceeds
      (delay constraint based on source clock period of 6.667ns and destination clock period of 10.000ns)
      3.333ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.679ns LSRREC_SET requirement (totaling 2.654ns) by 1.391ns

 Physical Path Details:

      Data path SLICE_9601 to u_mpt2042_top/SLICE_8896:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R37C55A.CLK to     R37C55A.Q0 SLICE_9601 (from w_pll_150m)
ROUTE       567     3.588     R37C55A.Q0 to    R37C65B.LSR r2_150mrst_sync (to w_pll_100m)
                  --------
                    4.045   (11.3% logic, 88.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_TR0.CLKI to PLL_TR0.CLKOS2 u_pll/PLLInst_0
ROUTE        58     2.262 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_mpt2042_top/SLICE_8896:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R37C65B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  70.562MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 15.567ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.666ns  (41.9% logic, 58.1% route), 10 logic levels.

 Constraint Details:

      4.666ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.567ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R12C41D.CLK to     R12C41D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.729     R12C41D.Q1 to     R12C42C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R12C42C.A0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     1.296     R12C42C.F0 to     R13C41D.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41D.B1 to     R13C41D.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11108
ROUTE         1     0.684     R13C41D.F1 to     R13C42C.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r3
C1TOFCO_DE  ---     0.398     R13C42C.A1 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.666   (41.9% logic, 58.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.594ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_17  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.639ns  (42.2% logic, 57.8% route), 10 logic levels.

 Constraint Details:

      4.639ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.594ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R11C42C.CLK to     R11C42C.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         3     0.702     R11C42C.Q1 to     R12C42C.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r210
CTOF_DEL    ---     0.206     R12C42C.B0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     1.296     R12C42C.F0 to     R13C41D.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41D.B1 to     R13C41D.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11108
ROUTE         1     0.684     R13C41D.F1 to     R13C42C.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r3
C1TOFCO_DE  ---     0.398     R13C42C.A1 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.639   (42.2% logic, 57.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R11C42C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_16  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.495ns  (43.6% logic, 56.4% route), 10 logic levels.

 Constraint Details:

      4.495ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.738ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R12C41D.CLK to     R12C41D.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         3     0.555     R12C41D.Q0 to     R12C42C.C0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r211
CTOF_DEL    ---     0.206     R12C42C.C0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     1.296     R12C42C.F0 to     R13C41D.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41D.B1 to     R13C41D.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11108
ROUTE         1     0.684     R13C41D.F1 to     R13C42C.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r3
C1TOFCO_DE  ---     0.398     R13C42C.A1 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.495   (43.6% logic, 56.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.880ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.353ns  (45.0% logic, 55.0% route), 10 logic levels.

 Constraint Details:

      4.353ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.880ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R12C41D.CLK to     R12C41D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.729     R12C41D.Q1 to     R12C42C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R12C42C.A0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     0.988     R12C42C.F0 to     R13C41B.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41B.C1 to     R13C41B.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10390
ROUTE         1     0.679     R13C41B.F1 to     R13C42C.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2
C0TOFCO_DE  ---     0.398     R13C42C.B0 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.353   (45.0% logic, 55.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.907ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_17  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.326ns  (45.2% logic, 54.8% route), 10 logic levels.

 Constraint Details:

      4.326ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.907ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R11C42C.CLK to     R11C42C.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         3     0.702     R11C42C.Q1 to     R12C42C.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r210
CTOF_DEL    ---     0.206     R12C42C.B0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     0.988     R12C42C.F0 to     R13C41B.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41B.C1 to     R13C41B.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10390
ROUTE         1     0.679     R13C41B.F1 to     R13C42C.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2
C0TOFCO_DE  ---     0.398     R13C42C.B0 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.326   (45.2% logic, 54.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R11C42C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_18  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.325ns  (45.3% logic, 54.7% route), 10 logic levels.

 Constraint Details:

      4.325ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.908ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R11C42C.CLK to     R11C42C.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         3     0.385     R11C42C.Q0 to     R12C42C.D0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r29
CTOF_DEL    ---     0.206     R12C42C.D0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     1.296     R12C42C.F0 to     R13C41D.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41D.B1 to     R13C41D.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11108
ROUTE         1     0.684     R13C41D.F1 to     R13C42C.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r3
C1TOFCO_DE  ---     0.398     R13C42C.A1 to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.325   (45.3% logic, 54.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R11C42C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.316ns  (46.8% logic, 53.2% route), 11 logic levels.

 Constraint Details:

      4.316ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6762 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.917ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6762 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R11C43B.CLK to     R11C43B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6762 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         4     0.910     R11C43B.Q1 to     R12C42A.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28
CTOF_DEL    ---     0.206     R12C42A.B0 to     R12C42A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10387
ROUTE         6     0.708     R12C42A.F0 to     R12C42A.A1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1
CTOF_DEL    ---     0.206     R12C42A.A1 to     R12C42A.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10387
ROUTE         1     0.679     R12C42A.F1 to     R13C42B.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1
C1TOFCO_DE  ---     0.398     R13C42B.B1 to    R13C42B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2219
ROUTE         1     0.000    R13C42B.FCO to    R13C42C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2
FCITOFCO_D  ---     0.062    R13C42C.FCI to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.316   (46.8% logic, 53.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R11C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.302ns  (44.0% logic, 56.0% route), 9 logic levels.

 Constraint Details:

      4.302ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.931ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R12C41D.CLK to     R12C41D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.729     R12C41D.Q1 to     R12C42C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R12C42C.A0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     0.988     R12C42C.F0 to     R13C41D.C0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41D.C0 to     R13C41D.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11108
ROUTE         1     0.690     R13C41D.F0 to     R13C42D.B0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r4
C0TOFCO_DE  ---     0.398     R13C42D.B0 to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.302   (44.0% logic, 56.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_15  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.291ns  (44.2% logic, 55.8% route), 9 logic levels.

 Constraint Details:

      4.291ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.942ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R12C41D.CLK to     R12C41D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.729     R12C41D.Q1 to     R12C42C.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r212
CTOF_DEL    ---     0.206     R12C42C.A0 to     R12C42C.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         8     0.988     R12C42C.F0 to     R13C41A.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_0
CTOF_DEL    ---     0.206     R13C41A.C1 to     R13C41A.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11298
ROUTE         1     0.679     R13C41A.F1 to     R13C42D.B1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r5
C1TOFCO_DE  ---     0.398     R13C42D.B1 to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.291   (44.2% logic, 55.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_26  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               4.290ns  (47.1% logic, 52.9% route), 11 logic levels.

 Constraint Details:

      4.290ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.943ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R12C41A.CLK to     R12C41A.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.845     R12C41A.Q0 to     R13C41A.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r21
CTOF_DEL    ---     0.206     R13C41A.A0 to     R13C41A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_11298
ROUTE         2     0.739     R13C41A.F0 to     R12C42C.C1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_2
CTOF_DEL    ---     0.206     R12C42C.C1 to     R12C42C.F1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_10386
ROUTE         1     0.684     R12C42C.F1 to     R13C42B.A0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0
C0TOFCO_DE  ---     0.398     R13C42B.A0 to    R13C42B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2219
ROUTE         1     0.000    R13C42B.FCO to    R13C42C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2
FCITOFCO_D  ---     0.062    R13C42C.FCI to    R13C42C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2220
ROUTE         1     0.000    R13C42C.FCO to    R13C42D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2
FCITOFCO_D  ---     0.062    R13C42D.FCI to    R13C42D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2221
ROUTE         1     0.000    R13C42D.FCO to    R13C43A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2
FCITOFCO_D  ---     0.062    R13C43A.FCI to    R13C43A.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2222
ROUTE         1     0.000    R13C43A.FCO to    R13C43B.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2
FCITOFCO_D  ---     0.062    R13C43B.FCI to    R13C43B.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2223
ROUTE         1     0.000    R13C43B.FCO to    R13C43C.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2
FCITOFCO_D  ---     0.062    R13C43C.FCI to    R13C43C.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2224
ROUTE         1     0.000    R13C43C.FCO to    R13C43D.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2
FCITOFCO_D  ---     0.062    R13C43D.FCI to    R13C43D.FCO u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2225
ROUTE         1     0.000    R13C43D.FCO to    R13C44A.FCI u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c
FCITOF0_DE  ---     0.383    R13C44A.FCI to     R13C44A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226
ROUTE         1     0.000     R13C44A.F0 to    R13C44A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    4.290   (47.1% logic, 52.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R12C41A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  225.581MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 15.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0(ASIC)  (to i_ethphy_refclk_c +)

   Delay:               4.366ns  (14.3% logic, 85.7% route), 2 logic levels.

 Constraint Details:

      4.366ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.208ns CE_SET requirement (totaling 19.792ns) by 15.426ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     1.595     R11C35D.F0 to *R_R10C31.OCEA u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.366   (14.3% logic, 85.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to *R_R10C31.CLKA i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0(ASIC)  (to i_ethphy_refclk_c +)

   Delay:               4.366ns  (14.3% logic, 85.7% route), 2 logic levels.

 Constraint Details:

      4.366ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.184ns CE_SET requirement (totaling 19.816ns) by 15.450ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     1.595     R11C35D.F0 to EBR_R10C31.CEA u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    4.366   (14.3% logic, 85.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to *R_R10C31.CLKA i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0  (to i_ethphy_refclk_c +)

   Delay:               4.628ns  (34.4% logic, 65.6% route), 7 logic levels.

 Constraint Details:

      4.628ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 15.516ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.890     R11C35D.F0 to     R13C35A.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i
C1TOFCO_DE  ---     0.398     R13C35A.A1 to    R13C35A.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2249
ROUTE         1     0.000    R13C35A.FCO to    R13C35B.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1
FCITOFCO_D  ---     0.062    R13C35B.FCI to    R13C35B.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2250
ROUTE         1     0.000    R13C35B.FCO to    R13C35C.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3
FCITOFCO_D  ---     0.062    R13C35C.FCI to    R13C35C.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2251
ROUTE         1     0.000    R13C35C.FCO to    R13C35D.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3
FCITOFCO_D  ---     0.062    R13C35D.FCI to    R13C35D.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2252
ROUTE         1     0.000    R13C35D.FCO to    R13C36A.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c
FCITOF0_DE  ---     0.383    R13C36A.FCI to     R13C36A.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253
ROUTE         1     0.000     R13C36A.F0 to    R13C36A.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d (to i_ethphy_refclk_c)
                  --------
                    4.628   (34.4% logic, 65.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R13C36A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 15.521ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0  (to i_ethphy_refclk_c +)

   Delay:               4.623ns  (34.4% logic, 65.6% route), 7 logic levels.

 Constraint Details:

      4.623ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 15.521ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.885     R11C35D.F0 to     R13C35A.B1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i
C1TOFCO_DE  ---     0.398     R13C35A.B1 to    R13C35A.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2249
ROUTE         1     0.000    R13C35A.FCO to    R13C35B.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1
FCITOFCO_D  ---     0.062    R13C35B.FCI to    R13C35B.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2250
ROUTE         1     0.000    R13C35B.FCO to    R13C35C.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3
FCITOFCO_D  ---     0.062    R13C35C.FCI to    R13C35C.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2251
ROUTE         1     0.000    R13C35C.FCO to    R13C35D.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3
FCITOFCO_D  ---     0.062    R13C35D.FCI to    R13C35D.FCO u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2252
ROUTE         1     0.000    R13C35D.FCO to    R13C36A.FCI u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c
FCITOF0_DE  ---     0.383    R13C36A.FCI to     R13C36A.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253
ROUTE         1     0.000     R13C36A.F0 to    R13C36A.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d (to i_ethphy_refclk_c)
                  --------
                    4.623   (34.4% logic, 65.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2253:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R13C36A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_52  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_53

   Delay:               3.775ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      3.775ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.253ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     1.004     R11C35D.F0 to     R14C34A.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.775   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R14C34A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_50  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_51

   Delay:               3.775ns  (16.5% logic, 83.5% route), 2 logic levels.

 Constraint Details:

      3.775ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.253ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     1.004     R11C35D.F0 to     R14C34B.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.775   (16.5% logic, 83.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R14C34B.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_48  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_49

   Delay:               3.761ns  (16.6% logic, 83.4% route), 2 logic levels.

 Constraint Details:

      3.761ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6712 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.267ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6712:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.990     R11C35D.F0 to     R12C34B.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.761   (16.6% logic, 83.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R12C34B.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_46  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_47

   Delay:               3.579ns  (17.4% logic, 82.6% route), 2 logic levels.

 Constraint Details:

      3.579ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6713 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.449ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6713:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.808     R11C35D.F0 to     R13C34B.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.579   (17.4% logic, 82.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R13C34B.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_54  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_55

   Delay:               3.579ns  (17.4% logic, 82.6% route), 2 logic levels.

 Constraint Details:

      3.579ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6703 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.449ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6703:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.808     R11C35D.F0 to     R13C34A.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.579   (17.4% logic, 82.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6703:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R13C34A.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.474ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60  (to i_ethphy_refclk_c +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_61

   Delay:               3.554ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      3.554ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.474ns

 Physical Path Details:

      Data path i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF i_ethphy_rxdv_MGIOL (from i_ethphy_refclk_c)
ROUTE         1     2.147  IOL_T18B.INFF to     R11C35D.A0 u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
CTOF_DEL    ---     0.206     R11C35D.A0 to     R11C35D.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_12679
ROUTE        13     0.783     R11C35D.F0 to     R14C35B.CE u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i (to i_ethphy_refclk_c)
                  --------
                    3.554   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484       C7.PADDI to   IOL_T18B.CLK i_ethphy_refclk_c
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395       C7.PADDI to    R14C35B.CLK i_ethphy_refclk_c
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  218.627MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.983ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               4.134ns  (21.0% logic, 79.0% route), 3 logic levels.

 Constraint Details:

      4.134ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 5.983ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R65C6D.CLK to      R65C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.382      R65C6D.Q0 to      R64C5D.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206      R64C5D.A1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.995      R64C5D.F0 to      R65C6D.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    4.134   (21.0% logic, 79.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               4.077ns  (21.3% logic, 78.7% route), 3 logic levels.

 Constraint Details:

      4.077ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.040ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.325      R63C6C.Q0 to      R64C5D.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206      R64C5D.B1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.995      R64C5D.F0 to      R65C6D.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    4.077   (21.3% logic, 78.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.986ns  (21.8% logic, 78.2% route), 3 logic levels.

 Constraint Details:

      3.986ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.131ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R64C7C.CLK to      R64C7C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.234      R64C7C.Q0 to      R64C5D.D1 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.206      R64C5D.D1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.995      R64C5D.F0 to      R65C6D.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.986   (21.8% logic, 78.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.938ns  (22.1% logic, 77.9% route), 3 logic levels.

 Constraint Details:

      3.938ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.179ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R65C6D.CLK to      R65C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.382      R65C6D.Q0 to      R64C5D.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206      R64C5D.A1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.799      R64C5D.F0 to      R63C6C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.938   (22.1% logic, 77.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.926ns  (22.1% logic, 77.9% route), 3 logic levels.

 Constraint Details:

      3.926ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.191ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R65C6D.CLK to      R65C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.382      R65C6D.Q0 to      R64C5D.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206      R64C5D.A1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.787      R64C5D.F0 to      R64C7C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.926   (22.1% logic, 77.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.881ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      3.881ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.236ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.325      R63C6C.Q0 to      R64C5D.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206      R64C5D.B1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.799      R64C5D.F0 to      R63C6C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.881   (22.4% logic, 77.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.869ns  (22.5% logic, 77.5% route), 3 logic levels.

 Constraint Details:

      3.869ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.248ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     1.325      R63C6C.Q0 to      R64C5D.B1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206      R64C5D.B1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.787      R64C5D.F0 to      R64C7C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.869   (22.5% logic, 77.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.790ns  (22.9% logic, 77.1% route), 3 logic levels.

 Constraint Details:

      3.790ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.327ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R64C7C.CLK to      R64C7C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.234      R64C7C.Q0 to      R64C5D.D1 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.206      R64C5D.D1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.799      R64C5D.F0 to      R63C6C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.790   (22.9% logic, 77.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.778ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      3.778ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.339ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R64C7C.CLK to      R64C7C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.234      R64C7C.Q0 to      R64C5D.D1 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.206      R64C5D.D1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.787      R64C5D.F0 to      R64C7C.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.778   (23.0% logic, 77.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C7C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               3.720ns  (23.4% logic, 76.6% route), 3 logic levels.

 Constraint Details:

      3.720ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.397ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R65C6D.CLK to      R65C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.382      R65C6D.Q0 to      R64C5D.A1 u_ddr3/ddr3_ipcore_inst/U1_clocking/freeze
CTOF_DEL    ---     0.206      R64C5D.A1 to      R64C5D.F1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         1     0.888      R64C5D.F1 to      R64C5D.B0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0
CTOF_DEL    ---     0.206      R64C5D.B0 to      R64C5D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_9428
ROUTE         6     0.581      R64C5D.F0 to      R64C5A.CE u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    3.720   (23.4% logic, 76.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R65C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262  PLL_BL0.CLKOS to     R64C5A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  248.942MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.483ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_data[10]_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_clk_50m

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.150ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           em_ddr_clk_MGIOL

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_ethphy_refclk

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc1_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_tdc2_lvds_serclk

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.130ns (weighted slack = 2.260ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[4]  (to w_pll_50m +)

   Delay:               9.106ns  (25.8% logic, 74.2% route), 9 logic levels.

 Constraint Details:

      9.106ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 1.130ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOFCO_D  ---     0.062    R44C71B.FCI to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF1_DE  ---     0.409    R44C71C.FCI to     R44C71C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F1 to    R44C71C.DI1 u_motor_control/u2_motor_drive/u_divider1/r_count_s[4] (to w_pll_50m)
                  --------
                    9.106   (25.8% logic, 74.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.153ns (weighted slack = 2.306ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[3]  (to w_pll_50m +)

   Delay:               9.080ns  (25.6% logic, 74.4% route), 9 logic levels.

 Constraint Details:

      9.080ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.153ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOFCO_D  ---     0.062    R44C71B.FCI to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF0_DE  ---     0.383    R44C71C.FCI to     R44C71C.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F0 to    R44C71C.DI0 u_motor_control/u2_motor_drive/u_divider1/r_count_s[3] (to w_pll_50m)
                  --------
                    9.080   (25.6% logic, 74.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.192ns (weighted slack = 2.384ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[2]  (to w_pll_50m +)

   Delay:               9.044ns  (25.3% logic, 74.7% route), 8 logic levels.

 Constraint Details:

      9.044ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_827 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 1.192ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_827:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOF1_DE  ---     0.409    R44C71B.FCI to     R44C71B.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000     R44C71B.F1 to    R44C71B.DI1 u_motor_control/u2_motor_drive/u_divider1/r_count_s[2] (to w_pll_50m)
                  --------
                    9.044   (25.3% logic, 74.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_827:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71B.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.197ns (weighted slack = 2.394ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[4]  (to w_pll_50m +)

   Delay:               9.039ns  (25.3% logic, 74.7% route), 8 logic levels.

 Constraint Details:

      9.039ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 1.197ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.375     R49C73B.F0 to     R44C71B.B0 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C0TOFCO_DE  ---     0.398     R44C71B.B0 to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF1_DE  ---     0.409    R44C71C.FCI to     R44C71C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F1 to    R44C71C.DI1 u_motor_control/u2_motor_drive/u_divider1/r_count_s[4] (to w_pll_50m)
                  --------
                    9.039   (25.3% logic, 74.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.197ns (weighted slack = 2.394ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[4]  (to w_pll_50m +)

   Delay:               9.039ns  (25.3% logic, 74.7% route), 8 logic levels.

 Constraint Details:

      9.039ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 1.197ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.375     R49C73B.F0 to     R44C71B.B1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71B.B1 to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF1_DE  ---     0.409    R44C71C.FCI to     R44C71C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F1 to    R44C71C.DI1 u_motor_control/u2_motor_drive/u_divider1/r_count_s[4] (to w_pll_50m)
                  --------
                    9.039   (25.3% logic, 74.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.215ns (weighted slack = 2.430ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[1]  (to w_pll_50m +)

   Delay:               9.018ns  (25.1% logic, 74.9% route), 8 logic levels.

 Constraint Details:

      9.018ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_827 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.215ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_827:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOF0_DE  ---     0.383    R44C71B.FCI to     R44C71B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000     R44C71B.F0 to    R44C71B.DI0 u_motor_control/u2_motor_drive/u_divider1/r_count_s[1] (to w_pll_50m)
                  --------
                    9.018   (25.1% logic, 74.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_827:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71B.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.220ns (weighted slack = 2.440ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[3]  (to w_pll_50m +)

   Delay:               9.013ns  (25.1% logic, 74.9% route), 8 logic levels.

 Constraint Details:

      9.013ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.220ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.375     R49C73B.F0 to     R44C71B.B1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71B.B1 to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF0_DE  ---     0.383    R44C71C.FCI to     R44C71C.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F0 to    R44C71C.DI0 u_motor_control/u2_motor_drive/u_divider1/r_count_s[3] (to w_pll_50m)
                  --------
                    9.013   (25.1% logic, 74.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.220ns (weighted slack = 2.440ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[9]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[3]  (to w_pll_50m +)

   Delay:               9.013ns  (25.1% logic, 74.9% route), 8 logic levels.

 Constraint Details:

      9.013ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.220ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C60B.CLK to     R62C60B.Q1 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759 (from w_pll_100m)
ROUTE         7     1.288     R62C60B.Q1 to     R64C64C.B0 w_freq_motor2[9]
CTOF_DEL    ---     0.206     R64C64C.B0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.375     R49C73B.F0 to     R44C71B.B0 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C0TOFCO_DE  ---     0.398     R44C71B.B0 to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF0_DE  ---     0.383    R44C71C.FCI to     R44C71C.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F0 to    R44C71C.DI0 u_motor_control/u2_motor_drive/u_divider1/r_count_s[3] (to w_pll_50m)
                  --------
                    9.013   (25.1% logic, 74.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8759:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60B.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.309ns (weighted slack = 2.618ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[14]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[4]  (to w_pll_50m +)

   Delay:               8.927ns  (26.4% logic, 73.6% route), 9 logic levels.

 Constraint Details:

      8.927ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 1.309ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R62C60A.CLK to     R62C60A.Q0 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 (from w_pll_100m)
ROUTE         7     1.106     R62C60A.Q0 to     R64C64C.A0 w_freq_motor2[14]
CTOF_DEL    ---     0.206     R64C64C.A0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOFCO_D  ---     0.062    R44C71B.FCI to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF1_DE  ---     0.409    R44C71C.FCI to     R44C71C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F1 to    R44C71C.DI1 u_motor_control/u2_motor_drive/u_divider1/r_count_s[4] (to w_pll_50m)
                  --------
                    8.927   (26.4% logic, 73.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60A.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.332ns (weighted slack = 2.664ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_udpcom_control/u_parameter_init/r_freq_motor2[14]  (from w_pll_100m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider1/r_count[3]  (to w_pll_50m +)

   Delay:               8.901ns  (26.2% logic, 73.8% route), 9 logic levels.

 Constraint Details:

      8.901ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.332ns

 Physical Path Details:

      Data path u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R62C60A.CLK to     R62C60A.Q0 u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762 (from w_pll_100m)
ROUTE         7     1.106     R62C60A.Q0 to     R64C64C.A0 w_freq_motor2[14]
CTOF_DEL    ---     0.206     R64C64C.A0 to     R64C64C.F0 u_motor_control/u2_motor_drive/SLICE_11883
ROUTE         1     0.532     R64C64C.F0 to     R64C65D.C1 u_motor_control/u2_motor_drive/r1_clkcnt_hignnum_3_0_f0_0_0_o2_5[6]
CTOF_DEL    ---     0.206     R64C65D.C1 to     R64C65D.F1 u_motor_control/u2_motor_drive/SLICE_9688
ROUTE         9     1.128     R64C65D.F1 to     R63C70D.A1 u_motor_control/u2_motor_drive/N_614
CTOF_DEL    ---     0.206     R63C70D.A1 to     R63C70D.F1 u_motor_control/u2_motor_drive/SLICE_9695
ROUTE         6     1.633     R63C70D.F1 to     R53C73C.B1 u_motor_control/u2_motor_drive/N_357
CTOF_DEL    ---     0.206     R53C73C.B1 to     R53C73C.F1 u_motor_control/u2_motor_drive/u_divider1/SLICE_9683
ROUTE         4     0.792     R53C73C.F1 to     R49C73B.C0 u_motor_control/u2_motor_drive/u_divider1/N_365
CTOF_DEL    ---     0.206     R49C73B.C0 to     R49C73B.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_10920
ROUTE         5     1.380     R49C73B.F0 to     R44C71A.A1 u_motor_control/u2_motor_drive/u_divider1/r_state_1_sqmuxa_0_a2_i_0
C1TOFCO_DE  ---     0.398     R44C71A.A1 to    R44C71A.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_826
ROUTE         1     0.000    R44C71A.FCO to    R44C71B.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[0]
FCITOFCO_D  ---     0.062    R44C71B.FCI to    R44C71B.FCO u_motor_control/u2_motor_drive/u_divider1/SLICE_827
ROUTE         1     0.000    R44C71B.FCO to    R44C71C.FCI u_motor_control/u2_motor_drive/u_divider1/r_count_cry[2]
FCITOF0_DE  ---     0.383    R44C71C.FCI to     R44C71C.F0 u_motor_control/u2_motor_drive/u_divider1/SLICE_828
ROUTE         1     0.000     R44C71C.F0 to    R44C71C.DI0 u_motor_control/u2_motor_drive/u_divider1/r_count_s[3] (to w_pll_50m)
                  --------
                    8.901   (26.2% logic, 73.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_8762:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     2.262  PLL_TR0.CLKOS to    R62C60A.CLK w_pll_100m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u_motor_control/u2_motor_drive/u_divider1/SLICE_828:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     2.484       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.262  PLL_TR0.CLKOP to    R44C71C.CLK w_pll_50m
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     2.350  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

Report:   56.370MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               4.270ns  (15.5% logic, 84.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R63C5C.CLK to      R63C5C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     1.117      R63C5C.Q0 to      R65C2B.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.206      R65C2B.A0 to      R65C2B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47     2.490      R65C2B.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    4.270   (15.5% logic, 84.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               3.754ns  (17.7% logic, 82.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R69C2A.CLK to      R69C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4392 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         2     0.601      R69C2A.Q0 to      R65C2B.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.206      R65C2B.D0 to      R65C2B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47     2.490      R65C2B.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    3.754   (17.7% logic, 82.3% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good  (to w_sclk +)

   Delay:               1.859ns  (35.7% logic, 64.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R64C7C.CLK to      R64C7C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     1.196      R64C7C.Q0 to      R65C5A.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.206      R65C5A.C0 to      R65C5A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_5702
ROUTE         1     0.000      R65C5A.F0 to     R65C5A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2 (to w_sclk)
                  --------
                    1.859   (35.7% logic, 64.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               1.439ns  (46.1% logic, 53.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     0.776      R63C6C.Q0 to      R62C5B.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.206      R62C5B.C0 to      R62C5B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465
ROUTE         1     0.000      R62C5B.F0 to     R62C5B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    1.439   (46.1% logic, 53.9% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_0_17"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.889ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[53] meets
           4.500ns delay constraint by 2.611ns

           Delays             Connection(s)
           1.889ns IOL_L38B.RXDATA1 to R39C24D.M1      

Report:    1.889ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[46] meets
           4.500ns delay constraint by 2.611ns

           Delays             Connection(s)
           1.889ns IOL_L35A.RXDATA2 to R38C22C.M0      

Report:    1.810ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[47] meets
           4.500ns delay constraint by 2.690ns

           Delays             Connection(s)
           1.810ns IOL_L35A.RXDATA3 to R38C22C.M1      

Report:    1.755ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[48] meets
           4.500ns delay constraint by 2.745ns

           Delays             Connection(s)
           1.755ns IOL_L38A.RXDATA0 to R39C24C.M0      

Report:    1.751ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[56] meets
           4.500ns delay constraint by 2.749ns

           Delays             Connection(s)
           1.751ns IOL_L38C.RXDATA0 to R40C22A.M0      

Report:    1.734ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[52] meets
           4.500ns delay constraint by 2.766ns

           Delays             Connection(s)
           1.734ns IOL_L38B.RXDATA0 to R39C24D.M0      

Report:    1.717ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[38] meets
           4.500ns delay constraint by 2.783ns

           Delays             Connection(s)
           1.717ns IOL_L35C.RXDATA2 to R39C17D.M0      

Report:    1.693ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[40] meets
           4.500ns delay constraint by 2.807ns

           Delays             Connection(s)
           1.693ns IOL_L35B.RXDATA0 to R38C21B.M0      

Report:    1.693ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[37] meets
           4.500ns delay constraint by 2.807ns

           Delays             Connection(s)
           1.693ns IOL_L35C.RXDATA1 to R40C21A.M1      

Report:    1.645ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[19] meets
           4.500ns delay constraint by 2.855ns

           Delays             Connection(s)
           1.645ns IOL_L59C.RXDATA3 to R59C10A.M1      

Report:    1.889ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_18"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.589ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[1] meets
           4.400ns delay constraint by 2.811ns

           Delays             Connection(s)
           1.589ns LDQS41.DATAVALID to R54C5D.M1       

Report:    1.585ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[0] meets
           4.400ns delay constraint by 2.815ns

           Delays             Connection(s)
           1.585ns LDQS65.DATAVALID to R54C5D.M0       

Report:    1.589ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_19"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12  (to w_sclk +)

   Delay:               2.810ns  (16.3% logic, 83.7% route), 1 logic levels.

 Constraint Details:

      2.810ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.588ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.353      R38C2A.Q0 to *_L62D.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.810   (16.3% logic, 83.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10  (to w_sclk +)

   Delay:               2.798ns  (16.3% logic, 83.7% route), 1 logic levels.

 Constraint Details:

      2.798ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.600ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.341      R38C2A.Q0 to *_L62C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.798   (16.3% logic, 83.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62C.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r5  (to w_sclk +)

   Delay:               2.694ns  (17.0% logic, 83.0% route), 1 logic levels.

 Constraint Details:

      2.694ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[5]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.704ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.237      R38C2A.Q0 to *_L59B.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.694   (17.0% logic, 83.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59B.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r5  (to w_sclk +)

   Delay:               2.659ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      2.659ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[5]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.739ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.202      R38C2A.Q0 to *_L59B.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.659   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59B.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA  (to w_sclk +)

   Delay:               2.659ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      2.659ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[6]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.739ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.202      R38C2A.Q0 to *_L59A.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.659   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10  (to w_sclk +)

   Delay:               2.650ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      2.650ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.748ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.193      R38C2A.Q0 to *_L62C.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.650   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62C.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.760ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r3  (to w_sclk +)

   Delay:               2.638ns  (17.3% logic, 82.7% route), 1 logic levels.

 Constraint Details:

      2.638ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[3]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.760ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.181      R38C2A.Q0 to *_L59D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.638   (17.3% logic, 82.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r4  (to w_sclk +)

   Delay:               2.617ns  (17.5% logic, 82.5% route), 1 logic levels.

 Constraint Details:

      2.617ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[7]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.781ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.160      R38C2A.Q0 to *_L62B.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.617   (17.5% logic, 82.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62B.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.781ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13  (to w_sclk +)

   Delay:               2.617ns  (17.5% logic, 82.5% route), 1 logic levels.

 Constraint Details:

      2.617ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[2]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.781ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.160      R38C2A.Q0 to *_L62A.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.617   (17.5% logic, 82.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L62A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.795ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r3  (to w_sclk +)

   Delay:               2.603ns  (17.6% logic, 82.4% route), 1 logic levels.

 Constraint Details:

      2.603ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[3]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.795ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C2A.CLK to      R38C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     2.146      R38C2A.Q0 to *_L59D.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0] (to w_sclk)
                  --------
                    2.603   (17.6% logic, 82.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L59D.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  343.407MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_20"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               3.771ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      3.771ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 0.715ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C4D.CLK to      R38C4D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     1.483      R38C4D.Q0 to      R47C4A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.206      R47C4A.C0 to      R47C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_13097
ROUTE         1     1.625      R47C4A.F0 to *_L65A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    3.771   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               3.149ns  (21.1% logic, 78.9% route), 2 logic levels.

 Constraint Details:

      3.149ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 1.337ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C4D.CLK to      R38C4D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     1.085      R38C4D.Q0 to      R49C3C.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.206      R49C3C.D0 to      R49C3C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_13100
ROUTE         1     1.401      R49C3C.F0 to *_L65A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    3.149   (21.1% logic, 78.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.044ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      2.044ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.442ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R38C4D.CLK to      R38C4D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.771      R38C4D.Q1 to      R41C3B.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.206      R41C3B.C0 to      R41C3B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_13093
ROUTE         1     0.613      R41C3B.F0 to *_L41A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    2.044   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               2.044ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      2.044ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.442ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R38C4D.CLK to      R38C4D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.771      R38C4D.Q1 to      R41C3D.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.206      R41C3D.C0 to      R41C3D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_13096
ROUTE         1     0.613      R41C3D.F0 to *_L41A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    2.044   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  264.201MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_21"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.932ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[0] meets
           4.500ns delay constraint by 2.568ns

           Delays             Connection(s)
           1.932ns  LDQS65.BURSTDET to R43C3C.M0       

Report:    1.043ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[1] meets
           4.500ns delay constraint by 3.457ns

           Delays             Connection(s)
           1.043ns  LDQS41.BURSTDET to R43C3C.M1       

Report:    1.932ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_22"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.538ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[2] meets
           4.500ns delay constraint by 2.962ns

           Delays             Connection(s)
           1.538ns        R45C3C.Q0 to LDQS65.READCLKSEL2

Report:    1.524ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[1] meets
           4.500ns delay constraint by 2.976ns

           Delays             Connection(s)
           1.524ns        R45C3A.Q1 to LDQS65.READCLKSEL1

Report:    1.297ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[0] meets
           4.500ns delay constraint by 3.203ns

           Delays             Connection(s)
           1.297ns        R45C3A.Q0 to LDQS65.READCLKSEL0

Report:    1.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[4] meets
           4.500ns delay constraint by 3.464ns

           Delays             Connection(s)
           1.036ns        R44C3A.Q0 to LDQS41.READCLKSEL1

Report:    0.876ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[5] meets
           4.500ns delay constraint by 3.624ns

           Delays             Connection(s)
           0.876ns        R44C3A.Q1 to LDQS41.READCLKSEL2

Report:    0.841ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[3] meets
           4.500ns delay constraint by 3.659ns

           Delays             Connection(s)
           0.841ns        R45C3C.Q1 to LDQS41.READCLKSEL0

Report:    1.538ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_23"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.913ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[0] meets
           4.500ns delay constraint by 2.587ns

           Delays             Connection(s)
           1.913ns        R45C7B.Q0 to LDQS65.READ0    

Report:    1.735ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[1] meets
           4.500ns delay constraint by 2.765ns

           Delays             Connection(s)
           1.735ns        R45C7B.Q1 to LDQS65.READ1    

Report:    1.067ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[4] meets
           4.500ns delay constraint by 3.433ns

           Delays             Connection(s)
           1.067ns        R44C7D.Q0 to LDQS41.READ0    

Report:    0.907ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[5] meets
           4.500ns delay constraint by 3.593ns

           Delays             Connection(s)
           0.907ns        R44C7D.Q1 to LDQS41.READ1    

Report:    1.913ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_24"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.611ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause meets
           4.500ns delay constraint by 1.889ns

           Delays             Connection(s)
           1.048ns        R62C5B.Q0 to LDQS65.PAUSE    
           2.611ns        R62C5B.Q0 to LDQS41.PAUSE    

Report:    2.611ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_25"></A>Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.844ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[1] meets
           4.500ns delay constraint by 3.656ns

           Delays             Connection(s)
           0.844ns        R65C2C.Q1 to LDQS65.DYNDELAY1

Report:    0.822ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[0] meets
           4.500ns delay constraint by 3.678ns

           Delays             Connection(s)
           0.822ns        R65C2C.Q0 to LDQS65.DYNDELAY0

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[6] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C3C.Q0 to LDQS65.DYNDELAY6

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[15] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R41C2D.Q1 to LDQS41.DYNDELAY7

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[10] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R41C2C.Q0 to LDQS41.DYNDELAY2

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[2] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2A.Q0 to LDQS65.DYNDELAY2

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[7] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C3C.Q1 to LDQS65.DYNDELAY7

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[11] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R41C2C.Q1 to LDQS41.DYNDELAY3

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[3] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R65C2A.Q1 to LDQS65.DYNDELAY3

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[14] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R41C2D.Q0 to LDQS41.DYNDELAY6

Report:    0.844ns is the maximum delay for this preference.


================================================================================
<A name="par_twr_pref_0_26"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.794ns to -0.200ns

   Max skew of -0.686ns meets timing requirement of -0.200ns by 0.486ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    4.355   (10.8% logic, 89.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.864ns meets timing requirement of -6.794ns by 5.930ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    4.721   (10.0% logic, 90.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -6.794ns to -0.200ns

   Max skew of -0.686ns meets timing requirement of -0.200ns by 0.486ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    4.355   (10.8% logic, 89.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.864ns meets timing requirement of -6.794ns by 5.930ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.775    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    4.721   (10.0% logic, 90.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[15]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L38D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L38D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS41.DQSW270 to *_L38D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[1]_MGIOL meets ECLK to DQSW270 skew range from -6.784ns to -0.180ns

   Max skew of -1.310ns meets timing requirement of -0.180ns by 1.130ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to  IOL_L62C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.669   (12.8% logic, 87.2% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.469         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.241       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.334  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    4.979   (22.0% logic, 78.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.099  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.099   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.488ns meets timing requirement of -6.784ns by 5.296ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.536 *NC1_BK6.ECLKO to  IOL_L62C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    3.857   (12.2% logic, 87.8% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.471         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     2.484       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.366  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.625 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.624    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.775 LDQS65.DQSW270 to *_L62C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    5.345   (20.5% logic, 79.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     2.350  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_27"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1947 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/BO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[0]  (to w_iddr_sclk2 +)

   Delay:               5.545ns  (35.1% logic, 64.9% route), 7 logic levels.

 Constraint Details:

      5.545ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8033 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.355ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R18C82A.CLK to     R18C82A.Q0 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 (from w_iddr_sclk2)
ROUTE         5     1.848     R18C82A.Q0 to     R26C86A.B1 reveal_ist_319
C1TOFCO_DE  ---     0.398     R26C86A.B1 to    R26C86A.FCO u_mpt2042_top/u2_lvds_dec/SLICE_370
ROUTE         1     0.000    R26C86A.FCO to    R26C86B.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[0]
FCITOFCO_D  ---     0.062    R26C86B.FCI to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C83B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C83B.C0 to     R26C83B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8033
ROUTE         1     0.000     R26C83B.F0 to    R26C83B.DI0 u_mpt2042_top/u2_lvds_dec/N_324_i (to w_iddr_sclk2)
                  --------
                    5.545   (35.1% logic, 64.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C83B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/BO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[4]  (to w_iddr_sclk2 +)

   Delay:               5.545ns  (35.1% logic, 64.9% route), 7 logic levels.

 Constraint Details:

      5.545ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8035 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.355ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R18C82A.CLK to     R18C82A.Q0 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 (from w_iddr_sclk2)
ROUTE         5     1.848     R18C82A.Q0 to     R26C86A.B1 reveal_ist_319
C1TOFCO_DE  ---     0.398     R26C86A.B1 to    R26C86A.FCO u_mpt2042_top/u2_lvds_dec/SLICE_370
ROUTE         1     0.000    R26C86A.FCO to    R26C86B.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[0]
FCITOFCO_D  ---     0.062    R26C86B.FCI to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82C.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82C.C0 to     R26C82C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8035
ROUTE         1     0.000     R26C82C.F0 to    R26C82C.DI0 u_mpt2042_top/u2_lvds_dec/N_260_i (to w_iddr_sclk2)
                  --------
                    5.545   (35.1% logic, 64.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/BO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]  (to w_iddr_sclk2 +)

   Delay:               5.545ns  (35.1% logic, 64.9% route), 7 logic levels.

 Constraint Details:

      5.545ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8036 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.355ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R18C82A.CLK to     R18C82A.Q0 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570 (from w_iddr_sclk2)
ROUTE         5     1.848     R18C82A.Q0 to     R26C86A.B1 reveal_ist_319
C1TOFCO_DE  ---     0.398     R26C86A.B1 to    R26C86A.FCO u_mpt2042_top/u2_lvds_dec/SLICE_370
ROUTE         1     0.000    R26C86A.FCO to    R26C86B.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[0]
FCITOFCO_D  ---     0.062    R26C86B.FCI to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82B.C0 to     R26C82B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8036
ROUTE         1     0.000     R26C82B.F0 to    R26C82B.DI0 u_mpt2042_top/u2_lvds_dec/N_214_i (to w_iddr_sclk2)
                  --------
                    5.545   (35.1% logic, 64.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/CO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]  (to w_iddr_sclk2 +)

   Delay:               5.485ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      5.485ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8036 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.415ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C82B.CLK to     R18C82B.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 (from w_iddr_sclk2)
ROUTE         5     1.853     R18C82B.Q1 to     R26C86B.A0 reveal_ist_316
C0TOFCO_DE  ---     0.398     R26C86B.A0 to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82B.C0 to     R26C82B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8036
ROUTE         1     0.000     R26C82B.F0 to    R26C82B.DI0 u_mpt2042_top/u2_lvds_dec/N_214_i (to w_iddr_sclk2)
                  --------
                    5.485   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/CO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[4]  (to w_iddr_sclk2 +)

   Delay:               5.485ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      5.485ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8035 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.415ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C82B.CLK to     R18C82B.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 (from w_iddr_sclk2)
ROUTE         5     1.853     R18C82B.Q1 to     R26C86B.A0 reveal_ist_316
C0TOFCO_DE  ---     0.398     R26C86B.A0 to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82C.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82C.C0 to     R26C82C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8035
ROUTE         1     0.000     R26C82C.F0 to    R26C82C.DI0 u_mpt2042_top/u2_lvds_dec/N_260_i (to w_iddr_sclk2)
                  --------
                    5.485   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/CO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[0]  (to w_iddr_sclk2 +)

   Delay:               5.485ns  (34.3% logic, 65.7% route), 6 logic levels.

 Constraint Details:

      5.485ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8033 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.415ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C82B.CLK to     R18C82B.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569 (from w_iddr_sclk2)
ROUTE         5     1.853     R18C82B.Q1 to     R26C86B.A0 reveal_ist_316
C0TOFCO_DE  ---     0.398     R26C86B.A0 to    R26C86B.FCO u_mpt2042_top/u2_lvds_dec/SLICE_371
ROUTE         1     0.000    R26C86B.FCO to    R26C86C.FCI u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22_0_data_tmp[2]
FCITOF1_DE  ---     0.409    R26C86C.FCI to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C83B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C83B.C0 to     R26C83B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8033
ROUTE         1     0.000     R26C83B.F0 to    R26C83B.DI0 u_mpt2042_top/u2_lvds_dec/N_324_i (to w_iddr_sclk2)
                  --------
                    5.485   (34.3% logic, 65.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C83B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/GO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[0]  (to w_iddr_sclk2 +)

   Delay:               5.461ns  (30.7% logic, 69.3% route), 5 logic levels.

 Constraint Details:

      5.461ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8033 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.439ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C80C.CLK to     R18C80C.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 (from w_iddr_sclk2)
ROUTE         5     2.033     R18C80C.Q1 to     R26C86C.B0 reveal_ist_304
CTOF1_DEL   ---     0.603     R26C86C.B0 to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C83B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C83B.C0 to     R26C83B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8033
ROUTE         1     0.000     R26C83B.F0 to    R26C83B.DI0 u_mpt2042_top/u2_lvds_dec/N_324_i (to w_iddr_sclk2)
                  --------
                    5.461   (30.7% logic, 69.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C80C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8033:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C83B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/GO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[4]  (to w_iddr_sclk2 +)

   Delay:               5.461ns  (30.7% logic, 69.3% route), 5 logic levels.

 Constraint Details:

      5.461ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8035 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.439ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C80C.CLK to     R18C80C.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 (from w_iddr_sclk2)
ROUTE         5     2.033     R18C80C.Q1 to     R26C86C.B0 reveal_ist_304
CTOF1_DEL   ---     0.603     R26C86C.B0 to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82C.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82C.C0 to     R26C82C.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8035
ROUTE         1     0.000     R26C82C.F0 to    R26C82C.DI0 u_mpt2042_top/u2_lvds_dec/N_260_i (to w_iddr_sclk2)
                  --------
                    5.461   (30.7% logic, 69.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C80C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8035:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/GO  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]  (to w_iddr_sclk2 +)

   Delay:               5.461ns  (30.7% logic, 69.3% route), 5 logic levels.

 Constraint Details:

      5.461ns physical path delay u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8036 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 6.900ns) by 1.439ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R18C80C.CLK to     R18C80C.Q1 u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567 (from w_iddr_sclk2)
ROUTE         5     2.033     R18C80C.Q1 to     R26C86C.B0 reveal_ist_304
CTOF1_DEL   ---     0.603     R26C86C.B0 to     R26C86C.F1 u_mpt2042_top/u2_lvds_dec/SLICE_372
ROUTE         2     0.696     R26C86C.F1 to     R26C84D.A1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata22
CTOF_DEL    ---     0.206     R26C84D.A1 to     R26C84D.F1 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         1     0.489     R26C84D.F1 to     R26C84D.A0 u_mpt2042_top/u2_lvds_dec/N_83
CTOF_DEL    ---     0.206     R26C84D.A0 to     R26C84D.F0 u_mpt2042_top/u2_lvds_dec/SLICE_9549
ROUTE         5     0.568     R26C84D.F0 to     R26C82B.C0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_RNI40NJ2[0]
CTOF_DEL    ---     0.206     R26C82B.C0 to     R26C82B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8036
ROUTE         1     0.000     R26C82B.F0 to    R26C82B.DI0 u_mpt2042_top/u2_lvds_dec/N_214_i (to w_iddr_sclk2)
                  --------
                    5.461   (30.7% logic, 69.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_dec_8b10b/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R18C80C.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R26C82B.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.449ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_decode_reset  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_crc8_d8/lfsr_q[5]  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_crc8_d8/lfsr_q[4]

   Delay:               4.539ns  (10.1% logic, 89.9% route), 1 logic levels.

 Constraint Details:

      4.539ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8018 to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_8087 meets
      6.667ns delay constraint less
      0.000ns skew and
      0.679ns LSRREC_SET requirement (totaling 5.988ns) by 1.449ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8018 to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_8087:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R29C24D.CLK to     R29C24D.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8018 (from w_iddr_sclk2)
ROUTE         9     4.082     R29C24D.Q0 to    R25C87A.LSR u_mpt2042_top/u2_lvds_dec/r_decode_reset (to w_iddr_sclk2)
                  --------
                    4.539   (10.1% logic, 89.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8018:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R29C24D.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_crc8_d8/SLICE_8087:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R0.CDIVX to    R25C87A.CLK w_iddr_sclk2
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:  188.253MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_28"></A>Internal Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            1997 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[7]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]

   Delay:               6.681ns  (16.1% logic, 83.9% route), 4 logic levels.

 Constraint Details:

      6.681ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7916 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.103ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     0.887     R30C16D.Q0 to     R37C16A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C16A.C1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28A.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.681   (16.1% logic, 83.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.103ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[9]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[8]

   Delay:               6.681ns  (16.1% logic, 83.9% route), 4 logic levels.

 Constraint Details:

      6.681ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7917 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.103ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     0.887     R30C16D.Q0 to     R37C16A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C16A.C1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28B.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.681   (16.1% logic, 83.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28B.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[5]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[4]

   Delay:               6.507ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      6.507ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7915 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.277ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7915:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     0.887     R30C16D.Q0 to     R37C16A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C16A.C1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.592     R37C55A.F1 to     R38C28C.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.507   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[3]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[2]

   Delay:               6.507ns  (16.5% logic, 83.5% route), 4 logic levels.

 Constraint Details:

      6.507ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7914 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.277ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7914:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     0.887     R30C16D.Q0 to     R37C16A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C16A.C1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.592     R37C55A.F1 to     R38C28D.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.507   (16.5% logic, 83.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7914:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.330ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[1]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[0]

   Delay:               6.454ns  (16.7% logic, 83.3% route), 4 logic levels.

 Constraint Details:

      6.454ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7913 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.330ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     0.887     R30C16D.Q0 to     R37C16A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C16A.C1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.539     R37C55A.F1 to     R37C28D.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.454   (16.7% logic, 83.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R37C28D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r1_decode_en  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[9]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[8]

   Delay:               6.374ns  (16.9% logic, 83.1% route), 4 logic levels.

 Constraint Details:

      6.374ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7883 to u_mpt2042_top/u1_lvds_dec/SLICE_7917 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.410ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7883 to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R35C15A.CLK to     R35C15A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7883 (from w_iddr_sclk1)
ROUTE         4     0.580     R35C15A.Q0 to     R37C16A.D1 u_mpt2042_top/u1_lvds_dec/r1_decode_en
CTOF_DEL    ---     0.206     R37C16A.D1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28B.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.374   (16.9% logic, 83.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7883:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R35C15A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28B.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r1_decode_en  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[7]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]

   Delay:               6.374ns  (16.9% logic, 83.1% route), 4 logic levels.

 Constraint Details:

      6.374ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7883 to u_mpt2042_top/u1_lvds_dec/SLICE_7916 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.410ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7883 to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R35C15A.CLK to     R35C15A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7883 (from w_iddr_sclk1)
ROUTE         4     0.580     R35C15A.Q0 to     R37C16A.D1 u_mpt2042_top/u1_lvds_dec/r1_decode_en
CTOF_DEL    ---     0.206     R37C16A.D1 to     R37C16A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7892
ROUTE         6     1.253     R37C16A.F1 to     R37C28A.C1 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_0_o2_0[2]
CTOF_DEL    ---     0.206     R37C28A.C1 to     R37C28A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_9604
ROUTE         1     1.700     R37C28A.F1 to     R37C55A.C1 u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0_1
CTOF_DEL    ---     0.206     R37C55A.C1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28A.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.374   (16.9% logic, 83.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7883:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R35C15A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[9]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[8]

   Delay:               6.348ns  (16.9% logic, 83.1% route), 4 logic levels.

 Constraint Details:

      6.348ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7917 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.436ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     2.346     R30C16D.Q0 to     R37C41A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C41A.C1 to     R37C41A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_11257
ROUTE         1     0.986     R37C41A.F1 to     R37C55A.C0 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_a2_0_0_a2_4[2]
CTOF_DEL    ---     0.206     R37C55A.C0 to     R37C55A.F0 SLICE_9601
ROUTE         6     0.175     R37C55A.F0 to     R37C55A.D1 o_decode_done_c[0]
CTOF_DEL    ---     0.206     R37C55A.D1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28B.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.348   (16.9% logic, 83.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7917:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28B.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/o_comma_k  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[7]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]

   Delay:               6.348ns  (16.9% logic, 83.1% route), 4 logic levels.

 Constraint Details:

      6.348ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7916 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.436ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R30C16D.CLK to     R30C16D.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626 (from w_iddr_sclk1)
ROUTE         6     2.346     R30C16D.Q0 to     R37C41A.C1 reveal_ist_651
CTOF_DEL    ---     0.206     R37C41A.C1 to     R37C41A.F1 u_mpt2042_top/u1_lvds_dec/SLICE_11257
ROUTE         1     0.986     R37C41A.F1 to     R37C55A.C0 u_mpt2042_top/u1_lvds_dec/r_tdc_state_srsts_i_a2_0_0_a2_4[2]
CTOF_DEL    ---     0.206     R37C55A.C0 to     R37C55A.F0 SLICE_9601
ROUTE         6     0.175     R37C55A.F0 to     R37C55A.D1 o_decode_done_c[0]
CTOF_DEL    ---     0.206     R37C55A.D1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28A.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.348   (16.9% logic, 83.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3626:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R30C16D.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.526ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/BO  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[7]  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata[6]

   Delay:               6.258ns  (13.9% logic, 86.1% route), 3 logic levels.

 Constraint Details:

      6.258ns physical path delay u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3625 to u_mpt2042_top/u1_lvds_dec/SLICE_7916 meets
      6.667ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 6.784ns) by 0.526ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3625 to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R31C15C.CLK to     R31C15C.Q0 u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3625 (from w_iddr_sclk1)
ROUTE         5     3.448     R31C15C.Q0 to     R37C55A.B0 reveal_ist_645
CTOF_DEL    ---     0.206     R37C55A.B0 to     R37C55A.F0 SLICE_9601
ROUTE         6     0.175     R37C55A.F0 to     R37C55A.D1 o_decode_done_c[0]
CTOF_DEL    ---     0.206     R37C55A.D1 to     R37C55A.F1 SLICE_9601
ROUTE         5     1.766     R37C55A.F1 to     R38C28A.CE u_mpt2042_top/u1_lvds_dec/un1_r_lvdsfifo_wdata_2_sqmuxa_0_0 (to w_iddr_sclk1)
                  --------
                    6.258   (13.9% logic, 86.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_dec_8b10b/SLICE_3625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R31C15C.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7916:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     1.927 *KDIV_R1.CDIVX to    R38C28A.CLK w_iddr_sclk1
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:  152.346MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_29"></A>Internal Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 8.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.954ns  (24.5% logic, 75.5% route), 13 logic levels.

 Constraint Details:

     11.954ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.279ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C20B.CLK to     R23C20B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 (from w_sclk)
ROUTE         4     1.432     R23C20B.Q1 to     R16C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R16C17A.D1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     0.887     R21C21C.F0 to     R23C23A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R23C23A.D1 to     R23C23A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9391
ROUTE         7     0.730     R23C23A.F1 to     R23C22B.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R23C22B.B1 to     R23C22B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4412
ROUTE         1     0.727     R23C22B.F1 to     R23C25A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R23C25A.C0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.954   (24.5% logic, 75.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.907ns  (24.6% logic, 75.4% route), 13 logic levels.

 Constraint Details:

     11.907ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.326ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C20B.CLK to     R23C20B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 (from w_sclk)
ROUTE         4     1.432     R23C20B.Q1 to     R16C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R16C17A.D1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26B.A1 to     R21C26B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.494     R21C26B.F1 to     R21C26B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_529.t1
CTOF_DEL    ---     0.206     R21C26B.B0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.907   (24.6% logic, 75.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.454ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[32]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.779ns  (23.1% logic, 76.9% route), 12 logic levels.

 Constraint Details:

     11.779ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.454ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C21A.CLK to     R23C21A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 (from w_sclk)
ROUTE         4     1.947     R23C21A.Q1 to     R16C17D.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[32]
CTOF_DEL    ---     0.206     R16C17D.A1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     0.887     R21C21C.F0 to     R23C23A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R23C23A.D1 to     R23C23A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9391
ROUTE         7     0.730     R23C23A.F1 to     R23C22B.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R23C22B.B1 to     R23C22B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4412
ROUTE         1     0.727     R23C22B.F1 to     R23C25A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R23C25A.C0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.779   (23.1% logic, 76.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C21A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.476ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.757ns  (24.9% logic, 75.1% route), 13 logic levels.

 Constraint Details:

     11.757ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.476ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C20B.CLK to     R23C20B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 (from w_sclk)
ROUTE         4     1.432     R23C20B.Q1 to     R16C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R16C17A.D1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26C.A0 to     R21C26C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_13090
ROUTE         2     0.344     R21C26C.F0 to     R21C26B.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_525.t1
CTOF_DEL    ---     0.206     R21C26B.C0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.757   (24.9% logic, 75.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.490ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.743ns  (24.9% logic, 75.1% route), 13 logic levels.

 Constraint Details:

     11.743ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.490ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R21C22C.CLK to     R21C22C.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 (from w_sclk)
ROUTE         4     1.218     R21C22C.Q0 to     R16C17A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206     R16C17A.C1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     0.887     R21C21C.F0 to     R23C23A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R23C23A.D1 to     R23C23A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9391
ROUTE         7     0.730     R23C23A.F1 to     R23C22B.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1
CTOF_DEL    ---     0.206     R23C22B.B1 to     R23C22B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4412
ROUTE         1     0.727     R23C22B.F1 to     R23C25A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R23C25A.C0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.743   (24.9% logic, 75.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C22C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[32]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.732ns  (23.2% logic, 76.8% route), 12 logic levels.

 Constraint Details:

     11.732ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.501ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C21A.CLK to     R23C21A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 (from w_sclk)
ROUTE         4     1.947     R23C21A.Q1 to     R16C17D.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[32]
CTOF_DEL    ---     0.206     R16C17D.A1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26B.A1 to     R21C26B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.494     R21C26B.F1 to     R21C26B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_529.t1
CTOF_DEL    ---     0.206     R21C26B.B0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.732   (23.2% logic, 76.8% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C21A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.537ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.696ns  (25.0% logic, 75.0% route), 13 logic levels.

 Constraint Details:

     11.696ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.537ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R21C22C.CLK to     R21C22C.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179 (from w_sclk)
ROUTE         4     1.218     R21C22C.Q0 to     R16C17A.C1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]
CTOF_DEL    ---     0.206     R16C17A.C1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26B.A1 to     R21C26B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.494     R21C26B.F1 to     R21C26B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_529.t1
CTOF_DEL    ---     0.206     R21C26B.B0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.696   (25.0% logic, 75.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C22C.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.645ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.588ns  (25.3% logic, 74.7% route), 13 logic levels.

 Constraint Details:

     11.588ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.645ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C20B.CLK to     R23C20B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 (from w_sclk)
ROUTE         4     1.432     R23C20B.Q1 to     R16C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R16C17A.D1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26A.A0 to     R21C26A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_13091
ROUTE         2     0.175     R21C26A.F0 to     R21C26B.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_526.t1
CTOF_DEL    ---     0.206     R21C26B.D0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.588   (25.3% logic, 74.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.651ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[32]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.582ns  (23.5% logic, 76.5% route), 12 logic levels.

 Constraint Details:

     11.582ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.651ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C21A.CLK to     R23C21A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177 (from w_sclk)
ROUTE         4     1.947     R23C21A.Q1 to     R16C17D.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[32]
CTOF_DEL    ---     0.206     R16C17D.A1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     1.174     R21C21C.F0 to     R21C26C.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R21C26C.A0 to     R21C26C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_13090
ROUTE         2     0.344     R21C26C.F0 to     R21C26B.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_525.t1
CTOF_DEL    ---     0.206     R21C26B.C0 to     R21C26B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9392
ROUTE         2     0.629     R21C26B.F0 to     R23C25A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un34_back2back_flag_2
CTOF_DEL    ---     0.206     R23C25A.D0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.582   (23.5% logic, 76.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C21A.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 8.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release  (to w_sclk +)

   Delay:              11.581ns  (25.3% logic, 74.7% route), 13 logic levels.

 Constraint Details:

     11.581ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 8.652ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R23C20B.CLK to     R23C20B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178 (from w_sclk)
ROUTE         4     1.432     R23C20B.Q1 to     R16C17A.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]
CTOF_DEL    ---     0.206     R16C17A.D1 to     R16C17A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11287
ROUTE         1     0.484     R16C17A.F1 to     R16C17D.B1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0
CTOF_DEL    ---     0.206     R16C17D.B1 to     R16C17D.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         1     0.489     R16C17D.F1 to     R16C17D.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE
CTOF_DEL    ---     0.206     R16C17D.A0 to     R16C17D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10444
ROUTE         3     1.161     R16C17D.F0 to     R21C20A.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf
CTOF_DEL    ---     0.206     R21C20A.A1 to     R21C20A.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_10440
ROUTE         6     0.732     R21C20A.F1 to     R21C21C.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909
CTOF_DEL    ---     0.206     R21C21C.B0 to     R21C21C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5250
ROUTE        48     0.726     R21C21C.F0 to     R23C22C.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e
CTOF_DEL    ---     0.206     R23C22C.D1 to     R23C22C.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9393
ROUTE         4     0.518     R23C22C.F1 to     R23C22B.A1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1
CTOF_DEL    ---     0.206     R23C22B.A1 to     R23C22B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4412
ROUTE         1     0.727     R23C22B.F1 to     R23C25A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0
CTOF_DEL    ---     0.206     R23C25A.C0 to     R23C25A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_9390
ROUTE         1     0.590     R23C25A.F0 to     R24C22A.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1
CTOF_DEL    ---     0.206     R24C22A.D0 to     R24C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_11191
ROUTE         1     0.695     R24C22A.F0 to     R23C22A.A0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6
CTOF_DEL    ---     0.206     R23C22A.A0 to     R23C22A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_10442
ROUTE         1     0.617     R23C22A.F0 to     R21C20B.D1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11
CTOF_DEL    ---     0.206     R21C20B.D1 to     R21C20B.F1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.484     R21C20B.F1 to     R21C20B.B0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz
CTOF_DEL    ---     0.206     R21C20B.B0 to     R21C20B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11 (to w_sclk)
                  --------
                   11.581   (25.3% logic, 74.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R23C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927 *KDIV_L1.CDIVX to    R21C20B.CLK w_sclk
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:   85.317MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |   50.000 MHz|  157.431 MHz|  19  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |  150.000 MHz|  157.480 MHz|   2  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|   70.562 MHz|   1 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |   50.000 MHz|  225.581 MHz|  10  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |   50.000 MHz|  218.627 MHz|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |  100.000 MHz|  248.942 MHz|   3  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |  300.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |  100.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |  300.000 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   56.370 MHz|   9  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddr3_read_data_out[|             |             |
*]" 4.500000 ns ;                       |     4.500 ns|     1.889 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/datavalid_o[*]"    |             |             |
4.400000 ns ;                           |     4.400 ns|     1.589 ns|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |  222.222 MHz|  343.407 MHz|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |  222.222 MHz|  264.201 MHz|   2  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/burstdet[*]"       |             |             |
4.500000 ns ;                           |     4.500 ns|     1.932 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_rdclksel[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.538 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_dqs_read[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.913 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/dqsbufd_pause"     |             |             |
4.500000 ns ;                           |     4.500 ns|     2.611 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/wl_dyndelay[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     0.844 ns|   0  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  188.253 MHz|   7  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |  150.000 MHz|  152.346 MHz|   4  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |   50.000 MHz|   85.317 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=r2_150mrst_sync">r2_150mrst_sync</a>                         |     567|     371|     96.61%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 4090
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 448
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 384  Score: 1528608
Cumulative negative slack: 1528608

Constraints cover 2321782 paths, 122 nets, and 87884 connections (97.40% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu May 29 16:39:10 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            745 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "w_pll_150m" 150.000000 MHz (0 errors)</A></LI>            623 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "w_pll_100m" 100.000000 MHz (31 errors)</FONT></A></LI>
</FONT>            4096 items scored, 31 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz (0 errors)</A></LI>            291 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz (0 errors)</A></LI>            108 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz (0 errors)</A></LI>            202 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_9' Target='right'>FREQUENCY PORT "i_clk_50m" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_10' Target='right'>FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_11' Target='right'>FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_12' Target='right'>FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_13' Target='right'>FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_14' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_15' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_16' Target='right'>BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" (0 errors)</A></LI>            2 items scored.

<LI><A href='#par_twr_pref_1_17' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns (0 errors)</A></LI>            32 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_18' Target='right'>MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns (0 errors)</A></LI>            4 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_19' Target='right'>FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz (0 errors)</A></LI>            1947 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_20' Target='right'>FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz (0 errors)</A></LI>            1997 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_21' Target='right'>FREQUENCY NET "w_sclk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_22' Target='right'>Timing Rule Check(0 errors)</A></LI>            22 items scored, 0 timing errors detected.

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            745 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[4]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[4]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2642 to SLICE_2642 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2642 to SLICE_2642:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C38C.CLK to     R17C38C.Q1 SLICE_2642 (from i_clk_50m_c)
ROUTE         2     0.152     R17C38C.Q1 to     R17C38C.A1 r_rst_dlycnt[4]
CTOF_DEL    ---     0.075     R17C38C.A1 to     R17C38C.F1 SLICE_2642
ROUTE         1     0.000     R17C38C.F1 to    R17C38C.DI1 un1_r_rst_dlycnt_4_cry_3_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[6]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[6]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2643 to SLICE_2643 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2643 to SLICE_2643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C38D.CLK to     R17C38D.Q1 SLICE_2643 (from i_clk_50m_c)
ROUTE         2     0.152     R17C38D.Q1 to     R17C38D.A1 r_rst_dlycnt[6]
CTOF_DEL    ---     0.075     R17C38D.A1 to     R17C38D.F1 SLICE_2643
ROUTE         1     0.000     R17C38D.F1 to    R17C38D.DI1 un1_r_rst_dlycnt_4_cry_5_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[12]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[12]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2646 to SLICE_2646 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2646 to SLICE_2646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C39C.CLK to     R17C39C.Q1 SLICE_2646 (from i_clk_50m_c)
ROUTE         3     0.152     R17C39C.Q1 to     R17C39C.A1 r_rst_dlycnt[12]
CTOF_DEL    ---     0.075     R17C39C.A1 to     R17C39C.F1 SLICE_2646
ROUTE         1     0.000     R17C39C.F1 to    R17C39C.DI1 un1_r_rst_dlycnt_4_cry_11_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[14]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[14]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2647 to SLICE_2647 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2647 to SLICE_2647:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C39D.CLK to     R17C39D.Q1 SLICE_2647 (from i_clk_50m_c)
ROUTE         3     0.152     R17C39D.Q1 to     R17C39D.A1 r_rst_dlycnt[14]
CTOF_DEL    ---     0.075     R17C39D.A1 to     R17C39D.F1 SLICE_2647
ROUTE         1     0.000     R17C39D.F1 to    R17C39D.DI1 un1_r_rst_dlycnt_4_cry_13_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[20]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[20]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2650 to SLICE_2650 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2650 to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C40C.CLK to     R17C40C.Q1 SLICE_2650 (from i_clk_50m_c)
ROUTE         3     0.152     R17C40C.Q1 to     R17C40C.A1 r_rst_dlycnt[20]
CTOF_DEL    ---     0.075     R17C40C.A1 to     R17C40C.F1 SLICE_2650
ROUTE         1     0.000     R17C40C.F1 to    R17C40C.DI1 un1_r_rst_dlycnt_4_cry_19_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C40C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C40C.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[22]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[22]  (to i_clk_50m_c +)

   Delay:               0.388ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_2651 to SLICE_2651 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_2651 to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C40D.CLK to     R17C40D.Q1 SLICE_2651 (from i_clk_50m_c)
ROUTE         2     0.152     R17C40D.Q1 to     R17C40D.A1 r_rst_dlycnt[22]
CTOF_DEL    ---     0.075     R17C40D.A1 to     R17C40D.F1 SLICE_2651
ROUTE         1     0.000     R17C40D.F1 to    R17C40D.DI1 un1_r_rst_dlycnt_4_cry_21_0_S1 (to i_clk_50m_c)
                  --------
                    0.388   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C40D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2651:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C40D.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[0]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[0]  (to i_clk_50m_c +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2640 to SLICE_2640 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path SLICE_2640 to SLICE_2640:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C38A.CLK to     R17C38A.Q1 SLICE_2640 (from i_clk_50m_c)
ROUTE         1     0.156     R17C38A.Q1 to     R17C38A.B1 r_rst_dlycnt[0]
CTOF_DEL    ---     0.075     R17C38A.B1 to     R17C38A.F1 SLICE_2640
ROUTE         1     0.000     R17C38A.F1 to    R17C38A.DI1 un1_r_rst_dlycnt_4_cry_0_0_S1 (to i_clk_50m_c)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[2]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[2]  (to i_clk_50m_c +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay SLICE_2641 to SLICE_2641 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path SLICE_2641 to SLICE_2641:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C38B.CLK to     R17C38B.Q1 SLICE_2641 (from i_clk_50m_c)
ROUTE         1     0.156     R17C38B.Q1 to     R17C38B.B1 r_rst_dlycnt[2]
CTOF_DEL    ---     0.075     R17C38B.B1 to     R17C38B.F1 SLICE_2641
ROUTE         1     0.000     R17C38B.F1 to    R17C38B.DI1 un1_r_rst_dlycnt_4_cry_1_0_S1 (to i_clk_50m_c)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2641:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2641:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C38B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[8]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[8]  (to i_clk_50m_c +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_2644 to SLICE_2644 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_2644 to SLICE_2644:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C39A.CLK to     R17C39A.Q1 SLICE_2644 (from i_clk_50m_c)
ROUTE         3     0.158     R17C39A.Q1 to     R17C39A.B1 r_rst_dlycnt[8]
CTOF_DEL    ---     0.075     R17C39A.B1 to     R17C39A.F1 SLICE_2644
ROUTE         1     0.000     R17C39A.F1 to    R17C39A.DI1 un1_r_rst_dlycnt_4_cry_7_0_S1 (to i_clk_50m_c)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2644:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39A.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_rst_dlycnt[10]  (from i_clk_50m_c +)
   Destination:    FF         Data in        r_rst_dlycnt[10]  (to i_clk_50m_c +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay SLICE_2645 to SLICE_2645 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_2645 to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C39B.CLK to     R17C39B.Q1 SLICE_2645 (from i_clk_50m_c)
ROUTE         3     0.158     R17C39B.Q1 to     R17C39B.B1 r_rst_dlycnt[10]
CTOF_DEL    ---     0.075     R17C39B.B1 to     R17C39B.F1 SLICE_2645
ROUTE         1     0.000     R17C39B.F1 to    R17C39B.DI1 un1_r_rst_dlycnt_4_cry_9_0_S1 (to i_clk_50m_c)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_clk_50m to SLICE_2645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        16     0.786       A7.PADDI to    R17C39B.CLK i_clk_50m_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;
            623 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r1_150mrst_sync  (from w_pll_150m +)
   Destination:    FF         Data in        r2_150mrst_sync  (to w_pll_150m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_3510 to SLICE_9601 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path SLICE_3510 to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R37C55D.CLK to     R37C55D.Q0 SLICE_3510 (from w_pll_150m)
ROUTE         1     0.126     R37C55D.Q0 to     R37C55A.M0 r1_150mrst_sync (to w_pll_150m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R37C55D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to SLICE_9601:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R37C55A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q2  (to w_pll_150m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R44C85D.CLK to     R44C85D.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661 (from w_pll_150m)
ROUTE         1     0.126     R44C85D.Q0 to     R44C85D.M1 u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_q1 (to w_pll_150m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R44C85D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3661:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R44C85D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q1  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q2  (to w_pll_150m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C83C.CLK to     R18C83C.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028 (from w_pll_150m)
ROUTE         1     0.126     R18C83C.Q0 to     R18C83C.M1 u2_iddr_tdc2/Inst_rxdll_sync/dll_lock_q1 (to w_pll_150m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R18C83C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R18C83C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]  (to w_pll_150m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C85A.CLK to     R42C85A.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667 (from w_pll_150m)
ROUTE         4     0.056     R42C85A.Q0 to     R42C85A.D0 u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[0]
CTOF_DEL    ---     0.075     R42C85A.D0 to     R42C85A.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667
ROUTE         1     0.000     R42C85A.F0 to    R42C85A.DI0 u1_iddr_tdc1/Inst_rxdll_sync/N_918_i (to w_pll_150m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C85A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C85A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[0]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[0]  (to w_pll_150m +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C85A.CLK to     R38C85A.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659 (from w_pll_150m)
ROUTE         5     0.057     R38C85A.Q0 to     R38C85A.D0 u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[0]
CTOF_DEL    ---     0.075     R38C85A.D0 to     R38C85A.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659
ROUTE         1     0.000     R38C85A.F0 to    R38C85A.DI0 u1_iddr_tdc1/Inst_rxdll_sync/N_2 (to w_pll_150m)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R38C85A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R38C85A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[2]  (to w_pll_150m +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C85D.CLK to     R38C85D.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660 (from w_pll_150m)
ROUTE         5     0.069     R38C85D.Q0 to     R38C85D.C0 u1_iddr_tdc1/Inst_rxdll_sync/dll_lock_cnt[2]
CTOF_DEL    ---     0.075     R38C85D.C0 to     R38C85D.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660
ROUTE         1     0.000     R38C85D.F0 to    R38C85D.DI0 u1_iddr_tdc1/Inst_rxdll_sync/fb_0 (to w_pll_150m)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R38C85D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R38C85D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[2]  (to w_pll_150m +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R41C85C.CLK to     R41C85C.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657 (from w_pll_150m)
ROUTE         4     0.069     R41C85C.Q0 to     R41C85C.C0 u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt[2]
CTOF_DEL    ---     0.075     R41C85C.C0 to     R41C85C.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657
ROUTE         1     0.000     R41C85C.F0 to    R41C85C.DI0 u1_iddr_tdc1/Inst_rxdll_sync/ctrl_cnt_4[2] (to w_pll_150m)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R41C85C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3657:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R41C85C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/cs_rx_sync[2]  (to w_pll_150m +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R41C86C.CLK to     R41C86C.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670 (from w_pll_150m)
ROUTE        13     0.070     R41C86C.Q0 to     R41C86C.C0 u1_iddr_tdc1/stop
CTOF_DEL    ---     0.075     R41C86C.C0 to     R41C86C.F0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670
ROUTE         1     0.000     R41C86C.F0 to    R41C86C.DI0 u1_iddr_tdc1/Inst_rxdll_sync/i17_mux_i (to w_pll_150m)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R41C86C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3670:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R41C86C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u2_iddr_tdc2/Inst_rxdll_sync/cs_rx_sync[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u2_iddr_tdc2/Inst_rxdll_sync/cs_rx_sync[2]  (to w_pll_150m +)

   Delay:               0.310ns  (76.5% logic, 23.5% route), 2 logic levels.

 Constraint Details:

      0.310ns physical path delay u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.192ns

 Physical Path Details:

      Data path u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R21C85C.CLK to     R21C85C.Q0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037 (from w_pll_150m)
ROUTE        13     0.073     R21C85C.Q0 to     R21C85C.C0 u2_iddr_tdc2/stop
CTOF_DEL    ---     0.075     R21C85C.C0 to     R21C85C.F0 u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037
ROUTE         1     0.000     R21C85C.F0 to    R21C85C.DI0 u2_iddr_tdc2/Inst_rxdll_sync/i17_mux_i (to w_pll_150m)
                  --------
                    0.310   (76.5% logic, 23.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R21C85C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u2_iddr_tdc2/Inst_rxdll_sync/SLICE_4037:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R21C85C.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[2]  (from w_pll_150m +)
   Destination:    FF         Data in        u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[1]  (to w_pll_150m +)

   Delay:               0.357ns  (66.4% logic, 33.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3668 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.239ns

 Physical Path Details:

      Data path u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3668 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R42C85D.CLK to     R42C85D.Q0 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3668 (from w_pll_150m)
ROUTE         4     0.120     R42C85D.Q0 to     R42C85A.D1 u1_iddr_tdc1/Inst_rxdll_sync/ready_cnt[2]
CTOF_DEL    ---     0.075     R42C85A.D1 to     R42C85A.F1 u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667
ROUTE         1     0.000     R42C85A.F1 to    R42C85A.DI1 u1_iddr_tdc1/Inst_rxdll_sync/N_7 (to w_pll_150m)
                  --------
                    0.357   (66.4% logic, 33.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3668:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C85D.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u1_iddr_tdc1/Inst_rxdll_sync/SLICE_3667:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        58     0.745 PLL_TR0.CLKOS2 to    R42C85A.CLK w_pll_150m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            4096 items scored, 31 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C17.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C17.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C44.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C44.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C22.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C22.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C37.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C37.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C15.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C15.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C24.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C24.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C26.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/pdp_ram_0_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C26.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C42.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/pdp_ram_0_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C42.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C28.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C28.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.435ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_ddrrst_n  (from i_clk_50m_c +)
   Destination:    PDPW16KD   Port           u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0(ASIC)  (to w_pll_100m +)

   Delay:               1.028ns  (15.8% logic, 84.2% route), 1 logic levels.

 Constraint Details:

      1.028ns physical path delay SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0 exceeds
      1.420ns RST_HLD and
      0.000ns delay constraint less
     -0.831ns skew less
      0.788ns feedback compensation requirement (totaling 1.463ns) by 0.435ns

 Physical Path Details:

      Data path SLICE_3512 to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C39D.CLK to     R18C39D.Q0 SLICE_3512 (from i_clk_50m_c)
ROUTE       999     0.866     R18C39D.Q0 to EBR_R34C13.RST r_ddrrst_n (to w_pll_100m)
                  --------
                    1.028   (15.8% logic, 84.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.786       A7.PADDI to    R18C39D.CLK i_clk_50m_c
                  --------
                    1.495   (47.4% logic, 52.6% route), 1 logic levels.

      Destination Clock Path i_clk_50m to u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/pdp_ram_0_2_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.709         A7.PAD to       A7.PADDI i_clk_50m
ROUTE        16     0.829       A7.PADDI to   PLL_TR0.CLKI i_clk_50m_c
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS u_pll/PLLInst_0
ROUTE       999     0.788  PLL_TR0.CLKOS to *R_R34C13.CLKW w_pll_100m
                  --------
                    2.326   (30.5% logic, 69.5% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP u_pll/PLLInst_0
ROUTE       879     0.788  PLL_TR0.CLKOP to  PLL_TR0.CLKFB w_pll_50m
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            291 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_43  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_17  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.315ns  (51.4% logic, 48.6% route), 1 logic levels.

 Constraint Details:

      0.315ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6757 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.198ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6757 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R11C40B.CLK to     R11C40B.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6757 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.153     R11C40B.Q0 to     R11C42C.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r10 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.315   (51.4% logic, 48.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R11C40B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6763:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R11C42C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_57  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0(ASIC)  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.339ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.339ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 meets
      0.070ns ADDR_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.113ns) by 0.226ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R12C43B.CLK to     R12C43B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.178     R12C43B.Q1 to *_R10C42.ADB11 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rptr_9 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.339   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R12C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.788  PLL_TL0.CLKOS to *R_R10C42.CLKB u_eth_top.w_ethphy_refclk_90
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_58  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0(ASIC)  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.340ns  (47.6% logic, 52.4% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 meets
      0.070ns ADDR_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.113ns) by 0.227ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C43B.CLK to     R12C43B.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.178     R12C43B.Q0 to *_R10C42.ADB10 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rptr_8 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.340   (47.6% logic, 52.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R12C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.788  PLL_TL0.CLKOS to *R_R10C42.CLKB u_eth_top.w_ethphy_refclk_90
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_65  (to u_eth_top.w_ethphy_refclk_90 +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_66

   Delay:               0.295ns  (54.9% logic, 45.1% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6738 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.235ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6738:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R13C44A.CLK to     R13C44A.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 (from u_eth_top.w_ethphy_refclk_90)
ROUTE        24     0.133     R13C44A.Q0 to     R13C44D.CE u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_dcfifo_empty (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.295   (54.9% logic, 45.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R13C44D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_55  (to u_eth_top.w_ethphy_refclk_90 +)
                   FF                        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_56

   Delay:               0.295ns  (54.9% logic, 45.1% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6743 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.235ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6743:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R13C44A.CLK to     R13C44A.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226 (from u_eth_top.w_ethphy_refclk_90)
ROUTE        24     0.133     R13C44A.Q0 to     R13C44B.CE u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_dcfifo_empty (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.295   (54.9% logic, 45.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2226:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R13C44A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6743:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R13C44B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_50  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_24  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6760 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6760:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R11C41D.CLK to     R11C41D.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R11C41D.Q1 to     R13C41C.M0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r3 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R11C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R13C41C.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_84  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_71  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.368ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6722 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6722:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R14C43B.CLK to     R14C43B.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.131     R14C43B.Q0 to     R14C41A.D0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_8
CTOF_DEL    ---     0.075     R14C41A.D0 to     R14C41A.F0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6722
ROUTE         1     0.000     R14C41A.F0 to    R14C41A.DI0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/r_gdata_8 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.368   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R14C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R14C41A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_51  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_25  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R11C41D.CLK to     R11C41D.Q0 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R11C41D.Q0 to     R12C41A.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r2 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6753:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R11C41D.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6759:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R12C41A.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_61  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    DP16KD     Port           u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0(ASIC)  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6740 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 meets
      0.070ns ADDR_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.113ns) by 0.254ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6740 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R11C42B.CLK to     R11C42B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6740 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         1     0.206     R11C42B.Q1 to *R_R10C42.ADB7 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rptr_5 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R11C42B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.788  PLL_TL0.CLKOS to *R_R10C42.CLKB u_eth_top.w_ethphy_refclk_90
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_83  (from u_eth_top.w_ethphy_refclk_90 +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_57  (to u_eth_top.w_ethphy_refclk_90 +)

   Delay:               0.373ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.373ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.256ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C43B.CLK to     R14C43B.Q1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215 (from u_eth_top.w_ethphy_refclk_90)
ROUTE         5     0.212     R14C43B.Q1 to     R12C43B.M1 u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/rcount_9 (to u_eth_top.w_ethphy_refclk_90)
                  --------
                    0.373   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R14C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     0.745  PLL_TL0.CLKOS to    R12C43B.CLK u_eth_top.w_ethphy_refclk_90
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            108 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_16  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_4  (to i_ethphy_refclk_c +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6695 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6698 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6695 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6698:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R13C33B.CLK to     R13C33B.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6695 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R13C33B.Q1 to     R13C34D.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w3 (to i_ethphy_refclk_c)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6695:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R13C33B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6698:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R13C34D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_14  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_2  (to i_ethphy_refclk_c +)

   Delay:               0.367ns  (43.9% logic, 56.1% route), 1 logic levels.

 Constraint Details:

      0.367ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.250ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R12C33B.CLK to     R12C33B.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R12C33B.Q1 to     R12C35C.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w5 (to i_ethphy_refclk_c)
                  --------
                    0.367   (43.9% logic, 56.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R12C33B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R12C35C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_19  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_7  (to i_ethphy_refclk_c +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6694 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6697 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6694 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6697:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C34D.CLK to     R12C34D.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6694 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R12C34D.Q0 to     R13C34C.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w0 (to i_ethphy_refclk_c)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R12C34D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6697:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R13C34C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_15  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_3  (to i_ethphy_refclk_c +)

   Delay:               0.368ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.251ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R12C33B.CLK to     R12C33B.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696 (from i_ethphy_refclk_c)
ROUTE         1     0.206     R12C33B.Q0 to     R12C35C.M0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/r_gcount_w4 (to i_ethphy_refclk_c)
                  --------
                    0.368   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6696:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R12C33B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6699:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R12C35C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_50  (to i_ethphy_refclk_c +)

   Delay:               0.373ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      0.373ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.256ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C35D.CLK to     R14C35D.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         6     0.212     R14C35D.Q1 to     R14C34B.M1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5 (to i_ethphy_refclk_c)
                  --------
                    0.373   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C34B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_57  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_51  (to i_ethphy_refclk_c +)

   Delay:               0.383ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.265ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R14C35D.CLK to     R14C35D.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         5     0.146     R14C35D.Q0 to     R14C34B.C0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_4
CTOF_DEL    ---     0.075     R14C34B.C0 to     R14C34B.F0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705
ROUTE         1     0.000     R14C34B.F0 to    R14C34B.DI0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_4 (to i_ethphy_refclk_c)
                  --------
                    0.383   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C34B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_57  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_52  (to i_ethphy_refclk_c +)

   Delay:               0.383ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.383ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.265ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R14C35D.CLK to     R14C35D.Q0 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         5     0.146     R14C35D.Q0 to     R14C34A.C1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_4
CTOF_DEL    ---     0.075     R14C34A.C1 to     R14C34A.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704
ROUTE         1     0.000     R14C34A.F1 to    R14C34A.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_gdata_3 (to i_ethphy_refclk_c)
                  --------
                    0.383   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_6704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C34A.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_58  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_58  (to i_ethphy_refclk_c +)

   Delay:               0.389ns  (60.7% logic, 39.3% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.271ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C35C.CLK to     R14C35C.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238 (from i_ethphy_refclk_c)
ROUTE         5     0.153     R14C35C.Q1 to     R14C35C.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_3
CTOF_DEL    ---     0.075     R14C35C.A1 to     R14C35C.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238
ROUTE         1     0.000     R14C35C.F1 to    R14C35C.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_3 (to i_ethphy_refclk_c)
                  --------
                    0.389   (60.7% logic, 39.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35C.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_56  (to i_ethphy_refclk_c +)

   Delay:               0.389ns  (60.7% logic, 39.3% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.271ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C35D.CLK to     R14C35D.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239 (from i_ethphy_refclk_c)
ROUTE         6     0.153     R14C35D.Q1 to     R14C35D.A1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_5
CTOF_DEL    ---     0.075     R14C35D.A1 to     R14C35D.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239
ROUTE         1     0.000     R14C35D.F1 to    R14C35D.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_5 (to i_ethphy_refclk_c)
                  --------
                    0.389   (60.7% logic, 39.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35D.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60  (from i_ethphy_refclk_c +)
   Destination:    FF         Data in        u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60  (to i_ethphy_refclk_c +)

   Delay:               0.394ns  (59.9% logic, 40.1% route), 2 logic levels.

 Constraint Details:

      0.394ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.276ns

 Physical Path Details:

      Data path u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C35B.CLK to     R14C35B.Q1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237 (from i_ethphy_refclk_c)
ROUTE         5     0.158     R14C35B.Q1 to     R14C35B.B1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wcount_1
CTOF_DEL    ---     0.075     R14C35B.B1 to     R14C35B.F1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237
ROUTE         1     0.000     R14C35B.F1 to    R14C35B.DI1 u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/iwcount_1 (to i_ethphy_refclk_c)
                  --------
                    0.394   (59.9% logic, 40.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     0.786       C7.PADDI to    R14C35B.CLK i_ethphy_refclk_c
                  --------
                    0.786   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            202 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d2  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R66C5A.CLK to      R66C5A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         1     0.126      R66C5A.Q0 to      R66C5A.M1 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/lock_d1 (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R66C5A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_4389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R66C5A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R63C5B.CLK to      R63C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.057      R63C5B.Q0 to      R63C5B.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync
CTOF_DEL    ---     0.075      R63C5B.D0 to      R63C5B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397
ROUTE         1     0.000      R63C5B.F0 to     R63C5B.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_84_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R64C6D.CLK to      R64C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         9     0.069      R64C6D.Q0 to      R64C6D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[0]
CTOF_DEL    ---     0.075      R64C6D.C0 to      R64C6D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387
ROUTE         1     0.000      R64C6D.F0 to     R64C6D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag_ns[0] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4387:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R64C7D.CLK to      R64C7D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.070      R64C7D.Q0 to      R64C7D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0
CTOF_DEL    ---     0.075      R64C7D.C0 to      R64C7D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384
ROUTE         1     0.000      R64C7D.F0 to     R64C7D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_17_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C7D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4384:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C7D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R63C6D.CLK to      R63C6D.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        10     0.070      R63C6D.Q0 to      R63C6D.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]
CTOF_DEL    ---     0.075      R63C6D.C0 to      R63C6D.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385
ROUTE         1     0.000      R63C6D.F0 to     R63C6D.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_15_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C6D.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R63C5C.CLK to      R63C5C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.070      R63C5C.Q0 to      R63C5C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.075      R63C5C.C0 to      R63C5C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386
ROUTE         1     0.000      R63C5C.F0 to     R63C5C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.309ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.309ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     0.072      R63C6C.Q0 to      R63C6C.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.075      R63C6C.C0 to      R63C6C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390
ROUTE         1     0.000      R63C6C.F0 to     R63C6C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.309   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.367ns  (64.0% logic, 36.0% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.249ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R64C6C.CLK to      R64C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         5     0.132      R64C6C.Q0 to      R64C6C.M0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/flag[1]
MTOF_DEL    ---     0.073      R64C6C.M0 to    R64C6C.OFX0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388
ROUTE         1     0.000    R64C6C.OFX0 to     R64C6C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_55_i (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.367   (64.0% logic, 36.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R64C5A.CLK to      R64C5A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         8     0.134      R64C5A.Q0 to      R63C5C.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/stop
CTOF_DEL    ---     0.075      R63C5C.D0 to      R63C5C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386
ROUTE         1     0.000      R63C5C.F0 to     R63C5C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[3] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4395:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R64C5A.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)

   Delay:               0.373ns  (63.5% logic, 36.5% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.255ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R63C5B.CLK to      R63C5B.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.136      R63C5B.Q0 to      R63C6C.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync
CTOF_DEL    ---     0.075      R63C6C.D0 to      R63C6C.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390
ROUTE         1     0.000      R63C6C.F0 to     R63C6C.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2] (to u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
                  --------
                    0.373   (63.5% logic, 36.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C5B.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.745  PLL_BL0.CLKOS to     R63C6C.CLK u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_9"></A>Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_10"></A>Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_11"></A>Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_12"></A>Preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_13"></A>Preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_14"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u6/r_pulse_value3_CF1[0]  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u6/r_pulse_value3_CR15_ram/RAM0  (to w_pll_50m +)
                   FF                        u_HV_control/u6/r_pulse_value3_CR15_ram/RAM0

   Delay:               0.300ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay u_HV_control/u6/SLICE_4296 to u_HV_control/u6/SLICE_2661 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.161ns

 Physical Path Details:

      Data path u_HV_control/u6/SLICE_4296 to u_HV_control/u6/SLICE_2661:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R17C51D.CLK to     R17C51D.Q0 u_HV_control/u6/SLICE_4296 (from w_pll_50m)
ROUTE         7     0.138     R17C51D.Q0 to     R18C51C.D0 u_HV_control/u6/CO0
ZERO_DEL    ---     0.000     R18C51C.D0 to  R18C51C.WADO0 u_HV_control/u6/r_pulse_value3_CR15_ram/SLICE_2660
ROUTE         2     0.000  R18C51C.WADO0 to   R18C51A.WAD0 u_HV_control/u6/r_pulse_value3_CR15_ram/WAD0_INT (to w_pll_50m)
                  --------
                    0.300   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R17C51D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_2661:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R18C51A.WCK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.161ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u6/r_pulse_value3_CF1[0]  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u6/r_pulse_value3_CR15_ram/RAM1  (to w_pll_50m +)
                   FF                        u_HV_control/u6/r_pulse_value3_CR15_ram/RAM1

   Delay:               0.300ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay u_HV_control/u6/SLICE_4296 to u_HV_control/u6/SLICE_2662 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.161ns

 Physical Path Details:

      Data path u_HV_control/u6/SLICE_4296 to u_HV_control/u6/SLICE_2662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R17C51D.CLK to     R17C51D.Q0 u_HV_control/u6/SLICE_4296 (from w_pll_50m)
ROUTE         7     0.138     R17C51D.Q0 to     R18C51C.D0 u_HV_control/u6/CO0
ZERO_DEL    ---     0.000     R18C51C.D0 to  R18C51C.WADO0 u_HV_control/u6/r_pulse_value3_CR15_ram/SLICE_2660
ROUTE         2     0.000  R18C51C.WADO0 to   R18C51B.WAD0 u_HV_control/u6/r_pulse_value3_CR15_ram/WAD0_INT (to w_pll_50m)
                  --------
                    0.300   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_4296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R17C51D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u6/SLICE_2662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R18C51B.WCK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u1_motor_drive/u_divider1/r_quotient[15]  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u1_motor_drive/u_divider1/o_quotient[15]  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_motor_control/u1_motor_drive/u_divider1/SLICE_7640 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7702 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_motor_control/u1_motor_drive/u_divider1/SLICE_7640 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R39C61C.CLK to     R39C61C.Q1 u_motor_control/u1_motor_drive/u_divider1/SLICE_7640 (from w_pll_50m)
ROUTE         1     0.126     R39C61C.Q1 to     R39C61B.M1 u_motor_control/u1_motor_drive/u_divider1/r_quotient[15] (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R39C61C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_motor_control/u1_motor_drive/u_divider1/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R39C61B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_4  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_36  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_HV_control/u3/U1/U1/SLICE_4066 to u_HV_control/u3/U1/U1/SLICE_4177 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_4066 to u_HV_control/u3/U1/U1/SLICE_4177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R21C57C.CLK to     R21C57C.Q1 u_HV_control/u3/U1/U1/SLICE_4066 (from w_pll_50m)
ROUTE         1     0.126     R21C57C.Q1 to     R21C57A.M1 u_HV_control/u3/U1/U1/multiplier_or2_27 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4066:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R21C57C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R21C57A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_motor_control/u2_motor_drive/u_divider2/r_quotient[15]  (from w_pll_50m +)
   Destination:    FF         Data in        u_motor_control/u2_motor_drive/u_divider2/o_quotient[15]  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_motor_control/u2_motor_drive/u_divider2/SLICE_7849 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7878 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_motor_control/u2_motor_drive/u_divider2/SLICE_7849 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7878:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R61C81A.CLK to     R61C81A.Q1 u_motor_control/u2_motor_drive/u_divider2/SLICE_7849 (from w_pll_50m)
ROUTE         1     0.126     R61C81A.Q1 to     R61C81D.M1 u_motor_control/u2_motor_drive/u_divider2/r_quotient[15] (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R61C81A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_motor_control/u2_motor_drive/u_divider2/SLICE_7878:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R61C81D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/r_dac_value[7]  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u_hvpwm_ctrl/r_pwm_value[5]  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_HV_control/u3/SLICE_4040 to u_HV_control/u_hvpwm_ctrl/SLICE_4364 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_HV_control/u3/SLICE_4040 to u_HV_control/u_hvpwm_ctrl/SLICE_4364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R48C61A.CLK to     R48C61A.Q1 u_HV_control/u3/SLICE_4040 (from w_pll_50m)
ROUTE         1     0.126     R48C61A.Q1 to     R48C61D.M1 u_HV_control/o_dac_value[5] (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/SLICE_4040:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C61A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u_hvpwm_ctrl/SLICE_4364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R48C61D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_12  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_44  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_HV_control/u3/U1/U1/SLICE_4062 to u_HV_control/u3/U1/U1/SLICE_4173 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_4062 to u_HV_control/u3/U1/U1/SLICE_4173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R20C65D.CLK to     R20C65D.Q1 u_HV_control/u3/U1/U1/SLICE_4062 (from w_pll_50m)
ROUTE         1     0.126     R20C65D.Q1 to     R20C65B.M1 u_HV_control/u3/U1/U1/multiplier_or2_19 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R20C65D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R20C65B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_5  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_37  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_4066 to u_HV_control/u3/U1/U1/SLICE_4177 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_4066 to u_HV_control/u3/U1/U1/SLICE_4177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R21C57C.CLK to     R21C57C.Q0 u_HV_control/u3/U1/U1/SLICE_4066 (from w_pll_50m)
ROUTE         1     0.126     R21C57C.Q0 to     R21C57A.M0 u_HV_control/u3/U1/U1/multiplier_or2_26 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4066:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R21C57C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R21C57A.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_13  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_45  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_4062 to u_HV_control/u3/U1/U1/SLICE_4173 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_4062 to u_HV_control/u3/U1/U1/SLICE_4173:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R20C65D.CLK to     R20C65D.Q0 u_HV_control/u3/U1/U1/SLICE_4062 (from w_pll_50m)
ROUTE         1     0.126     R20C65D.Q0 to     R20C65B.M0 u_HV_control/u3/U1/U1/multiplier_or2_18 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R20C65D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R20C65B.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_HV_control/u3/U1/U1/FF_31  (from w_pll_50m +)
   Destination:    FF         Data in        u_HV_control/u3/U1/U1/FF_63  (to w_pll_50m +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_HV_control/u3/U1/U1/SLICE_4053 to u_HV_control/u3/U1/U1/SLICE_4164 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_HV_control/u3/U1/U1/SLICE_4053 to u_HV_control/u3/U1/U1/SLICE_4164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R23C57C.CLK to     R23C57C.Q0 u_HV_control/u3/U1/U1/SLICE_4053 (from w_pll_50m)
ROUTE         1     0.126     R23C57C.Q0 to     R23C57D.M0 u_HV_control/u3/U1/U1/multiplier_or2_0 (to w_pll_50m)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4053:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R23C57C.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll/PLLInst_0 to u_HV_control/u3/U1/U1/SLICE_4164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       879     0.745  PLL_TR0.CLKOP to    R23C57D.CLK w_pll_50m
                  --------
                    0.745   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_15"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               1.437ns  (16.5% logic, 83.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192     R69C2A.CLK to      R69C2A.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4392 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         2     0.289      R69C2A.Q0 to      R65C2B.D0 u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst
CTOF_DEL    ---     0.088      R65C2B.D0 to      R65C2B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47     1.182      R65C2B.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    1.751   (16.0% logic, 84.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    CLKDIVF    Port           u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF(ASIC)  (to u_ddr3/ddr3_ipcore_inst/eclk +)

   Delay:               1.607ns  (14.7% logic, 85.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192     R63C5C.CLK to      R63C5C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4386 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE         7     0.494      R63C5C.Q0 to      R65C2B.A0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]
CTOF_DEL    ---     0.088      R65C2B.A0 to      R65C2B.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13155
ROUTE        47     1.182      R65C2B.F0 to  CLKDIV_L1.RST u_ddr3/ddr3_ipcore_inst/ddr_rst (to u_ddr3/ddr3_ipcore_inst/eclk)
                  --------
                    1.956   (14.3% logic, 85.7% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_16"></A>Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause  (to w_sclk +)

   Delay:               0.466ns  (50.9% logic, 49.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192     R63C6C.CLK to      R63C6C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4390 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        12     0.347      R63C6C.Q0 to      R62C5B.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause
CTOF_DEL    ---     0.088      R62C5B.C0 to      R62C5B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5465
ROUTE         1     0.000      R62C5B.F0 to     R62C5B.DI0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2 (to w_sclk)
                  --------
                    0.627   (44.7% logic, 55.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]  (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good  (to w_sclk +)

   Delay:               0.635ns  (37.3% logic, 62.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.192     R64C7C.CLK to      R64C7C.Q0 u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_4394 (from u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos)
ROUTE        11     0.558      R64C7C.Q0 to      R65C5A.C0 u_ddr3/ddr3_ipcore_inst/U1_clocking/ready
CTOF_DEL    ---     0.088      R65C5A.C0 to      R65C5A.F0 u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_5702
ROUTE         1     0.000      R65C5A.F0 to     R65C5A.DI0 u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2 (to w_sclk)
                  --------
                    0.838   (33.4% logic, 66.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_17"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA  (to w_sclk +)

   Delay:               0.328ns  (49.1% logic, 50.9% route), 1 logic levels.

 Constraint Details:

      0.328ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.350ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.167      R38C2A.Q1 to *_L38A.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.328   (49.1% logic, 50.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6  (to w_sclk +)

   Delay:               0.412ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.412ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.434ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.251      R38C2A.Q1 to *_L38B.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.412   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38B.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8  (to w_sclk +)

   Delay:               0.412ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.412ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.434ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.251      R38C2A.Q1 to *_L38C.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.412   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.436ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r11  (to w_sclk +)

   Delay:               0.414ns  (38.9% logic, 61.1% route), 1 logic levels.

 Constraint Details:

      0.414ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[8]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.436ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.253      R38C2A.Q1 to *_L35D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.414   (38.9% logic, 61.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[8]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L35D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7  (to w_sclk +)

   Delay:               0.482ns  (33.4% logic, 66.6% route), 1 logic levels.

 Constraint Details:

      0.482ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.504ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.321      R38C2A.Q1 to *_L38D.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.482   (33.4% logic, 66.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA  (to w_sclk +)

   Delay:               0.482ns  (33.4% logic, 66.6% route), 1 logic levels.

 Constraint Details:

      0.482ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[12]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.504ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.321      R38C2A.Q1 to *_L38A.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.482   (33.4% logic, 66.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[12]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6  (to w_sclk +)

   Delay:               0.482ns  (33.4% logic, 66.6% route), 1 logic levels.

 Constraint Details:

      0.482ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[13]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.504ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.321      R38C2A.Q1 to *_L38B.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.482   (33.4% logic, 66.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[13]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38B.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r9  (to w_sclk +)

   Delay:               0.484ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      0.484ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[9]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.506ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.323      R38C2A.Q1 to *_L35C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.484   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[9]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L35C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.508ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8  (to w_sclk +)

   Delay:               0.486ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.486ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[14]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.508ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.325      R38C2A.Q1 to *_L38C.TSDATA0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.486   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[14]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38C.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.508ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7  (to w_sclk +)

   Delay:               0.486ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      0.486ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[15]_MGIOL meets
     -0.065ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling -0.022ns) by 0.508ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C2A.CLK to      R38C2A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428 (from w_sclk)
ROUTE        16     0.325      R38C2A.Q1 to *_L38D.TSDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[1] (to w_sclk)
                  --------
                    0.486   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5428:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C2A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[15]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L38D.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.328ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_18"></A>Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               0.696ns  (33.9% logic, 66.1% route), 2 logic levels.

 Constraint Details:

      0.696ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.671ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C4D.CLK to      R38C4D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.235      R38C4D.Q1 to      R41C3B.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.075      R41C3B.C0 to      R41C3B.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_13093
ROUTE         1     0.225      R41C3B.F0 to *_L41A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    0.696   (33.9% logic, 66.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               0.696ns  (33.9% logic, 66.1% route), 2 logic levels.

 Constraint Details:

      0.696ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 0.671ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R38C4D.CLK to      R38C4D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.235      R38C4D.Q1 to      R41C3D.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]
CTOF_DEL    ---     0.075      R41C3D.C0 to      R41C3D.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_13096
ROUTE         1     0.225      R41C3D.F0 to *_L41A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    0.696   (33.9% logic, 66.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L41A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               1.196ns  (19.8% logic, 80.2% route), 2 logic levels.

 Constraint Details:

      1.196ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R38C4D.CLK to      R38C4D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.425      R38C4D.Q0 to      R49C3C.D0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.075      R49C3C.D0 to      R49C3C.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_13100
ROUTE         1     0.534      R49C3C.F0 to *_L65A.TXDATA3 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a (to w_sclk)
                  --------
                    1.196   (19.8% logic, 80.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB  (to w_sclk +)

   Delay:               1.409ns  (16.8% logic, 83.2% route), 2 logic levels.

 Constraint Details:

      1.409ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL meets
     -0.018ns DO_HLD and
      0.000ns delay constraint less
     -0.043ns skew requirement (totaling 0.025ns) by 1.384ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R38C4D.CLK to      R38C4D.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327 (from w_sclk)
ROUTE         2     0.531      R38C4D.Q0 to      R47C4A.C0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]
CTOF_DEL    ---     0.075      R47C4A.C0 to      R47C4A.F0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_13097
ROUTE         1     0.641      R47C4A.F0 to *_L65A.TXDATA1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int (to w_sclk)
                  --------
                    1.409   (16.8% logic, 83.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_5327:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R38C4D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.635 *KDIV_L1.CDIVX to   IOL_L65A.CLK w_sclk
                  --------
                    0.635   (0.0% logic, 100.0% route), 0 logic levels.

Report:    0.696ns is the minimum delay for this preference.


================================================================================
<A name="par_twr_pref_1_19"></A>Preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
            1947 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_23  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_7  (to w_iddr_sclk2 +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R27C77C.CLK to     R27C77C.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 (from w_iddr_sclk2)
ROUTE         1     0.126     R27C77C.Q0 to     R27C77B.M0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/r_gcount_w2 (to w_iddr_sclk2)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C77C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C77B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_19  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_3  (to w_iddr_sclk2 +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R26C77D.CLK to     R26C77D.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 (from w_iddr_sclk2)
ROUTE         1     0.126     R26C77D.Q0 to     R26C77B.M0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/r_gcount_w6 (to w_iddr_sclk2)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C77D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C77B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM0  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM0

   Delay:               0.309ns  (52.4% logic, 47.6% route), 2 logic levels.

 Constraint Details:

      0.309ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.172ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R27C80D.CLK to     R27C80D.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 (from w_iddr_sclk2)
ROUTE        24     0.147     R27C80D.Q0 to     R26C80C.C0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R26C80C.C0 to  R26C80C.WADO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.60
ROUTE         2     0.000  R26C80C.WADO2 to   R26C80A.WAD2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/WAD2_INT (to w_iddr_sclk2)
                  --------
                    0.309   (52.4% logic, 47.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C80D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C80A.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.172ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1

   Delay:               0.309ns  (52.4% logic, 47.6% route), 2 logic levels.

 Constraint Details:

      0.309ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.172ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R27C80D.CLK to     R27C80D.Q0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082 (from w_iddr_sclk2)
ROUTE        24     0.147     R27C80D.Q0 to     R26C80C.C0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R26C80C.C0 to  R26C80C.WADO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.60
ROUTE         2     0.000  R26C80C.WADO2 to   R26C80B.WAD2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/WAD2_INT (to w_iddr_sclk2)
                  --------
                    0.309   (52.4% logic, 47.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8082:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C80D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C80B.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_tdc_state[0]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_tdc_state[0]  (to w_iddr_sclk2 +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8040 to u_mpt2042_top/u2_lvds_dec/SLICE_8040 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8040 to u_mpt2042_top/u2_lvds_dec/SLICE_8040:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R25C83B.CLK to     R25C83B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8040 (from w_iddr_sclk2)
ROUTE         7     0.056     R25C83B.Q0 to     R25C83B.D0 u_mpt2042_top/u2_lvds_dec/r_tdc_state[0]
CTOF_DEL    ---     0.075     R25C83B.D0 to     R25C83B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8040
ROUTE         1     0.000     R25C83B.F0 to    R25C83B.DI0 u_mpt2042_top/u2_lvds_dec/r_tdc_state_nss[0] (to w_iddr_sclk2)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8040:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R25C83B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8040:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R25C83B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvds_clkcnt[0]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/r_lvds_clkcnt[0]  (to w_iddr_sclk2 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8021 to u_mpt2042_top/u2_lvds_dec/SLICE_8021 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8021 to u_mpt2042_top/u2_lvds_dec/SLICE_8021:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R23C79B.CLK to     R23C79B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8021 (from w_iddr_sclk2)
ROUTE        15     0.057     R23C79B.Q0 to     R23C79B.D0 u_mpt2042_top/u2_lvds_dec/r_lvds_clkcnt[0]
CTOF_DEL    ---     0.075     R23C79B.D0 to     R23C79B.F0 u_mpt2042_top/u2_lvds_dec/SLICE_8021
ROUTE         1     0.000     R23C79B.F0 to    R23C79B.DI0 u_mpt2042_top/u2_lvds_dec/r_lvds_clkcnt_rst0 (to w_iddr_sclk2)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8021:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R23C79B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8021:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R23C79B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/RAM1

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8036 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.184ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8036 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R26C82B.CLK to     R26C82B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8036 (from w_iddr_sclk2)
ROUTE         8     0.135     R26C82B.Q0 to     R26C80C.D1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]
ZERO_DEL    ---     0.000     R26C80C.D1 to   R26C80C.WDO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.60
ROUTE         1     0.000   R26C80C.WDO2 to    R26C80B.WD0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1/WD2_INT (to w_iddr_sclk2)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C82B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_1_1.61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C80B.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1/RAM1  (to w_iddr_sclk2 +)
                   FF                        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1/RAM1

   Delay:               0.297ns  (54.5% logic, 45.5% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u_mpt2042_top/u2_lvds_dec/SLICE_8036 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1.66 meets
      0.113ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.113ns) by 0.184ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/SLICE_8036 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1.66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R26C82B.CLK to     R26C82B.Q0 u_mpt2042_top/u2_lvds_dec/SLICE_8036 (from w_iddr_sclk2)
ROUTE         8     0.135     R26C82B.Q0 to     R26C81C.D1 u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata[6]
ZERO_DEL    ---     0.000     R26C81C.D1 to   R26C81C.WDO2 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1
ROUTE         1     0.000   R26C81C.WDO2 to    R26C81B.WD0 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1/WD2_INT (to w_iddr_sclk2)
                  --------
                    0.297   (54.5% logic, 45.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/SLICE_8036:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C82B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/fifo_pfu_2_1.66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C81B.WCK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_22  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_6  (to w_iddr_sclk2 +)

   Delay:               0.302ns  (53.3% logic, 46.7% route), 1 logic levels.

 Constraint Details:

      0.302ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.185ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R27C77C.CLK to     R27C77C.Q1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058 (from w_iddr_sclk2)
ROUTE         1     0.141     R27C77C.Q1 to     R27C77B.M1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/r_gcount_w3 (to w_iddr_sclk2)
                  --------
                    0.302   (53.3% logic, 46.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8058:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C77C.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R27C77B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_18  (from w_iddr_sclk2 +)
   Destination:    FF         Data in        u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/FF_2  (to w_iddr_sclk2 +)

   Delay:               0.302ns  (53.3% logic, 46.7% route), 1 logic levels.

 Constraint Details:

      0.302ns physical path delay u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.185ns

 Physical Path Details:

      Data path u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R26C77D.CLK to     R26C77D.Q1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060 (from w_iddr_sclk2)
ROUTE         1     0.141     R26C77D.Q1 to     R26C77B.M1 u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/r_gcount_w7 (to w_iddr_sclk2)
                  --------
                    0.302   (53.3% logic, 46.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8060:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C77D.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u2_iddr_tdc2/Inst6_CLKDIVF to u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/SLICE_8064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R0.CDIVX to    R26C77B.CLK w_iddr_sclk2
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_20"></A>Preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
            1997 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_85  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/RAM0  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/RAM0

   Delay:               0.292ns  (55.5% logic, 44.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7961 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.153ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7961 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R41C14D.CLK to     R41C14D.Q0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7961 (from w_iddr_sclk1)
ROUTE        24     0.130     R41C14D.Q0 to     R42C14C.D0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wptr_0
ZERO_DEL    ---     0.000     R42C14C.D0 to  R42C14C.WADO0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0
ROUTE         2     0.000  R42C14C.WADO0 to   R42C14A.WAD0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/WAD0_INT (to w_iddr_sclk1)
                  --------
                    0.292   (55.5% logic, 44.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7961:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C14D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R42C14A.WCK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_tdc_state[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_tdc_state[0]  (to w_iddr_sclk1 +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7920 to u_mpt2042_top/u1_lvds_dec/SLICE_7920 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7920 to u_mpt2042_top/u1_lvds_dec/SLICE_7920:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C27A.CLK to     R38C27A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7920 (from w_iddr_sclk1)
ROUTE         7     0.056     R38C27A.Q0 to     R38C27A.D0 u_mpt2042_top/u1_lvds_dec/r_tdc_state[0]
CTOF_DEL    ---     0.075     R38C27A.D0 to     R38C27A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7920
ROUTE         1     0.000     R38C27A.F0 to    R38C27A.DI0 u_mpt2042_top/u1_lvds_dec/r_tdc_state_nss[0] (to w_iddr_sclk1)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R38C27A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R38C27A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_crc_datain[6]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_crc_datain[6]  (to w_iddr_sclk1 +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7891 to u_mpt2042_top/u1_lvds_dec/SLICE_7891 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7891 to u_mpt2042_top/u1_lvds_dec/SLICE_7891:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R37C13A.CLK to     R37C13A.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7891 (from w_iddr_sclk1)
ROUTE         4     0.057     R37C13A.Q0 to     R37C13A.D0 u_mpt2042_top/u1_lvds_dec/r_crc_datain[6]
CTOF_DEL    ---     0.075     R37C13A.D0 to     R37C13A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7891
ROUTE         1     0.000     R37C13A.F0 to    R37C13A.DI0 u_mpt2042_top/u1_lvds_dec/N_234_i (to w_iddr_sclk1)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R37C13A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7891:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R37C13A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]  (to w_iddr_sclk1 +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7899 to u_mpt2042_top/u1_lvds_dec/SLICE_7899 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7899 to u_mpt2042_top/u1_lvds_dec/SLICE_7899:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R27C17C.CLK to     R27C17C.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7899 (from w_iddr_sclk1)
ROUTE         3     0.069     R27C17C.Q0 to     R27C17C.C0 u_mpt2042_top/u1_lvds_dec/r_idle_k285_cnt[0]
CTOF_DEL    ---     0.075     R27C17C.C0 to     R27C17C.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7899
ROUTE         1     0.000     R27C17C.F0 to    R27C17C.DI0 u_mpt2042_top/u1_lvds_dec/fb (to w_iddr_sclk1)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7899:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R27C17C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7899:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R27C17C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[0]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[0]  (to w_iddr_sclk1 +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7901 to u_mpt2042_top/u1_lvds_dec/SLICE_7901 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7901 to u_mpt2042_top/u1_lvds_dec/SLICE_7901:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R28C17D.CLK to     R28C17D.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7901 (from w_iddr_sclk1)
ROUTE        15     0.071     R28C17D.Q0 to     R28C17D.C0 u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[0]
CTOF_DEL    ---     0.075     R28C17D.C0 to     R28C17D.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7901
ROUTE         1     0.000     R28C17D.F0 to    R28C17D.DI0 u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt_rst0 (to w_iddr_sclk1)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7901:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C17D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7901:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C17D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_tdc_state[2]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_tdc_state[2]  (to w_iddr_sclk1 +)

   Delay:               0.308ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.308ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7921 to u_mpt2042_top/u1_lvds_dec/SLICE_7921 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.190ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7921 to u_mpt2042_top/u1_lvds_dec/SLICE_7921:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R37C21D.CLK to     R37C21D.Q0 u_mpt2042_top/u1_lvds_dec/SLICE_7921 (from w_iddr_sclk1)
ROUTE        18     0.071     R37C21D.Q0 to     R37C21D.C0 u_mpt2042_top/u1_lvds_dec/r_tdc_state[2]
CTOF_DEL    ---     0.075     R37C21D.C0 to     R37C21D.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7921
ROUTE         1     0.000     R37C21D.F0 to    R37C21D.DI0 u_mpt2042_top/u1_lvds_dec/N_204_i (to w_iddr_sclk1)
                  --------
                    0.308   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R37C21D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R37C21D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/RAM0  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/RAM0

   Delay:               0.379ns  (42.7% logic, 57.3% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.242ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C14C.CLK to     R40C14C.Q0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 (from w_iddr_sclk1)
ROUTE        24     0.217     R40C14C.Q0 to     R42C14C.C0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R42C14C.C0 to  R42C14C.WADO2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0
ROUTE         1     0.000  R42C14C.WADO2 to   R42C14A.WAD2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0/WAD2_INT (to w_iddr_sclk1)
                  --------
                    0.379   (42.7% logic, 57.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R40C14C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_2_0.24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R42C14A.WCK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[1]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[2]  (to w_iddr_sclk1 +)

   Delay:               0.361ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7901 to u_mpt2042_top/u1_lvds_dec/SLICE_7902 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.243ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7901 to u_mpt2042_top/u1_lvds_dec/SLICE_7902:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R28C17D.CLK to     R28C17D.Q1 u_mpt2042_top/u1_lvds_dec/SLICE_7901 (from w_iddr_sclk1)
ROUTE        24     0.125     R28C17D.Q1 to     R28C17A.D0 u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt[1]
CTOF_DEL    ---     0.075     R28C17A.D0 to     R28C17A.F0 u_mpt2042_top/u1_lvds_dec/SLICE_7902
ROUTE         1     0.000     R28C17A.F0 to    R28C17A.DI0 u_mpt2042_top/u1_lvds_dec/r_lvds_clkcnt_rst2 (to w_iddr_sclk1)
                  --------
                    0.361   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7901:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C17D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7902:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C17A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.251ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[15]  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[19]  (to w_iddr_sclk1 +)

   Delay:               0.369ns  (64.0% logic, 36.0% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay u_mpt2042_top/u1_lvds_dec/SLICE_7910 to u_mpt2042_top/u1_lvds_dec/SLICE_7912 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.251ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/SLICE_7910 to u_mpt2042_top/u1_lvds_dec/SLICE_7912:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R28C15A.CLK to     R28C15A.Q1 u_mpt2042_top/u1_lvds_dec/SLICE_7910 (from w_iddr_sclk1)
ROUTE         3     0.133     R28C15A.Q1 to     R28C15D.C1 u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf[15]
CTOF_DEL    ---     0.075     R28C15D.C1 to     R28C15D.F1 u_mpt2042_top/u1_lvds_dec/SLICE_7912
ROUTE         1     0.000     R28C15D.F1 to    R28C15D.DI1 u_mpt2042_top/u1_lvds_dec/r_lvds_datain_buf_r[19] (to w_iddr_sclk1)
                  --------
                    0.369   (64.0% logic, 36.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7910:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C15A.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/SLICE_7912:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R28C15D.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/FF_83  (from w_iddr_sclk1 +)
   Destination:    FF         Data in        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2/RAM1  (to w_iddr_sclk1 +)
                   FF                        u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2/RAM1

   Delay:               0.389ns  (41.6% logic, 58.4% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2 meets
      0.137ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.137ns) by 0.252ns

 Physical Path Details:

      Data path u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R40C14C.CLK to     R40C14C.Q0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962 (from w_iddr_sclk1)
ROUTE        24     0.227     R40C14C.Q0 to     R41C16C.C0 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wptr_2
ZERO_DEL    ---     0.000     R41C16C.C0 to  R41C16C.WADO2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2.52
ROUTE         2     0.000  R41C16C.WADO2 to   R41C16B.WAD2 u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2/WAD2_INT (to w_iddr_sclk1)
                  --------
                    0.389   (41.6% logic, 58.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/SLICE_7962:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R40C14C.CLK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u1_iddr_tdc1/Inst6_CLKDIVF to u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/fifo_pfu_7_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       120     0.592 *KDIV_R1.CDIVX to    R41C16B.WCK w_iddr_sclk1
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_21"></A>Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[19]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue_r[19]  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R17C20A.CLK to     R17C20A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 (from w_sclk)
ROUTE         1     0.126     R17C20A.Q1 to     R17C20B.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[19] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R17C20A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R17C20B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r2  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r3  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R44C10A.CLK to     R44C10A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308 (from w_sclk)
ROUTE         1     0.126     R44C10A.Q1 to     R44C10A.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r2_Q (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R44C10A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R44C10A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d[7]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d1[7]  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4970 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4956 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4970 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4956:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R21C6D.CLK to      R21C6D.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4970 (from w_sclk)
ROUTE         1     0.126      R21C6D.Q1 to      R21C6C.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d[7] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4970:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R21C6D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4956:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to     R21C6C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r1  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R42C10A.CLK to     R42C10A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539 (from w_sclk)
ROUTE         1     0.126     R42C10A.Q1 to     R42C10A.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R42C10A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R42C10A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/mirror_info[25]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d[25]  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4427 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4979 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4427 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4979:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R23C18C.CLK to     R23C18C.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4427 (from w_sclk)
ROUTE         1     0.126     R23C18C.Q1 to     R23C18D.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/addr_cdl[25] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4427:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R23C18C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_4979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R23C18D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[17]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue_r[17]  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R18C15B.CLK to     R18C15B.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 (from w_sclk)
ROUTE         1     0.126     R18C15B.Q1 to     R18C15C.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[17] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R18C15B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R18C15C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r4  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r5  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R54C10C.CLK to     R54C10C.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310 (from w_sclk)
ROUTE         1     0.126     R54C10C.Q1 to     R54C10C.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/cal_bc4_r4_Q (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R54C10C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_5310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R54C10C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/queue2_info[17]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cut_in_line_bank_addr[1]  (to w_sclk +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4836 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4715 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4836 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4715:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R16C15A.CLK to     R16C15A.Q1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4836 (from w_sclk)
ROUTE         1     0.126     R16C15A.Q1 to     R16C15D.M1 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/queue2_info[17] (to w_sclk)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4836:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R16C15A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_4715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R16C15D.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[16]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue_r[16]  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R18C15B.CLK to     R18C15B.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187 (from w_sclk)
ROUTE         1     0.126     R18C15B.Q0 to     R18C15C.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[16] (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R18C15B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R18C15C.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[18]  (from w_sclk +)
   Destination:    FF         Data in        u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue_r[18]  (to w_sclk +)

   Delay:               0.288ns  (56.3% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.171ns

 Physical Path Details:

      Data path u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R17C20A.CLK to     R17C20A.Q0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188 (from w_sclk)
ROUTE         1     0.126     R17C20A.Q0 to     R17C20B.M0 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_queue[18] (to w_sclk)
                  --------
                    0.288   (56.3% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_5188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R17C20A.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_4407:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.592 *KDIV_L1.CDIVX to    R17C20B.CLK w_sclk
                  --------
                    0.592   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_22"></A>Internal Preference: Timing Rule Check
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: em_ddr_dqs[0]_MGIOL meets ECLK to DQSW skew range from -6.719ns to -0.078ns

   Max skew of -0.225ns meets timing requirement of -0.078ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.636   (17.0% logic, 83.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.407ns meets timing requirement of -6.719ns by 6.312ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L65A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw)
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS65.ECLK to    LDQS65.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS65.DQSW to  IOL_L65A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw
                  --------
                    1.859   (15.2% logic, 84.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_dqs[1]_MGIOL meets ECLK to DQSW skew range from -6.719ns to -0.078ns

   Max skew of -0.225ns meets timing requirement of -0.078ns by 0.147ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    1.636   (17.0% logic, 83.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.407ns meets timing requirement of -6.719ns by 6.312ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L41A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw)
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.000    LDQS41.ECLK to    LDQS41.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         1     0.316    LDQS41.DQSW to  IOL_L41A.DQSW u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw
                  --------
                    1.859   (15.2% logic, 84.8% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: i_tdc1_lvds_serdata_MGIOL meets ECLK to CLK skew range from -6.685ns to -0.050ns

   Max skew of -0.620ns meets timing requirement of -0.050ns by 0.570ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.268 *NC1_BK2.ECLKO to  IOL_R26A.ECLK u1_iddr_tdc1/eclko (to w_iddr_sclk1)
                  --------
                    1.719   (64.6% logic, 35.4% route), 3 logic levels.

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.186 *NC1_BK2.ECLKO to CLKDIV_R1.CLKI u1_iddr_tdc1/eclko
CLKOUT_DEL  ---     0.167 CLKDIV_R1.CLKI to *KDIV_R1.CDIVX u1_iddr_tdc1/Inst6_CLKDIVF
ROUTE       120     0.535 *KDIV_R1.CDIVX to   IOL_R26A.CLK w_iddr_sclk1
                  --------
                    2.339   (54.6% logic, 45.4% route), 4 logic levels.

   Min skew of -0.837ns meets timing requirement of -6.685ns by 5.848ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.177 *NC1_BK2.ECLKO to  IOL_R26A.ECLK u1_iddr_tdc1/eclko (to w_iddr_sclk1)
                  --------
                    1.641   (67.9% logic, 32.1% route), 3 logic levels.

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        K16.PAD to      K16.PADDI i_tdc1_lvds_serclk
ROUTE         1     0.031      K16.PADDI to    DLLDEL_20.A u1_iddr_tdc1/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_20.A to    DLLDEL_20.Z u1_iddr_tdc1/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_20.Z to *NC1_BK2.ECLKI u1_iddr_tdc1/eclki
C2OUT_DEL   ---     0.000 *NC1_BK2.ECLKI to *NC1_BK2.ECLKO u1_iddr_tdc1/Inst5_ECLKSYNCB
ROUTE         3     0.202 *NC1_BK2.ECLKO to CLKDIV_R1.CLKI u1_iddr_tdc1/eclko
CLKOUT_DEL  ---     0.177 CLKDIV_R1.CLKI to *KDIV_R1.CDIVX u1_iddr_tdc1/Inst6_CLKDIVF
ROUTE       120     0.635 *KDIV_R1.CDIVX to   IOL_R26A.CLK w_iddr_sclk1
                  --------
                    2.478   (52.1% logic, 47.9% route), 4 logic levels.


Passed: i_tdc2_lvds_serdata_MGIOL meets ECLK to CLK skew range from -6.685ns to -0.050ns

   Max skew of -0.620ns meets timing requirement of -0.050ns by 0.570ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.268 *NC0_BK2.ECLKO to  IOL_R29A.ECLK u2_iddr_tdc2/eclko (to w_iddr_sclk2)
                  --------
                    1.719   (64.6% logic, 35.4% route), 3 logic levels.

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.309    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.186 *NC0_BK2.ECLKO to CLKDIV_R0.CLKI u2_iddr_tdc2/eclko
CLKOUT_DEL  ---     0.167 CLKDIV_R0.CLKI to *KDIV_R0.CDIVX u2_iddr_tdc2/Inst6_CLKDIVF
ROUTE       120     0.535 *KDIV_R0.CDIVX to   IOL_R29A.CLK w_iddr_sclk2
                  --------
                    2.339   (54.6% logic, 45.4% route), 4 logic levels.

   Min skew of -0.837ns meets timing requirement of -6.685ns by 5.848ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.177 *NC0_BK2.ECLKO to  IOL_R29A.ECLK u2_iddr_tdc2/eclko (to w_iddr_sclk2)
                  --------
                    1.641   (67.9% logic, 32.1% route), 3 logic levels.

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282        J16.PAD to      J16.PADDI i_tdc2_lvds_serclk
ROUTE         1     0.031      J16.PADDI to    DLLDEL_21.A u2_iddr_tdc2/buf_clkin
CLKI2O_DEL  ---     0.833    DLLDEL_21.A to    DLLDEL_21.Z u2_iddr_tdc2/Inst3_DLLDELD
ROUTE         1     0.318    DLLDEL_21.Z to *NC0_BK2.ECLKI u2_iddr_tdc2/eclki
C2OUT_DEL   ---     0.000 *NC0_BK2.ECLKI to *NC0_BK2.ECLKO u2_iddr_tdc2/Inst5_ECLKSYNCB
ROUTE         3     0.202 *NC0_BK2.ECLKO to CLKDIV_R0.CLKI u2_iddr_tdc2/eclko
CLKOUT_DEL  ---     0.177 CLKDIV_R0.CLKI to *KDIV_R0.CDIVX u2_iddr_tdc2/Inst6_CLKDIVF
ROUTE       120     0.635 *KDIV_R0.CDIVX to   IOL_R29A.CLK w_iddr_sclk2
                  --------
                    2.478   (52.1% logic, 47.9% route), 4 logic levels.


Passed: em_ddr_data[0]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L62D.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS65.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS65.ECLK to LDQS65.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS65.DQSW270 to *_L62D.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[10]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L35B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[11]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L35A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L35A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[12]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38A.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38A.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[13]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38B.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38B.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.


Passed: em_ddr_data[14]_MGIOL meets ECLK to DQSW270 skew range from -6.715ns to -0.069ns

   Max skew of -0.983ns meets timing requirement of -0.069ns by 0.914ns

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.411   (19.7% logic, 80.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.278         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.723       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.142  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.394   (43.3% logic, 56.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.667  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.667   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -1.165ns meets timing requirement of -6.715ns by 5.550ns

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.177 *NC1_BK6.ECLKO to  IOL_L38C.ECLK u_ddr3/ddr3_ipcore_inst/eclk (to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1])
                  --------
                    1.452   (19.4% logic, 80.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

   Max DQSW270:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.282         J1.PAD to       J1.PADDI i_ddrclk_100m
ROUTE         1     0.829       J1.PADDI to   PLL_BL0.CLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.164  PLL_BL0.CLKOP to *NC1_BK6.ECLKI u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
C2OUT_DEL   ---     0.000 *NC1_BK6.ECLKI to *NC1_BK6.ECLKO u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB
ROUTE        26     0.268 *NC1_BK6.ECLKO to    LDQS41.ECLK u_ddr3/ddr3_ipcore_inst/eclk
S2DQSW_DEL  ---     0.758    LDQS41.ECLK to LDQS41.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf
ROUTE         9     0.316 LDQS41.DQSW270 to *_L38C.DQSW270 u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]
                  --------
                    2.617   (39.7% logic, 60.3% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0
ROUTE         2     0.788  PLL_BL0.CLKOP to  PLL_BL0.CLKFB u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop
                  --------
                    0.788   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.270 ns|   2  
                                        |             |             |
FREQUENCY NET "w_pll_150m" 150.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|    -0.435 ns|   1 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.198 ns|   1  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |     0.000 ns|     0.250 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc1_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "i_tdc2_lvds_serclk"     |             |             |
300.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.161 ns|   2  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |     0.000 ns|     0.328 ns|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |     0.000 ns|     0.696 ns|   2  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk2" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET "w_iddr_sclk1" 150.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.153 ns|   2  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=r_ddrrst_n">r_ddrrst_n</a>                              |    1841|      31|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 25 clocks:

Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 1677
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP   Loads: 879
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2   Loads: 58
   Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_150m" 150.000000 MHz ;   Transfers: 1

Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS   Loads: 4090
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_50m   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 1

   Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: w_iddr_sclk2   Source: u2_iddr_tdc2/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_iddr_sclk1   Source: u1_iddr_tdc1/Inst6_CLKDIVF.CDIVX   Loads: 120
   Covered under: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_eth_top/u_eth_pll/CLKOP   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_eth_top.w_ethphy_refclk_90   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_ddr3/ddr3_ipcore_inst/eclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u2_iddr_tdc2/eclko   Source: u2_iddr_tdc2/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u2_iddr_tdc2/eclki   Source: u2_iddr_tdc2/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u1_iddr_tdc1/eclko   Source: u1_iddr_tdc1/Inst5_ECLKSYNCB.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pll_150m   Source: u_pll/PLLInst_0.CLKOS2
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: u1_iddr_tdc1/eclki   Source: u1_iddr_tdc1/Inst3_DLLDELD.Z   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 448
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_sclk   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: i_ethphy_refclk_c   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 16
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 31  Score: 12781
Cumulative negative slack: 12781

Constraints cover 2321782 paths, 27 nets, and 87882 connections (97.39% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 384 (setup), 31 (hold)
Score: 1528608 (setup), 12781 (hold)
Cumulative negative slack: 1541389 (1528608+12781)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
