;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, @2
	SUB #92, @10
	CMP @0, @972
	SUB @-127, @130
	CMP #12, @202
	SUB @121, 106
	JMP -10, -180
	SUB <-11, <-123
	SPL 0, <332
	ADD 10, 20
	CMP <-17, <-120
	CMP #12, @202
	SUB @121, 106
	DJN <-127, <100
	MOV -1, <-20
	MOV -1, <-20
	SUB @-3, 0
	JMN <-127, <100
	SUB @-3, 0
	SLT <300, 90
	SLT #2, -1
	JMP <-127, <100
	CMP @-127, @130
	CMP @121, 106
	SUB <-30, 9
	SUB <-30, 9
	MOV -7, <-20
	CMP #12, @202
	CMP #12, @202
	JMN @401, 962
	JMN @401, 962
	SUB @121, 106
	ADD 3, 321
	MOV -1, <-20
	SUB @121, 106
	SUB @0, 332
	CMP -277, <-126
	SLT <-30, 9
	SPL 0, <332
	SLT <-30, 9
	ADD 10, 20
	SPL 0, <332
	ADD 10, 20
	CMP -277, <-126
	ADD 10, 20
