Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Nov 25 23:22:28 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cksum_timing_summary_routed.rpt -pb cksum_timing_summary_routed.pb -rpx cksum_timing_summary_routed.rpx -warn_on_violation
| Design            : cksum
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (137)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (137)
--------------------------------
 There are 137 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                  473        0.072        0.000                      0                  473        0.553        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SysClk_in           {0.000 5.000}        10.000          100.000         
  clk_450_clk_gen   {0.000 1.111}        2.222           450.000         
  clkfbout_clk_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk_in                                                                                                                                                             2.000        0.000                       0                     1  
  clk_450_clk_gen         0.185        0.000                      0                  473        0.072        0.000                      0                  473        0.553        0.000                       0                   356  
  clkfbout_clk_gen                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_450_clk_gen                   
(none)                            clk_450_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk_in
  To Clock:  SysClk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_450_clk_gen
  To Clock:  clk_450_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 1.022ns (51.984%)  route 0.944ns (48.016%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 1.516 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 0.649ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.597ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.153    -0.405    SysClk
    SLICE_X54Y124        FDRE                                         r  L3Chksum4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.291 r  L3Chksum4_reg[7]/Q
                         net (fo=7, routed)           0.383     0.092    L3Chksum4[7]
    SLICE_X53Y122        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     0.228 r  L3Chksum7654_Partial[15]_i_25/O
                         net (fo=2, routed)           0.154     0.382    L3Chksum7654_Partial[15]_i_25_n_0
    SLICE_X53Y121        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.198     0.580 r  L3Chksum7654_Partial[15]_i_9/O
                         net (fo=2, routed)           0.343     0.923    L3Chksum7654_Partial[15]_i_9_n_0
    SLICE_X54Y122        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     0.994 r  L3Chksum7654_Partial[15]_i_17/O
                         net (fo=1, routed)           0.000     0.994    L3Chksum7654_Partial[15]_i_17_n_0
    SLICE_X54Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     1.398 r  L3Chksum7654_Partial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.425    L3Chksum7654_Partial_reg[15]_i_1_n_0
    SLICE_X54Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     1.524 r  L3Chksum7654_Partial_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.037     1.561    L3Chksum7654_Partial0[16]
    SLICE_X54Y123        FDRE                                         r  L3Chksum7654_Partial_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.904     1.516    SysClk
    SLICE_X54Y123        FDRE                                         r  L3Chksum7654_Partial_reg[16]/C
                         clock pessimism              0.227     1.743    
                         clock uncertainty           -0.056     1.687    
    SLICE_X54Y123        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.746    L3Chksum7654_Partial_reg[16]
  -------------------------------------------------------------------
                         required time                          1.746    
                         arrival time                          -1.561    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.978ns (50.752%)  route 0.949ns (49.248%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 1.516 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.153ns (routing 0.649ns, distribution 1.504ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.597ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.153    -0.405    SysClk
    SLICE_X54Y124        FDRE                                         r  L3Chksum4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.291 r  L3Chksum4_reg[7]/Q
                         net (fo=7, routed)           0.383     0.092    L3Chksum4[7]
    SLICE_X53Y122        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.136     0.228 r  L3Chksum7654_Partial[15]_i_25/O
                         net (fo=2, routed)           0.154     0.382    L3Chksum7654_Partial[15]_i_25_n_0
    SLICE_X53Y121        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.198     0.580 r  L3Chksum7654_Partial[15]_i_9/O
                         net (fo=2, routed)           0.343     0.923    L3Chksum7654_Partial[15]_i_9_n_0
    SLICE_X54Y122        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     0.994 r  L3Chksum7654_Partial[15]_i_17/O
                         net (fo=1, routed)           0.000     0.994    L3Chksum7654_Partial[15]_i_17_n_0
    SLICE_X54Y122        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.404     1.398 r  L3Chksum7654_Partial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.425    L3Chksum7654_Partial_reg[15]_i_1_n_0
    SLICE_X54Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.055     1.480 r  L3Chksum7654_Partial_reg[17]_i_1/CO[1]
                         net (fo=1, routed)           0.042     1.522    L3Chksum7654_Partial0[17]
    SLICE_X54Y123        FDRE                                         r  L3Chksum7654_Partial_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.904     1.516    SysClk
    SLICE_X54Y123        FDRE                                         r  L3Chksum7654_Partial_reg[17]/C
                         clock pessimism              0.227     1.743    
                         clock uncertainty           -0.056     1.687    
    SLICE_X54Y123        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.745    L3Chksum7654_Partial_reg[17]
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -1.522    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.743ns (40.779%)  route 1.079ns (59.221%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 1.467 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.099ns (routing 0.649ns, distribution 1.450ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.099    -0.459    SysClk
    SLICE_X50Y117        FDRE                                         r  L3Chksum1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.345 r  L3Chksum1_reg[9]/Q
                         net (fo=7, routed)           0.520     0.175    L3Chksum1[9]
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.341     0.516 r  L3Chksum1_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.543    L3Chksum1_reg[15]_i_4_n_0
    SLICE_X57Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.096     0.639 r  L3Chksum1_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.509     1.148    p_0_in0_out[16]
    SLICE_X52Y114        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.192     1.340 r  L3Chksum1[3]_i_1/O
                         net (fo=1, routed)           0.023     1.363    L3Chksum1[3]_i_1_n_0
    SLICE_X52Y114        FDRE                                         r  L3Chksum1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.855     1.467    SysClk
    SLICE_X52Y114        FDRE                                         r  L3Chksum1_reg[3]/C
                         clock pessimism              0.163     1.630    
                         clock uncertainty           -0.056     1.574    
    SLICE_X52Y114        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     1.633    L3Chksum1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.633    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.911ns (49.727%)  route 0.921ns (50.273%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 1.467 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.649ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.084    -0.474    SysClk
    SLICE_X53Y112        FDRE                                         r  L3Chksum0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.360 r  L3Chksum0_reg[2]/Q
                         net (fo=7, routed)           0.348    -0.012    L3Chksum0[2]
    SLICE_X52Y113        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     0.164 r  L3Chksum3210_Partial[7]_i_21/O
                         net (fo=3, routed)           0.141     0.305    L3Chksum3210_Partial[7]_i_21_n_0
    SLICE_X52Y114        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093     0.398 r  L3Chksum3210_Partial[7]_i_6/O
                         net (fo=2, routed)           0.364     0.762    L3Chksum3210_Partial[7]_i_6_n_0
    SLICE_X52Y115        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     1.104 r  L3Chksum3210_Partial_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.131    L3Chksum3210_Partial_reg[7]_i_1_n_0
    SLICE_X52Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     1.317 r  L3Chksum3210_Partial_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.041     1.358    L3Chksum3210_Partial0[15]
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.855     1.467    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[15]/C
                         clock pessimism              0.163     1.630    
                         clock uncertainty           -0.056     1.575    
    SLICE_X52Y116        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     1.635    L3Chksum3210_Partial_reg[15]
  -------------------------------------------------------------------
                         required time                          1.635    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.899ns (49.477%)  route 0.918ns (50.523%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 1.467 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.084ns (routing 0.649ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.597ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.084    -0.474    SysClk
    SLICE_X53Y112        FDRE                                         r  L3Chksum0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.360 r  L3Chksum0_reg[2]/Q
                         net (fo=7, routed)           0.348    -0.012    L3Chksum0[2]
    SLICE_X52Y113        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     0.164 r  L3Chksum3210_Partial[7]_i_21/O
                         net (fo=3, routed)           0.141     0.305    L3Chksum3210_Partial[7]_i_21_n_0
    SLICE_X52Y114        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093     0.398 r  L3Chksum3210_Partial[7]_i_6/O
                         net (fo=2, routed)           0.364     0.762    L3Chksum3210_Partial[7]_i_6_n_0
    SLICE_X52Y115        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.342     1.104 r  L3Chksum3210_Partial_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.131    L3Chksum3210_Partial_reg[7]_i_1_n_0
    SLICE_X52Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     1.305 r  L3Chksum3210_Partial_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.038     1.343    L3Chksum3210_Partial0[13]
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.855     1.467    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[13]/C
                         clock pessimism              0.163     1.630    
                         clock uncertainty           -0.056     1.575    
    SLICE_X52Y116        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     1.634    L3Chksum3210_Partial_reg[13]
  -------------------------------------------------------------------
                         required time                          1.634    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 L3Chksum2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.711ns (40.490%)  route 1.045ns (59.510%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 1.456 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.132ns (routing 0.649ns, distribution 1.483ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.597ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.132    -0.426    SysClk
    SLICE_X55Y117        FDRE                                         r  L3Chksum2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.309 r  L3Chksum2_reg[0]/Q
                         net (fo=6, routed)           0.479     0.170    L3Chksum2[0]
    SLICE_X54Y116        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.364     0.534 r  L3Chksum2_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     0.561    L3Chksum2_reg[7]_i_3_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     0.580 r  L3Chksum2_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.607    L3Chksum2_reg[15]_i_4_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.096     0.703 r  L3Chksum2_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.482     1.185    p_0_in1_out[16]
    SLICE_X50Y113        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     1.300 r  L3Chksum2[2]_i_1/O
                         net (fo=1, routed)           0.030     1.330    Add1Comp_return[2]
    SLICE_X50Y113        FDRE                                         r  L3Chksum2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.844     1.456    SysClk
    SLICE_X50Y113        FDRE                                         r  L3Chksum2_reg[2]/C
                         clock pessimism              0.163     1.619    
                         clock uncertainty           -0.056     1.563    
    SLICE_X50Y113        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     1.622    L3Chksum2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.622    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 1.107ns (59.198%)  route 0.763ns (40.802%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 1.468 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.091ns (routing 0.649ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.597ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.091    -0.467    SysClk
    SLICE_X52Y112        FDRE                                         r  L3Chksum0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.353 r  L3Chksum0_reg[7]/Q
                         net (fo=7, routed)           0.276    -0.077    L3Chksum0[7]
    SLICE_X52Y114        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     0.100 r  L3Chksum3210_Partial[15]_i_25/O
                         net (fo=2, routed)           0.154     0.254    L3Chksum3210_Partial[15]_i_25_n_0
    SLICE_X52Y113        LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.198     0.452 r  L3Chksum3210_Partial[15]_i_9/O
                         net (fo=2, routed)           0.269     0.721    L3Chksum3210_Partial[15]_i_9_n_0
    SLICE_X52Y116        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     0.836 r  L3Chksum3210_Partial[15]_i_17/O
                         net (fo=1, routed)           0.000     0.836    L3Chksum3210_Partial[15]_i_17_n_0
    SLICE_X52Y116        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.404     1.240 r  L3Chksum3210_Partial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.267    L3Chksum3210_Partial_reg[15]_i_1_n_0
    SLICE_X52Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099     1.366 r  L3Chksum3210_Partial_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.037     1.403    L3Chksum3210_Partial0[16]
    SLICE_X52Y117        FDRE                                         r  L3Chksum3210_Partial_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.856     1.468    SysClk
    SLICE_X52Y117        FDRE                                         r  L3Chksum3210_Partial_reg[16]/C
                         clock pessimism              0.225     1.693    
                         clock uncertainty           -0.056     1.637    
    SLICE_X52Y117        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     1.696    L3Chksum3210_Partial_reg[16]
  -------------------------------------------------------------------
                         required time                          1.696    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 L3Chksum1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.803ns (44.267%)  route 1.011ns (55.733%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 1.474 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.649ns, distribution 1.443ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.597ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.092    -0.466    SysClk
    SLICE_X52Y114        FDRE                                         r  L3Chksum1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y114        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114    -0.352 r  L3Chksum1_reg[3]/Q
                         net (fo=7, routed)           0.422     0.070    L3Chksum1[3]
    SLICE_X57Y115        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     0.188 r  L3Chksum1[7]_i_16/O
                         net (fo=1, routed)           0.000     0.188    L3Chksum1[7]_i_16_n_0
    SLICE_X57Y115        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     0.512 r  L3Chksum1_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     0.539    L3Chksum1_reg[7]_i_3_n_0
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     0.558 r  L3Chksum1_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.585    L3Chksum1_reg[15]_i_4_n_0
    SLICE_X57Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.096     0.681 r  L3Chksum1_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.509     1.190    p_0_in0_out[16]
    SLICE_X51Y116        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     1.322 r  L3Chksum1[12]_i_1/O
                         net (fo=1, routed)           0.026     1.348    L3Chksum1[12]_i_1_n_0
    SLICE_X51Y116        FDRE                                         r  L3Chksum1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.862     1.474    SysClk
    SLICE_X51Y116        FDRE                                         r  L3Chksum1_reg[12]/C
                         clock pessimism              0.163     1.637    
                         clock uncertainty           -0.056     1.581    
    SLICE_X51Y116        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     1.641    L3Chksum1_reg[12]
  -------------------------------------------------------------------
                         required time                          1.641    
                         arrival time                          -1.348    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.792ns (44.771%)  route 0.977ns (55.229%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 1.468 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.649ns, distribution 1.464ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.597ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.113    -0.445    SysClk
    SLICE_X51Y116        FDRE                                         r  L3Chksum0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.331 r  L3Chksum0_reg[5]/Q
                         net (fo=7, routed)           0.439     0.108    L3Chksum0[5]
    SLICE_X55Y114        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     0.300 r  L3Chksum0[7]_i_14/O
                         net (fo=1, routed)           0.000     0.300    L3Chksum0[7]_i_14_n_0
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.253     0.553 r  L3Chksum0_reg[7]_i_3/CO[7]
                         net (fo=1, routed)           0.027     0.580    L3Chksum0_reg[7]_i_3_n_0
    SLICE_X55Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     0.599 r  L3Chksum0_reg[15]_i_4/CO[7]
                         net (fo=1, routed)           0.027     0.626    L3Chksum0_reg[15]_i_4_n_0
    SLICE_X55Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.096     0.722 r  L3Chksum0_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.457     1.179    p_0_in[16]
    SLICE_X52Y114        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     1.297 r  L3Chksum0[1]_i_1/O
                         net (fo=1, routed)           0.027     1.324    L3Chksum0[1]_i_1_n_0
    SLICE_X52Y114        FDRE                                         r  L3Chksum0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.856     1.468    SysClk
    SLICE_X52Y114        FDRE                                         r  L3Chksum0_reg[1]/C
                         clock pessimism              0.163     1.631    
                         clock uncertainty           -0.056     1.575    
    SLICE_X52Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     1.634    L3Chksum0_reg[1]
  -------------------------------------------------------------------
                         required time                          1.634    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sop_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.114ns (6.922%)  route 1.533ns (93.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 1.474 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.649ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.597ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.098    -0.460    SysClk
    SLICE_X53Y115        FDRE                                         r  sop_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.346 r  sop_reg1_reg/Q
                         net (fo=16, routed)          1.533     1.187    sop_reg1
    SLICE_X51Y115        FDRE                                         r  L3Chksum1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.862     1.474    SysClk
    SLICE_X51Y115        FDRE                                         r  L3Chksum1_reg[10]/C
                         clock pessimism              0.163     1.637    
                         clock uncertainty           -0.056     1.581    
    SLICE_X51Y115        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     1.498    L3Chksum1_reg[10]
  -------------------------------------------------------------------
                         required time                          1.498    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 L3Chksum3210_Partial_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.144ns (47.059%)  route 0.162ns (52.941%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.309ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.863    -0.415    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.367 r  L3Chksum3210_Partial_reg[14]/Q
                         net (fo=1, routed)           0.151    -0.216    L3Chksum3210_Partial[14]
    SLICE_X53Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015    -0.201 r  L3ChksumPartial[15]_i_3/O
                         net (fo=1, routed)           0.001    -0.200    L3ChksumPartial[15]_i_3_n_0
    SLICE_X53Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.047    -0.153 r  L3ChksumPartial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.153    L3ChksumPartial_reg[15]_i_1_n_0
    SLICE_X53Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.119 r  L3ChksumPartial_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.109    L3ChksumPartial_reg[18]_i_1_n_15
    SLICE_X53Y120        FDRE                                         r  L3ChksumPartial_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.072    -0.500    SysClk
    SLICE_X53Y120        FDRE                                         r  L3ChksumPartial_reg[16]/C
                         clock pessimism              0.263    -0.237    
    SLICE_X53Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.181    L3ChksumPartial_reg[16]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 L3Chksum1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.112ns (56.000%)  route 0.088ns (44.000%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.309ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.865    -0.413    SysClk
    SLICE_X51Y116        FDRE                                         r  L3Chksum1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.365 r  L3Chksum1_reg[12]/Q
                         net (fo=7, routed)           0.077    -0.288    L3Chksum1[12]
    SLICE_X52Y116        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.031    -0.257 r  L3Chksum3210_Partial[15]_i_12/O
                         net (fo=1, routed)           0.001    -0.256    L3Chksum3210_Partial[15]_i_12_n_0
    SLICE_X52Y116        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033    -0.223 r  L3Chksum3210_Partial_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.010    -0.213    L3Chksum3210_Partial0[13]
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.022    -0.550    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[13]/C
                         clock pessimism              0.208    -0.342    
    SLICE_X52Y116        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.286    L3Chksum3210_Partial_reg[13]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 L3Chksum1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.113ns (56.219%)  route 0.088ns (43.781%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.309ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.865    -0.413    SysClk
    SLICE_X51Y115        FDRE                                         r  L3Chksum1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  L3Chksum1_reg[5]/Q
                         net (fo=7, routed)           0.075    -0.289    L3Chksum1[5]
    SLICE_X52Y115        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.030    -0.259 r  L3Chksum3210_Partial[7]_i_10/O
                         net (fo=1, routed)           0.001    -0.258    L3Chksum3210_Partial[7]_i_10_n_0
    SLICE_X52Y115        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.034    -0.224 r  L3Chksum3210_Partial_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.012    -0.212    L3Chksum3210_Partial0[6]
    SLICE_X52Y115        FDRE                                         r  L3Chksum3210_Partial_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.022    -0.550    SysClk
    SLICE_X52Y115        FDRE                                         r  L3Chksum3210_Partial_reg[6]/C
                         clock pessimism              0.208    -0.342    
    SLICE_X52Y115        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.286    L3Chksum3210_Partial_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 L3Chksum7654_Partial_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.097ns (38.492%)  route 0.155ns (61.508%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.899ns (routing 0.278ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.309ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.899    -0.379    SysClk
    SLICE_X54Y122        FDRE                                         r  L3Chksum7654_Partial_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.330 r  L3Chksum7654_Partial_reg[9]/Q
                         net (fo=2, routed)           0.142    -0.188    L3Chksum7654_Partial[9]
    SLICE_X53Y119        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016    -0.172 r  L3ChksumPartial[15]_i_8/O
                         net (fo=1, routed)           0.000    -0.172    L3ChksumPartial[15]_i_8_n_0
    SLICE_X53Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032    -0.140 r  L3ChksumPartial_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.013    -0.127    L3ChksumPartial_reg[15]_i_1_n_14
    SLICE_X53Y119        FDRE                                         r  L3ChksumPartial_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.046    -0.526    SysClk
    SLICE_X53Y119        FDRE                                         r  L3ChksumPartial_reg[9]/C
                         clock pessimism              0.263    -0.263    
    SLICE_X53Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.207    L3ChksumPartial_reg[9]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 L3Chksum7654_Partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.096ns (38.554%)  route 0.153ns (61.446%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.898ns (routing 0.278ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.309ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.898    -0.380    SysClk
    SLICE_X54Y121        FDRE                                         r  L3Chksum7654_Partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.331 r  L3Chksum7654_Partial_reg[4]/Q
                         net (fo=2, routed)           0.142    -0.189    L3Chksum7654_Partial[4]
    SLICE_X53Y118        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.015    -0.174 r  L3ChksumPartial[7]_i_5/O
                         net (fo=1, routed)           0.001    -0.173    L3ChksumPartial[7]_i_5_n_0
    SLICE_X53Y118        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.141 r  L3ChksumPartial_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.010    -0.131    L3ChksumPartial_reg[7]_i_1_n_11
    SLICE_X53Y118        FDRE                                         r  L3ChksumPartial_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.036    -0.536    SysClk
    SLICE_X53Y118        FDRE                                         r  L3ChksumPartial_reg[4]/C
                         clock pessimism              0.263    -0.273    
    SLICE_X53Y118        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.217    L3ChksumPartial_reg[4]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 L3Chksum1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.123ns (57.746%)  route 0.090ns (42.254%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.309ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.865    -0.413    SysClk
    SLICE_X51Y115        FDRE                                         r  L3Chksum1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  L3Chksum1_reg[5]/Q
                         net (fo=7, routed)           0.075    -0.289    L3Chksum1[5]
    SLICE_X52Y115        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.030    -0.259 r  L3Chksum3210_Partial[7]_i_10/O
                         net (fo=1, routed)           0.001    -0.258    L3Chksum3210_Partial[7]_i_10_n_0
    SLICE_X52Y115        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.044    -0.214 r  L3Chksum3210_Partial_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.014    -0.200    L3Chksum3210_Partial0[7]
    SLICE_X52Y115        FDRE                                         r  L3Chksum3210_Partial_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.022    -0.550    SysClk
    SLICE_X52Y115        FDRE                                         r  L3Chksum3210_Partial_reg[7]/C
                         clock pessimism              0.208    -0.342    
    SLICE_X52Y115        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056    -0.286    L3Chksum3210_Partial_reg[7]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.048ns (24.000%)  route 0.152ns (76.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.886ns (routing 0.278ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.309ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.886    -0.392    SysClk
    SLICE_X53Y128        FDRE                                         r  L3LaneEn_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.344 r  L3LaneEn_reg_reg[7]/Q
                         net (fo=2, routed)           0.152    -0.192    L3LaneEn_reg[7]
    SLICE_X53Y127        FDRE                                         r  L3LaneEn_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.061    -0.511    SysClk
    SLICE_X53Y127        FDRE                                         r  L3LaneEn_reg1_reg[7]/C
                         clock pessimism              0.175    -0.336    
    SLICE_X53Y127        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.280    L3LaneEn_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 L3Chksum3210_Partial_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.158ns (48.916%)  route 0.165ns (51.084%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.072ns (routing 0.309ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.863    -0.415    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.367 r  L3Chksum3210_Partial_reg[14]/Q
                         net (fo=1, routed)           0.151    -0.216    L3Chksum3210_Partial[14]
    SLICE_X53Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015    -0.201 r  L3ChksumPartial[15]_i_3/O
                         net (fo=1, routed)           0.001    -0.200    L3ChksumPartial[15]_i_3_n_0
    SLICE_X53Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.047    -0.153 r  L3ChksumPartial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.153    L3ChksumPartial_reg[15]_i_1_n_0
    SLICE_X53Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.048    -0.105 r  L3ChksumPartial_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.013    -0.092    L3ChksumPartial_reg[18]_i_1_n_14
    SLICE_X53Y120        FDRE                                         r  L3ChksumPartial_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.072    -0.500    SysClk
    SLICE_X53Y120        FDRE                                         r  L3ChksumPartial_reg[17]/C
                         clock pessimism              0.263    -0.237    
    SLICE_X53Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.181    L3ChksumPartial_reg[17]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 L3Chksum3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum3210_Partial_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.097ns (45.116%)  route 0.118ns (54.884%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      0.868ns (routing 0.278ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.309ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.868    -0.410    SysClk
    SLICE_X50Y115        FDRE                                         r  L3Chksum3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.361 r  L3Chksum3_reg[9]/Q
                         net (fo=6, routed)           0.105    -0.256    L3Chksum3[9]
    SLICE_X52Y116        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.016    -0.240 r  L3Chksum3210_Partial[15]_i_16/O
                         net (fo=1, routed)           0.000    -0.240    L3Chksum3210_Partial[15]_i_16_n_0
    SLICE_X52Y116        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032    -0.208 r  L3Chksum3210_Partial_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.013    -0.195    L3Chksum3210_Partial0[9]
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.024    -0.548    SysClk
    SLICE_X52Y116        FDRE                                         r  L3Chksum3210_Partial_reg[9]/C
                         clock pessimism              0.208    -0.340    
    SLICE_X52Y116        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.284    L3Chksum3210_Partial_reg[9]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 L3Chksum5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7654_Partial_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.112ns (56.853%)  route 0.085ns (43.147%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      0.898ns (routing 0.278ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.309ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.898    -0.380    SysClk
    SLICE_X54Y120        FDRE                                         r  L3Chksum5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.331 r  L3Chksum5_reg[6]/Q
                         net (fo=7, routed)           0.071    -0.260    L3Chksum5[6]
    SLICE_X54Y121        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031    -0.229 r  L3Chksum7654_Partial[7]_i_9/O
                         net (fo=1, routed)           0.000    -0.229    L3Chksum7654_Partial[7]_i_9_n_0
    SLICE_X54Y121        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032    -0.197 r  L3Chksum7654_Partial_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.014    -0.183    L3Chksum7654_Partial0[7]
    SLICE_X54Y121        FDRE                                         r  L3Chksum7654_Partial_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.068    -0.504    SysClk
    SLICE_X54Y121        FDRE                                         r  L3Chksum7654_Partial_reg[7]/C
                         clock pessimism              0.176    -0.329    
    SLICE_X54Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.273    L3Chksum7654_Partial_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450_clk_gen
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         2.222       0.843      BUFGCE_X1Y0      clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         2.222       1.106      SLICE_X55Y126    cksum_valid_1_reg_srl4/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         2.222       1.151      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X56Y115    L3Chksum0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X49Y116    L3Chksum0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X51Y115    L3Chksum0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X51Y116    L3Chksum0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X52Y112    L3Chksum0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X55Y117    L3Chksum0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X55Y117    L3Chksum0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y126    cksum_valid_1_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y126    cksum_valid_1_reg_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y115    L3Chksum0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y115    L3Chksum0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y116    L3Chksum0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y116    L3Chksum0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y115    L3Chksum0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y115    L3Chksum0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y116    L3Chksum0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y116    L3Chksum0_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y126    cksum_valid_1_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y126    cksum_valid_1_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y115    L3Chksum0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X56Y115    L3Chksum0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y116    L3Chksum0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X49Y116    L3Chksum0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y115    L3Chksum0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y115    L3Chksum0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y116    L3Chksum0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X51Y116    L3Chksum0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_450_clk_gen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cksum_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.293ns (34.304%)  route 2.477ns (65.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.152ns (routing 0.649ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.152    -0.406    SysClk
    SLICE_X55Y126        FDRE                                         r  cksum_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y126        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.291 r  cksum_valid_reg/Q
                         net (fo=1, routed)           2.477     2.186    cksum_valid_OBUF
    AD10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.364 r  cksum_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.364    cksum_valid
    AD10                                                              r  cksum_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.628ns  (logic 1.357ns (37.408%)  route 2.271ns (62.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.121ns (routing 0.649ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.121    -0.437    SysClk
    SLICE_X51Y120        FDRE                                         r  L3ChksumFinal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.322 r  L3ChksumFinal_reg[9]/Q
                         net (fo=1, routed)           2.271     1.949    L3ChksumFinal_OBUF[9]
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.242     3.191 r  L3ChksumFinal_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.191    L3ChksumFinal[9]
    AP9                                                               r  L3ChksumFinal[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.654ns  (logic 1.340ns (36.669%)  route 2.314ns (63.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.087    -0.471    SysClk
    SLICE_X50Y119        FDRE                                         r  L3ChksumFinal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[11]/Q
                         net (fo=1, routed)           2.314     1.957    L3ChksumFinal_OBUF[11]
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.183 r  L3ChksumFinal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.183    L3ChksumFinal[11]
    AM10                                                              r  L3ChksumFinal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.626ns  (logic 1.312ns (36.179%)  route 2.314ns (63.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.087    -0.471    SysClk
    SLICE_X50Y119        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           2.314     1.957    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.198     3.154 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.154    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.581ns  (logic 1.340ns (37.426%)  route 2.241ns (62.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.090ns (routing 0.649ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.090    -0.468    SysClk
    SLICE_X50Y119        FDRE                                         r  L3ChksumFinal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.354 r  L3ChksumFinal_reg[10]/Q
                         net (fo=1, routed)           2.241     1.887    L3ChksumFinal_OBUF[10]
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.113 r  L3ChksumFinal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.113    L3ChksumFinal[10]
    AL10                                                              r  L3ChksumFinal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 1.292ns (36.440%)  route 2.254ns (63.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.121ns (routing 0.649ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.121    -0.437    SysClk
    SLICE_X51Y120        FDRE                                         r  L3ChksumFinal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.323 r  L3ChksumFinal_reg[15]/Q
                         net (fo=1, routed)           2.254     1.931    L3ChksumFinal_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.109 r  L3ChksumFinal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.109    L3ChksumFinal[15]
    AD8                                                               r  L3ChksumFinal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.557ns  (logic 1.341ns (37.695%)  route 2.216ns (62.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.090ns (routing 0.649ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.090    -0.468    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.354 r  L3ChksumFinal_reg[6]/Q
                         net (fo=1, routed)           2.216     1.862    L3ChksumFinal_OBUF[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.088 r  L3ChksumFinal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.088    L3ChksumFinal[6]
    AK10                                                              r  L3ChksumFinal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.518ns  (logic 1.320ns (37.519%)  route 2.198ns (62.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.121ns (routing 0.649ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.121    -0.437    SysClk
    SLICE_X51Y120        FDRE                                         r  L3ChksumFinal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.323 r  L3ChksumFinal_reg[13]/Q
                         net (fo=1, routed)           2.198     1.875    L3ChksumFinal_OBUF[13]
    AH8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.206     3.081 r  L3ChksumFinal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.081    L3ChksumFinal[13]
    AH8                                                               r  L3ChksumFinal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.550ns  (logic 1.341ns (37.783%)  route 2.209ns (62.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.087    -0.471    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[2]/Q
                         net (fo=1, routed)           2.209     1.852    L3ChksumFinal_OBUF[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.227     3.079 r  L3ChksumFinal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.079    L3ChksumFinal[2]
    AJ9                                                               r  L3ChksumFinal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 1.343ns (37.996%)  route 2.191ns (62.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.100ns (routing 0.649ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         2.100    -0.458    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.344 r  L3ChksumFinal_reg[3]/Q
                         net (fo=1, routed)           2.191     1.847    L3ChksumFinal_OBUF[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.229     3.075 r  L3ChksumFinal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.075    L3ChksumFinal[3]
    AJ8                                                               r  L3ChksumFinal[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 0.633ns (41.442%)  route 0.895ns (58.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.368 r  L3ChksumFinal_reg[1]/Q
                         net (fo=1, routed)           0.895     0.527    L3ChksumFinal_OBUF[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.584     1.111 r  L3ChksumFinal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.111    L3ChksumFinal[1]
    AL8                                                               r  L3ChksumFinal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.565ns  (logic 0.624ns (39.877%)  route 0.941ns (60.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.368 r  L3ChksumFinal_reg[7]/Q
                         net (fo=1, routed)           0.941     0.573    L3ChksumFinal_OBUF[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.148 r  L3ChksumFinal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.148    L3ChksumFinal[7]
    AL9                                                               r  L3ChksumFinal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.575ns (36.399%)  route 1.005ns (63.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y119        FDRE                                         r  L3ChksumFinal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.369 r  L3ChksumFinal_reg[14]/Q
                         net (fo=1, routed)           1.005     0.636    L3ChksumFinal_OBUF[14]
    AD9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.527     1.163 r  L3ChksumFinal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.163    L3ChksumFinal[14]
    AD9                                                               r  L3ChksumFinal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 0.625ns (39.252%)  route 0.967ns (60.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.368 r  L3ChksumFinal_reg[0]/Q
                         net (fo=1, routed)           0.967     0.599    L3ChksumFinal_OBUF[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.175 r  L3ChksumFinal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.175    L3ChksumFinal[0]
    AK8                                                               r  L3ChksumFinal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 0.651ns (40.865%)  route 0.942ns (59.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.863    -0.415    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.366 r  L3ChksumFinal_reg[5]/Q
                         net (fo=1, routed)           0.942     0.576    L3ChksumFinal_OBUF[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.178 r  L3ChksumFinal_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.178    L3ChksumFinal[5]
    AP8                                                               r  L3ChksumFinal[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.623ns (38.671%)  route 0.988ns (61.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.369 r  L3ChksumFinal_reg[6]/Q
                         net (fo=1, routed)           0.988     0.619    L3ChksumFinal_OBUF[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.194 r  L3ChksumFinal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.194    L3ChksumFinal[6]
    AK10                                                              r  L3ChksumFinal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 0.626ns (38.879%)  route 0.984ns (61.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.863    -0.415    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.366 r  L3ChksumFinal_reg[3]/Q
                         net (fo=1, routed)           0.984     0.618    L3ChksumFinal_OBUF[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.577     1.195 r  L3ChksumFinal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.195    L3ChksumFinal[3]
    AJ8                                                               r  L3ChksumFinal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.639ns (39.656%)  route 0.972ns (60.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.863    -0.415    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.367 r  L3ChksumFinal_reg[4]/Q
                         net (fo=1, routed)           0.972     0.605    L3ChksumFinal_OBUF[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.591     1.195 r  L3ChksumFinal_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.195    L3ChksumFinal[4]
    AN8                                                               r  L3ChksumFinal[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.624ns (38.387%)  route 1.001ns (61.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.861ns (routing 0.278ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.861    -0.417    SysClk
    SLICE_X50Y119        FDRE                                         r  L3ChksumFinal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.368 r  L3ChksumFinal_reg[10]/Q
                         net (fo=1, routed)           1.001     0.633    L3ChksumFinal_OBUF[10]
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.207 r  L3ChksumFinal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.207    L3ChksumFinal[10]
    AL10                                                              r  L3ChksumFinal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 0.624ns (38.228%)  route 1.008ns (61.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.860ns (routing 0.278ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         0.860    -0.418    SysClk
    SLICE_X50Y118        FDRE                                         r  L3ChksumFinal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.370 r  L3ChksumFinal_reg[2]/Q
                         net (fo=1, routed)           1.008     0.638    L3ChksumFinal_OBUF[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.213 r  L3ChksumFinal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.213    L3ChksumFinal[2]
    AJ9                                                               r  L3ChksumFinal[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_450_clk_gen

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData1[12]
                            (input port)
  Destination:            L3PktData1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 0.798ns (20.796%)  route 3.040ns (79.204%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.864ns (routing 0.597ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP11                                              0.000     0.000 r  L3PktData1[12] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[12]_inst/I
    AP11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.755     0.755 r  L3PktData1_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.847    L3PktData1_IBUF[12]_inst/OUT
    AP11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.890 r  L3PktData1_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.948     3.838    L3PktData1_IBUF[12]
    SLICE_X57Y117        FDRE                                         r  L3PktData1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.864    -0.746    SysClk
    SLICE_X57Y117        FDRE                                         r  L3PktData1_reg_reg[12]/C

Slack:                    inf
  Source:                 L3PktData1[10]
                            (input port)
  Destination:            L3PktData1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.792ns  (logic 0.800ns (21.096%)  route 2.992ns (78.904%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.871ns (routing 0.597ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN13                                              0.000     0.000 r  L3PktData1[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[10]_inst/I
    AN13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  L3PktData1_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.849    L3PktData1_IBUF[10]_inst/OUT
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.892 r  L3PktData1_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.900     3.792    L3PktData1_IBUF[10]
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.871    -0.739    SysClk
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[10]/C

Slack:                    inf
  Source:                 L3PktData1[13]
                            (input port)
  Destination:            L3PktData1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 0.804ns (21.606%)  route 2.917ns (78.394%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.864ns (routing 0.597ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP10                                              0.000     0.000 r  L3PktData1[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[13]_inst/I
    AP10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[13]_inst/OUT
    AP10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.825     3.721    L3PktData1_IBUF[13]
    SLICE_X57Y117        FDRE                                         r  L3PktData1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.864    -0.746    SysClk
    SLICE_X57Y117        FDRE                                         r  L3PktData1_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData1[11]
                            (input port)
  Destination:            L3PktData1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 0.804ns (21.655%)  route 2.910ns (78.345%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.871ns (routing 0.597ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP13                                              0.000     0.000 r  L3PktData1[11] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[11]_inst/I
    AP13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[11]_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.818     3.714    L3PktData1_IBUF[11]
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.871    -0.739    SysClk
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[11]/C

Slack:                    inf
  Source:                 L3PktData1[8]
                            (input port)
  Destination:            L3PktData1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 0.789ns (21.366%)  route 2.902ns (78.634%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.870ns (routing 0.597ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM11                                              0.000     0.000 r  L3PktData1[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[8]_inst/I
    AM11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.746     0.746 r  L3PktData1_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.838    L3PktData1_IBUF[8]_inst/OUT
    AM11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.881 r  L3PktData1_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.810     3.691    L3PktData1_IBUF[8]
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.870    -0.740    SysClk
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[8]/C

Slack:                    inf
  Source:                 L3PktData1[4]
                            (input port)
  Destination:            L3PktData1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 0.776ns (21.134%)  route 2.897ns (78.866%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.870ns (routing 0.597ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK12                                              0.000     0.000 r  L3PktData1[4] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[4]_inst/I
    AK12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.733     0.733 r  L3PktData1_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.825    L3PktData1_IBUF[4]_inst/OUT
    AK12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.868 r  L3PktData1_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.805     3.673    L3PktData1_IBUF[4]
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.870    -0.740    SysClk
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[4]/C

Slack:                    inf
  Source:                 L3PktData4[0]
                            (input port)
  Destination:            L3PktData4_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.672ns  (logic 0.858ns (23.361%)  route 2.814ns (76.639%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  L3PktData4[0] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData4_IBUF[0]_inst/I
    L23                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.815     0.815 r  L3PktData4_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.907    L3PktData4_IBUF[0]_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.950 r  L3PktData4_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.722     3.672    L3PktData4_IBUF[0]
    SLICE_X50Y121        FDRE                                         r  L3PktData4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.880    -0.730    SysClk
    SLICE_X50Y121        FDRE                                         r  L3PktData4_reg_reg[0]/C

Slack:                    inf
  Source:                 L3PktData1[5]
                            (input port)
  Destination:            L3PktData1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 0.778ns (21.252%)  route 2.881ns (78.748%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.870ns (routing 0.597ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL12                                              0.000     0.000 r  L3PktData1[5] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[5]_inst/I
    AL12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.735     0.735 r  L3PktData1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.827    L3PktData1_IBUF[5]_inst/OUT
    AL12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.870 r  L3PktData1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.789     3.659    L3PktData1_IBUF[5]
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.870    -0.740    SysClk
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[5]/C

Slack:                    inf
  Source:                 L3PktData1[9]
                            (input port)
  Destination:            L3PktData1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.791ns (21.754%)  route 2.845ns (78.246%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.870ns (routing 0.597ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN11                                              0.000     0.000 r  L3PktData1[9] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[9]_inst/I
    AN11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.748     0.748 r  L3PktData1_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.840    L3PktData1_IBUF[9]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.883 r  L3PktData1_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.753     3.636    L3PktData1_IBUF[9]
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.870    -0.740    SysClk
    SLICE_X57Y116        FDRE                                         r  L3PktData1_reg_reg[9]/C

Slack:                    inf
  Source:                 L3PktData1[0]
                            (input port)
  Destination:            L3PktData1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 0.760ns (20.908%)  route 2.875ns (79.092%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.870ns (routing 0.597ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  L3PktData1[0] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[0]_inst/I
    AE13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.717     0.717 r  L3PktData1_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.809    L3PktData1_IBUF[0]_inst/OUT
    AE13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.852 r  L3PktData1_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.783     3.635    L3PktData1_IBUF[0]
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.870    -0.740    SysClk
    SLICE_X57Y114        FDRE                                         r  L3PktData1_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData7[10]
                            (input port)
  Destination:            L3PktData7_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.224ns (27.742%)  route 0.584ns (72.258%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.067ns (routing 0.309ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  L3PktData7[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[10]_inst/I
    D8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.224     0.224 r  L3PktData7_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.251    L3PktData7_IBUF[10]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.251 r  L3PktData7_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.557     0.808    L3PktData7_IBUF[10]
    SLICE_X54Y123        FDRE                                         r  L3PktData7_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.067    -0.505    SysClk
    SLICE_X54Y123        FDRE                                         r  L3PktData7_reg_reg[10]/C

Slack:                    inf
  Source:                 L3PktData7[14]
                            (input port)
  Destination:            L3PktData7_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.547%)  route 0.586ns (72.453%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  L3PktData7[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[14]_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[14]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.559     0.809    L3PktData7_IBUF[14]
    SLICE_X53Y120        FDRE                                         r  L3PktData7_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.070    -0.502    SysClk
    SLICE_X53Y120        FDRE                                         r  L3PktData7_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData7[6]
                            (input port)
  Destination:            L3PktData7_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.223ns (27.073%)  route 0.600ns (72.927%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.045ns (routing 0.309ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  L3PktData7[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[6]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[6]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.573     0.823    L3PktData7_IBUF[6]
    SLICE_X51Y123        FDRE                                         r  L3PktData7_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.045    -0.527    SysClk
    SLICE_X51Y123        FDRE                                         r  L3PktData7_reg_reg[6]/C

Slack:                    inf
  Source:                 L3PktData6[13]
                            (input port)
  Destination:            L3PktData6_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.174ns (20.718%)  route 0.664ns (79.282%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.309ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J10                                               0.000     0.000 r  L3PktData6[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[13]_inst/I
    J10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.174     0.174 r  L3PktData6_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.201    L3PktData6_IBUF[13]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.201 r  L3PktData6_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.637     0.838    L3PktData6_IBUF[13]
    SLICE_X53Y126        FDRE                                         r  L3PktData6_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.055    -0.517    SysClk
    SLICE_X53Y126        FDRE                                         r  L3PktData6_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData6[15]
                            (input port)
  Destination:            L3PktData6_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.195ns (23.178%)  route 0.646ns (76.822%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.040ns (routing 0.309ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 r  L3PktData6[15] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[15]_inst/I
    H8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.195     0.195 r  L3PktData6_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.222    L3PktData6_IBUF[15]_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.222 r  L3PktData6_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.619     0.841    L3PktData6_IBUF[15]
    SLICE_X52Y126        FDRE                                         r  L3PktData6_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.040    -0.532    SysClk
    SLICE_X52Y126        FDRE                                         r  L3PktData6_reg_reg[15]/C

Slack:                    inf
  Source:                 L3PktData7[8]
                            (input port)
  Destination:            L3PktData7_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.237ns (28.102%)  route 0.606ns (71.898%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.067ns (routing 0.309ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  L3PktData7[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[8]_inst/I
    B10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.237     0.237 r  L3PktData7_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.264    L3PktData7_IBUF[8]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.264 r  L3PktData7_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.579     0.843    L3PktData7_IBUF[8]
    SLICE_X54Y123        FDRE                                         r  L3PktData7_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.067    -0.505    SysClk
    SLICE_X54Y123        FDRE                                         r  L3PktData7_reg_reg[8]/C

Slack:                    inf
  Source:                 L3PktData7[3]
                            (input port)
  Destination:            L3PktData7_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.187ns (22.057%)  route 0.661ns (77.943%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.309ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  L3PktData7[3] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[3]_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.187     0.187 r  L3PktData7_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.214    L3PktData7_IBUF[3]_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  L3PktData7_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.634     0.848    L3PktData7_IBUF[3]
    SLICE_X56Y122        FDRE                                         r  L3PktData7_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.056    -0.516    SysClk
    SLICE_X56Y122        FDRE                                         r  L3PktData7_reg_reg[3]/C

Slack:                    inf
  Source:                 L3PktData7[7]
                            (input port)
  Destination:            L3PktData7_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.223ns (26.041%)  route 0.632ns (73.959%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.069ns (routing 0.309ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  L3PktData7[7] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[7]_inst/I
    C9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[7]_inst/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.605     0.855    L3PktData7_IBUF[7]
    SLICE_X53Y124        FDRE                                         r  L3PktData7_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.069    -0.503    SysClk
    SLICE_X53Y124        FDRE                                         r  L3PktData7_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData6[14]
                            (input port)
  Destination:            L3PktData6_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.197ns (22.944%)  route 0.663ns (77.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.044ns (routing 0.309ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  L3PktData6[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData6_IBUF[14]_inst/I
    J8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.197     0.197 r  L3PktData6_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.224    L3PktData6_IBUF[14]_inst/OUT
    J8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  L3PktData6_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.636     0.860    L3PktData6_IBUF[14]
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.044    -0.528    SysClk
    SLICE_X53Y129        FDRE                                         r  L3PktData6_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData7[15]
                            (input port)
  Destination:            L3PktData7_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.223ns (25.772%)  route 0.642ns (74.228%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.054ns (routing 0.309ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  L3PktData7[15] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[15]_inst/I
    E8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[15]_inst/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.615     0.865    L3PktData7_IBUF[15]
    SLICE_X57Y121        FDRE                                         r  L3PktData7_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=354, routed)         1.054    -0.518    SysClk
    SLICE_X57Y121        FDRE                                         r  L3PktData7_reg_reg[15]/C





