#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002100be2e6c0 .scope module, "rxtx_tb" "rxtx_tb" 2 5;
 .timescale -9 -12;
P_000002100bce7100 .param/l "data_width" 0 2 6, +C4<00000000000000000000000000001000>;
L_000002100c170088 .functor BUFT 1, C4<01111000>, C4<0>, C4<0>, C4<0>;
v000002100bd6b310_0 .net "data_source", 7 0, L_000002100c170088;  1 drivers
v000002100bd6b450_0 .net "enable", 0 0, L_000002100bd6b6d0;  1 drivers
v000002100bd6c710_0 .var "rst_n", 0 0;
v000002100bd6b4f0_0 .var "rx_clk", 0 0;
v000002100bd6c2b0_0 .net "rx_out", 7 0, L_000002100bd6c3f0;  1 drivers
v000002100bd6b810_0 .var "tx_clk", 0 0;
v000002100bd6b630_0 .net "tx_out", 0 0, v000002100bd6c210_0;  1 drivers
S_000002100be2e850 .scope module, "rv1" "receiver" 2 33, 3 4 0, S_000002100be2e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rx_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "rx_out";
P_000002100be2e9e0 .param/l "CRC" 1 3 17, C4<011>;
P_000002100be2ea18 .param/l "DATA" 1 3 16, C4<010>;
P_000002100be2ea50 .param/l "FINISH" 1 3 18, C4<100>;
P_000002100be2ea88 .param/l "IDLE" 1 3 14, C4<000>;
P_000002100be2eac0 .param/l "START" 1 3 15, C4<001>;
P_000002100be2eaf8 .param/l "data_width" 0 3 5, +C4<00000000000000000000000000001000>;
L_000002100bd0c3f0 .functor AND 1, v000002100bced060_0, L_000002100bd6be50, C4<1>, C4<1>;
v000002100bcec660_0 .net *"_ivl_1", 0 0, L_000002100bd6be50;  1 drivers
L_000002100c1701a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002100bcec8e0_0 .net/2u *"_ivl_4", 2 0, L_000002100c1701a8;  1 drivers
v000002100bcece80_0 .net *"_ivl_6", 0 0, L_000002100bd6b3b0;  1 drivers
L_000002100c1701f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002100bcec980_0 .net/2u *"_ivl_8", 7 0, L_000002100c1701f0;  1 drivers
v000002100bcec700_0 .var "count_data", 3 0;
v000002100bcecfc0_0 .net "data_in", 0 0, v000002100bd6c210_0;  alias, 1 drivers
v000002100bced060_0 .var "data_in_reg", 0 0;
v000002100bced240_0 .var "filter_out", 0 0;
v000002100bcecb60_0 .var "filter_reg", 15 0;
v000002100bcecf20_0 .var "frq_16", 3 0;
v000002100bced1a0_0 .var "nstate", 2 0;
v000002100bced420_0 .net "rst_n", 0 0, v000002100bd6c710_0;  1 drivers
v000002100bceca20_0 .net "rx_clk", 0 0, v000002100bd6b4f0_0;  1 drivers
v000002100bced4c0_0 .net "rx_out", 7 0, L_000002100bd6c3f0;  alias, 1 drivers
v000002100bcec5c0_0 .var "rx_out_reg", 7 0;
v000002100bcecde0_0 .net "start_flag", 0 0, L_000002100bd0c3f0;  1 drivers
v000002100bcec7a0_0 .var "state", 2 0;
E_000002100bce71c0/0 .event negedge, v000002100bced420_0;
E_000002100bce71c0/1 .event posedge, v000002100bceca20_0;
E_000002100bce71c0 .event/or E_000002100bce71c0/0, E_000002100bce71c0/1;
E_000002100bce7280 .event anyedge, v000002100bcec7a0_0, v000002100bcecde0_0, v000002100bcecf20_0, v000002100bcec700_0;
L_000002100bd6be50 .reduce/nor v000002100bd6c210_0;
L_000002100bd6b3b0 .cmp/eq 3, v000002100bcec7a0_0, L_000002100c1701a8;
L_000002100bd6c3f0 .functor MUXZ 8, L_000002100c1701f0, v000002100bcec5c0_0, L_000002100bd6b3b0, C4<>;
S_000002100bcf4540 .scope module, "tg1" "transmitter_gen" 2 25, 4 2 0, S_000002100be2e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "data_generated";
v000002100bcecca0_0 .net *"_ivl_10", 1 0, L_000002100bd6c5d0;  1 drivers
L_000002100c1700d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002100bcecd40_0 .net/2u *"_ivl_2", 4 0, L_000002100c1700d0;  1 drivers
v000002100bcecac0_0 .net *"_ivl_4", 0 0, L_000002100bd6b590;  1 drivers
L_000002100c170118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002100bcecc00_0 .net/2s *"_ivl_6", 1 0, L_000002100c170118;  1 drivers
L_000002100c170160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002100bd6cf30_0 .net/2s *"_ivl_8", 1 0, L_000002100c170160;  1 drivers
v000002100bd6bef0_0 .net "data_generated", 7 0, L_000002100c170088;  alias, 1 drivers
v000002100bd6c350_0 .net "enable", 0 0, L_000002100bd6b6d0;  alias, 1 drivers
v000002100bd6b270_0 .var "gen_counter", 4 0;
v000002100bd6bf90_0 .net "rst_n", 0 0, v000002100bd6c710_0;  alias, 1 drivers
v000002100bd6c030_0 .net "tx_clk", 0 0, v000002100bd6b810_0;  1 drivers
E_000002100bce7700/0 .event negedge, v000002100bced420_0;
E_000002100bce7700/1 .event posedge, v000002100bd6c030_0;
E_000002100bce7700 .event/or E_000002100bce7700/0, E_000002100bce7700/1;
L_000002100bd6b590 .cmp/eq 5, v000002100bd6b270_0, L_000002100c1700d0;
L_000002100bd6c5d0 .functor MUXZ 2, L_000002100c170160, L_000002100c170118, L_000002100bd6b590, C4<>;
L_000002100bd6b6d0 .part L_000002100bd6c5d0, 0, 1;
S_000002100bcfc630 .scope module, "tm1" "transmitter" 2 16, 5 6 0, S_000002100be2e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "tx_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "tx_out";
P_000002100be2bdc0 .param/l "CRC" 1 5 19, C4<011>;
P_000002100be2bdf8 .param/l "DATA" 1 5 18, C4<010>;
P_000002100be2be30 .param/l "FINISH" 1 5 20, C4<100>;
P_000002100be2be68 .param/l "IDLE" 1 5 16, C4<000>;
P_000002100be2bea0 .param/l "START" 1 5 17, C4<001>;
P_000002100be2bed8 .param/l "data_width" 0 5 7, +C4<00000000000000000000000000001000>;
v000002100bd6bdb0_0 .var "count_data", 3 0;
v000002100bd6ba90_0 .net "data_in", 7 0, L_000002100c170088;  alias, 1 drivers
v000002100bd6c0d0_0 .net "enable", 0 0, L_000002100bd6b6d0;  alias, 1 drivers
v000002100bd6c170_0 .var "nstate", 3 0;
v000002100bd6c670_0 .net "rst_n", 0 0, v000002100bd6c710_0;  alias, 1 drivers
v000002100bd6c7b0_0 .var "state", 3 0;
v000002100bd6c490_0 .net "tx_clk", 0 0, v000002100bd6b810_0;  alias, 1 drivers
v000002100bd6c210_0 .var "tx_out", 0 0;
E_000002100bce7440 .event anyedge, v000002100bd6c7b0_0, v000002100bd6bdb0_0, v000002100bd6bef0_0;
E_000002100bce7940 .event anyedge, v000002100bd6c7b0_0, v000002100bd6c350_0, v000002100bd6bdb0_0;
    .scope S_000002100bcfc630;
T_0 ;
    %wait E_000002100bce7700;
    %load/vec4 v000002100bd6c670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bd6c7b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002100bd6c170_0;
    %assign/vec4 v000002100bd6c7b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002100bcfc630;
T_1 ;
    %wait E_000002100bce7940;
    %load/vec4 v000002100bd6c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v000002100bd6c0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000002100bd6bdb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002100bd6c170_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002100bcfc630;
T_2 ;
    %wait E_000002100bce7440;
    %load/vec4 v000002100bd6c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000002100bd6ba90_0;
    %load/vec4 v000002100bd6bdb0_0;
    %part/u 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002100bd6c210_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002100bcfc630;
T_3 ;
    %wait E_000002100bce7700;
    %load/vec4 v000002100bd6c670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bd6bdb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002100bd6bdb0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.4, 5;
    %load/vec4 v000002100bd6c7b0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002100bd6bdb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002100bd6bdb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bd6bdb0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002100bcf4540;
T_4 ;
    %wait E_000002100bce7700;
    %load/vec4 v000002100bd6bf90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002100bd6b270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002100bd6b270_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002100bd6b270_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002100be2e850;
T_5 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002100bcec7a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002100bced1a0_0;
    %assign/vec4 v000002100bcec7a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002100be2e850;
T_6 ;
    %wait E_000002100bce7280;
    %load/vec4 v000002100bcec7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000002100bcecde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_6.13, 4;
    %load/vec4 v000002100bcec700_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000002100bced1a0_0, 0, 3;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002100be2e850;
T_7 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002100bced060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002100bcecfc0_0;
    %assign/vec4 v000002100bced060_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002100be2e850;
T_8 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/ne 2, 0, 3;
    %flag_or 8, 4;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bcec700_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_8.3, 4;
    %load/vec4 v000002100bcec700_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002100bcec700_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000002100bcec700_0;
    %assign/vec4 v000002100bcec700_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002100be2e850;
T_9 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bcecf20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 15, 0, 4;
    %jmp/1 T_9.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
T_9.4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002100bcecf20_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002100bcecf20_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002100bcecf20_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002100be2e850;
T_10 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002100bcecb60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_10.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_10.6;
    %jmp/1 T_10.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_10.4;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000002100bcecfc0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002100bcecf20_0;
    %assign/vec4/off/d v000002100bcecb60_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002100bcecb60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002100be2e850;
T_11 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 8, 4;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002100bced240_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002100bcecf20_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_11.3, 4;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 9, 5;
    %and;
    %xor;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 8, 5;
    %load/vec4 v000002100bcecb60_0;
    %parti/s 1, 9, 5;
    %and;
    %xor;
    %assign/vec4 v000002100bced240_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000002100bced240_0;
    %assign/vec4 v000002100bced240_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002100be2e850;
T_12 ;
    %wait E_000002100bce71c0;
    %load/vec4 v000002100bced420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 8, 4;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002100bcec5c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002100bcec7a0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_12.5, 4;
    %load/vec4 v000002100bcecf20_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %load/vec4 v000002100bced240_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002100bcec700_0;
    %assign/vec4/off/d v000002100bcec5c0_0, 4, 5;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000002100bcec5c0_0;
    %assign/vec4 v000002100bcec5c0_0, 0;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002100be2e6c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002100bd6b810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002100bd6b4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002100bd6c710_0, 0;
    %vpi_call 2 62 "$dumpfile", "rttx.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars" {0 0 0};
    %delay 45000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002100bd6c710_0, 0;
    %delay 10000000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002100be2e6c0;
T_14 ;
    %delay 60000, 0;
    %load/vec4 v000002100bd6b810_0;
    %inv;
    %assign/vec4 v000002100bd6b810_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000002100be2e6c0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v000002100bd6b4f0_0;
    %inv;
    %assign/vec4 v000002100bd6b4f0_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "rxtx_tb.v";
    "./receiver.v";
    "./transmitter_gen.v";
    "./transmitter.v";
