Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Sep  4 15:33:44 2022
| Host         : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 2          |
| TIMING-24 | Warning  | Overridden Max delay datapath only              | 36         |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X109Y53 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell design_1_i/sobel_v1_0_0/U0/sobel_top_inst/ins_outputbuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on zed_hdmi_iic_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on zed_hdmi_iic_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 227). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 276). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 278). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 280). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 282). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 284). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 286). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 288). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 289). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 290). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 291). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 292). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 293). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 294). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 295). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 296). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 297). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 298). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and clk_fpga_1 overrides a set_max_delay -datapath_only (position 299). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and hdmio_clk overrides a set_max_delay -datapath_only (position 83). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 252). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#22 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 254). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#23 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 256). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#24 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 258). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#25 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 260). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#26 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 262). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#27 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 264). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#28 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 266). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#29 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 268). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#30 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 270). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#31 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 272). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#32 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and clk_fpga_0 overrides a set_max_delay -datapath_only (position 274). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#33 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and hdmio_clk overrides a set_max_delay -datapath_only (position 221). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#34 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and hdmio_clk overrides a set_max_delay -datapath_only (position 223). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#35 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks hdmio_clk and clk_fpga_0 overrides a set_max_delay -datapath_only (position 82). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#36 Warning
Overridden Max delay datapath only  
An asynchronous set_clock_groups or a set_false path (see constraint position 20 in the Timing Constraints window in Vivado IDE) between clocks hdmio_clk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 219). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1316 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


