[View]
Entity=Ver_CLK
Architecture=Ver_BCD_FourBit_CLK
TopLevelType=1
[file:.\src\Gates.vhd]
Enabled=1
[file:.\src\4-bit Adder.vhd]
Enabled=1
[file:.\src\BCD Adder.vhd]
Enabled=1
[file:.\src\CLK.vhd]
Enabled=1
[file:.\src\Adders.vhd]
Enabled=1
[file:.\src\Register.vhd]
Enabled=1
[file:.\src\Full_circuit.vhd]
Enabled=1
[file:.\src\Circuit Verification.vhd]
Enabled=1
[file:.\src\D_filp_flop.vhd]
Enabled=1
[file:.\src\D-flip flop.vhd]
Enabled=1
