Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 24 08:25:14 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_methodology -file urllc_fifo_sender_wrapper_methodology_drc_routed.rpt -pb urllc_fifo_sender_wrapper_methodology_drc_routed.pb -rpx urllc_fifo_sender_wrapper_methodology_drc_routed.rpx
| Design       : urllc_fifo_sender_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 71
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 36         |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain    | 12         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 16         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_urllc_fifo_core_inst_0_clk_static_0 and clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_urllc_fifo_core_inst_0_clk_static_0] -to [get_clocks clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1 and clk_out1_urllc_fifo_core_inst_0_clk_static_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out_dynamic_urllc_fifo_core_inst_0_clk_dynamic_0_1] -to [get_clocks clk_out1_urllc_fifo_core_inst_0_clk_static_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/PSCLK is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1 is created on an inappropriate internal pin urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 is created on an inappropriate internal pin urllc_fifo_sender_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X85Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X85Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X84Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X84Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X88Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X87Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X88Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X86Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X86Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X90Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X89Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X88Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC cannot be properly analyzed as its control pin urllc_fifo_sender_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


