<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="10"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/system_ila_0/inst/net_slot_2_axis_tlast" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AR_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : ARADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : ARLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : ARREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : ARSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : ARVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AW_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AWADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AWLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AWREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AWSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : AWVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : B_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : BREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : BVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : R_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[63:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : RDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : RLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : RREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : RRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : RVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[63:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : WDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : WLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : WREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_dma_0_M_AXI_MM2S : WVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AR_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe35[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe19[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : ARADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe20[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : ARLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe35[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : ARREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe21[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : ARSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe35[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : ARVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe22[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AW_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe32[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe23[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AWADDR"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe24[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AWLEN"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe32[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AWREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe25[2:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AWSIZE"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.1 byte" value="eq3&apos;b000"/>
        <Option Id="ENUM.128 bytes" value="eq3&apos;b111"/>
        <Option Id="ENUM.16 bytes" value="eq3&apos;b100"/>
        <Option Id="ENUM.2 bytes" value="eq3&apos;b001"/>
        <Option Id="ENUM.32 bytes" value="eq3&apos;b101"/>
        <Option Id="ENUM.4 bytes" value="eq3&apos;b010"/>
        <Option Id="ENUM.64 bytes" value="eq3&apos;b110"/>
        <Option Id="ENUM.8 bytes" value="eq3&apos;b011"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awsize[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awsize[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe32[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : AWVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe26[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : B_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe34[1:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_b_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe34[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : BREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_bready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe27[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : BRESP"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.DECERR" value="eq2&apos;b11"/>
        <Option Id="ENUM.EXOKAY" value="eq2&apos;b01"/>
        <Option Id="ENUM.OKAY" value="eq2&apos;b00"/>
        <Option Id="ENUM.SLVERR" value="eq2&apos;b10"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_bresp[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe34[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : BVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_bvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq2&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe28[1:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : R_CNT"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq2&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe36[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe29[63:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : RDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe36[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : RLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe36[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : RREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe36[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : RVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe30[63:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : WDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[2]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : WLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[1]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : WREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe31[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : WSTRB"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe33[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : axi_dma_0_M_AXI_S2MM : WVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe37[63:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : xfft_0_M_AXIS_DATA : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[63]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[62]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[61]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[60]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[59]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[58]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[57]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[56]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[55]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[54]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[53]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[52]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[51]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[50]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[49]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[48]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[47]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[46]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[45]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[44]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[43]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[42]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[41]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[40]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[39]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[38]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[37]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[36]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[35]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[34]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[33]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[32]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe40[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : xfft_0_M_AXIS_DATA : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe39[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : xfft_0_M_AXIS_DATA : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe38[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_2 : xfft_0_M_AXIS_DATA : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_2_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe41[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : axis_dwidth_converter_0_M_AXIS : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe44[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : axis_dwidth_converter_0_M_AXIS : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe43[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : axis_dwidth_converter_0_M_AXIS : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe42[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_3 : axis_dwidth_converter_0_M_AXIS : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_3_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe45[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : floating_point_0_M_AXIS_RESULT : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe48[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : floating_point_0_M_AXIS_RESULT : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe47[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : floating_point_0_M_AXIS_RESULT : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe46[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_4 : floating_point_0_M_AXIS_RESULT : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/net_slot_4_axis_tvalid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
