// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of n0
//
// Generated
//  by:  wig
//  on:  Tue Apr  1 13:31:51 2008
//  cmd: /cygdrive/c/eclipse/MIX/mix_0.pl -strip -nodelta ../noassign.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: n0.v,v 1.1 2008/04/01 12:53:30 wig Exp $
// $Date: 2008/04/01 12:53:30 $
// $Log: n0.v,v $
// Revision 1.1  2008/04/01 12:53:30  wig
// Added testcase noassign for optimzeassignport feature
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.108 2007/04/26 06:35:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.47 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of n0
//

// No user `defines in this module


module n0
//
// Generated Module N0
//
	(
		input	wire		clk_i,
		input	wire		data_i,
		output	wire		ready0_o,
		output	wire		ready1_o,
		input	wire		clk2_i_i,
		input	wire		data2_i_i,
		output	wire		ready2_0_o,
		output	wire		ready2_1_o
	);

// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for N0_0
		n0_0 N0_0 (

			.clk2_i(clk2_i_i),	// __I_USE_PORT clk2_i_i for signal clk2_i
			.clk_i(clk_i),	// __I_USE_PORT clk_i for signal clk
			.data2_i(data2_i_i),	// __I_USE_PORT data2_i_i for signal data2_i
			.data_i(data_i),	// __I_USE_PORT data_i for signal data
			.ready2_o(ready2_0_o),	// __I_USE_PORT ready2_0_o for signal ready2_0
			.ready_o(ready0_o)	// __I_USE_PORT ready0_o for signal ready0
		);
		// End of Generated Instance Port Map for N0_0

		// Generated Instance Port Map for N0_1
		n0_1 N0_1 (

			.clk2_i(clk2_i_i),	// __I_USE_PORT clk2_i_i for signal clk2_i
			.clk_i(clk_i),	// __I_USE_PORT clk_i for signal clk
			.data2_i(data2_i_i),	// __I_USE_PORT data2_i_i for signal data2_i
			.data_i(data_i),	// __I_USE_PORT data_i for signal data
			.ready2_o(ready2_1_o),	// __I_USE_PORT ready2_1_o for signal ready2_1
			.ready_o(ready1_o)	// __I_USE_PORT ready1_o for signal ready1
		);
		// End of Generated Instance Port Map for N0_1



endmodule
//
// End of Generated Module rtl of n0
//

//
//!End of Module/s
// --------------------------------------------------------------
