$comment
	File created using the following command:
		vcd file mux4to1.msim.vcd -direction
$end
$date
	Wed Jun 04 23:15:16 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4to1_vlg_vec_tst $end
$var reg 4 ! din [3:0] $end
$var reg 2 " sel [1:0] $end
$var wire 1 # dout $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + dout~output_o $end
$var wire 1 , din[3]~input_o $end
$var wire 1 - din[1]~input_o $end
$var wire 1 . sel[0]~input_o $end
$var wire 1 / sel[1]~input_o $end
$var wire 1 0 din[0]~input_o $end
$var wire 1 1 din[2]~input_o $end
$var wire 1 2 m2|c~0_combout $end
$var wire 1 3 m2|c~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
$end
#20000
b100 !
b10 "
1/
11
0$
12
13
1+
1#
#30000
b11 "
b0 !
b1 "
01
1.
0/
1$
02
03
0+
0#
#40000
b0 "
0.
0$
#1000000
