* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 8 2025 11:30:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : A_c_0
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_4
T_10_1_sp12_v_t_23
T_10_3_sp4_v_t_43
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_0/in_0

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_4
T_10_1_sp12_v_t_23
T_10_3_sp4_v_t_43
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_1/in_3

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_4
T_10_1_sp12_v_t_23
T_10_3_sp4_v_t_43
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_2/in_0

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_4
T_10_1_sp12_v_t_23
T_10_3_sp4_v_t_43
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_1
T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_1/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span12_horz_8
T_8_1_sp12_v_t_23
T_8_5_sp4_v_t_41
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : CONSTANT_ONE_NET
T_4_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_14
T_0_9_lc_trk_g0_6
T_0_9_wire_io_cluster/io_0/D_OUT_0

T_4_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_14
T_0_9_lc_trk_g1_6
T_0_9_wire_io_cluster/io_1/D_OUT_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_0_10_span4_horz_3
T_0_10_lc_trk_g1_3
T_0_10_wire_io_cluster/io_0/D_OUT_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_0_10_span4_horz_3
T_0_10_lc_trk_g0_3
T_0_10_wire_io_cluster/io_1/D_OUT_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_4_10_sp4_v_t_43
T_0_14_span4_horz_11
T_0_14_lc_trk_g0_3
T_0_14_wire_io_cluster/io_1/D_OUT_0

T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_4_10_sp4_v_t_43
T_4_14_sp4_v_t_43
T_4_17_span4_horz_r_3
T_6_17_lc_trk_g0_3
T_6_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIZ_c_0
T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_3

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_1/in_0

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_2/in_3

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : SIZ_c_1
T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_5_span4_vert_t_14
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_0/in_1

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_5_span4_vert_t_14
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_5_span4_vert_t_14
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_2/in_1

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_5_span4_vert_t_14
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

End 

Net : U400_BYTE_ENABLE_LLBEn_0_i
T_9_5_wire_logic_cluster/lc_0/out
T_10_3_sp4_v_t_44
T_10_0_span4_vert_29
T_10_0_lc_trk_g0_5
T_10_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U400_BYTE_ENABLE_LMBEn_0_i
T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_10_0_span4_vert_31
T_10_0_lc_trk_g1_7
T_10_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : U400_BYTE_ENABLE_UMBEn_0_i
T_9_5_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_12
T_9_0_lc_trk_g1_4
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : U400_BYTE_ENABLE_UUBEn_0_i
T_9_5_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_38
T_9_0_span4_vert_43
T_5_0_span4_horz_r_3
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

