# do lab1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:18 on Oct 29,2020
# vlog -work work lab1.vo 
# -- Compiling module lab1
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab1
# End time: 15:57:18 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:18 on Oct 29,2020
# vlog -work work out.vwf.vt 
# -- Compiling module lab1_vlg_vec_tst
# 
# Top level modules:
# 	lab1_vlg_vec_tst
# End time: 15:57:18 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab1_vlg_vec_tst 
# Start time: 15:57:18 on Oct 29,2020
# Loading work.lab1_vlg_vec_tst
# Loading work.lab1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from lab1_v.sdo
# Loading timing data from lab1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab1_vlg_vec_tst File: out.vwf.vt
# after#26
# ** Note: $finish    : out.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /lab1_vlg_vec_tst
# End time: 15:57:18 on Oct 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
