<stg><name>main_Pipeline_VITIS_LOOP_31_2</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %conv11_i2628 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv11_i2628"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %conv11_i1730_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv11_i1730_reload

]]></Node>
<StgValue><ssdm name="conv11_i1730_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i16 %conv11_i1730_reload_read, i16 %conv11_i2628

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln31 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc16:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc16:1 %icmp_ln31 = icmp_eq  i8 %i, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc16:2 %add_ln31 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16:3 %br_ln31 = br i1 %icmp_ln31, void %for.inc16.split, void %for.inc26.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc16.split:0 %conv11_i2628_load = load i16 %conv11_i2628

]]></Node>
<StgValue><ssdm name="conv11_i2628_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="16">
<![CDATA[
for.inc16.split:5 %trunc_ln11 = trunc i16 %conv11_i2628_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc16.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc16.split:7 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc16.split:8 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.split:9 %lshr_ln11_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i2628_load, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln11_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.split:10 %xor_ln11 = xor i1 %tmp_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.split:11 %xor_ln11_1 = xor i1 %xor_ln11, i1 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc16.split:12 %xor_ln11_2 = xor i1 %xor_ln11_1, i1 %trunc_ln11

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc16.split:13 %or_ln11_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_s

]]></Node>
<StgValue><ssdm name="or_ln11_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16.split:20 %store_ln11 = store i16 %or_ln11_2, i16 %conv11_i2628

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc16.split:21 %store_ln31 = store i8 %add_ln31, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
for.inc16.split:1 %zext_ln31 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="16">
<![CDATA[
for.inc16.split:14 %zext_ln32 = zext i16 %or_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.split:18 %d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc16.split:19 %store_ln33 = store i32 0, i7 %d_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="44" st_id="8" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.split:15 %conv1 = uitofp i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc26.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.split:2 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.split:3 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.split:4 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.split:16 %g_addr = getelementptr i32 %g, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc16.split:17 %store_ln32 = store i32 %conv1, i7 %g_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.split:22 %br_ln31 = br void %for.inc16

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="conv11_i1730_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv11_i1730_reload"/></StgValue>
</port>
<port id="76" name="g" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="g"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="d" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i_1" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_78" to="conv11_i2628" fromId="78" toId="13">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i16" to="conv11_i1730_reload_read" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="conv11_i1730_reload" to="conv11_i1730_reload_read" fromId="75" toId="14">
</dataflow>
<dataflow id="84" from="conv11_i1730_reload_read" to="store_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="85" from="conv11_i2628" to="store_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln31" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="i_1" to="store_ln31" fromId="12" toId="16">
</dataflow>
<dataflow id="89" from="i_1" to="i" fromId="12" toId="18">
</dataflow>
<dataflow id="90" from="i" to="icmp_ln31" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="icmp_ln31" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="i" to="add_ln31" fromId="18" toId="20">
</dataflow>
<dataflow id="95" from="StgValue_94" to="add_ln31" fromId="94" toId="20">
</dataflow>
<dataflow id="96" from="icmp_ln31" to="br_ln31" fromId="19" toId="21">
</dataflow>
<dataflow id="97" from="conv11_i2628" to="conv11_i2628_load" fromId="13" toId="22">
</dataflow>
<dataflow id="98" from="conv11_i2628_load" to="trunc_ln11" fromId="22" toId="23">
</dataflow>
<dataflow id="100" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="99" toId="24">
</dataflow>
<dataflow id="101" from="conv11_i2628_load" to="tmp" fromId="22" toId="24">
</dataflow>
<dataflow id="103" from="StgValue_102" to="tmp" fromId="102" toId="24">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_1" fromId="99" toId="25">
</dataflow>
<dataflow id="105" from="conv11_i2628_load" to="tmp_1" fromId="22" toId="25">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_1" fromId="106" toId="25">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_2" fromId="99" toId="26">
</dataflow>
<dataflow id="109" from="conv11_i2628_load" to="tmp_2" fromId="22" toId="26">
</dataflow>
<dataflow id="111" from="StgValue_110" to="tmp_2" fromId="110" toId="26">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="lshr_ln11_s" fromId="112" toId="27">
</dataflow>
<dataflow id="114" from="conv11_i2628_load" to="lshr_ln11_s" fromId="22" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_78" to="lshr_ln11_s" fromId="78" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_116" to="lshr_ln11_s" fromId="116" toId="27">
</dataflow>
<dataflow id="118" from="tmp_1" to="xor_ln11" fromId="25" toId="28">
</dataflow>
<dataflow id="119" from="tmp_2" to="xor_ln11" fromId="26" toId="28">
</dataflow>
<dataflow id="120" from="xor_ln11" to="xor_ln11_1" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="tmp" to="xor_ln11_1" fromId="24" toId="29">
</dataflow>
<dataflow id="122" from="xor_ln11_1" to="xor_ln11_2" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="trunc_ln11" to="xor_ln11_2" fromId="23" toId="30">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i16.i1.i15" to="or_ln11_2" fromId="124" toId="31">
</dataflow>
<dataflow id="126" from="xor_ln11_2" to="or_ln11_2" fromId="30" toId="31">
</dataflow>
<dataflow id="127" from="lshr_ln11_s" to="or_ln11_2" fromId="27" toId="31">
</dataflow>
<dataflow id="128" from="or_ln11_2" to="store_ln11" fromId="31" toId="32">
</dataflow>
<dataflow id="129" from="conv11_i2628" to="store_ln11" fromId="13" toId="32">
</dataflow>
<dataflow id="130" from="add_ln31" to="store_ln31" fromId="20" toId="33">
</dataflow>
<dataflow id="131" from="i_1" to="store_ln31" fromId="12" toId="33">
</dataflow>
<dataflow id="132" from="i" to="zext_ln31" fromId="18" toId="34">
</dataflow>
<dataflow id="133" from="or_ln11_2" to="zext_ln32" fromId="31" toId="35">
</dataflow>
<dataflow id="134" from="zext_ln32" to="conv1" fromId="35" toId="36">
</dataflow>
<dataflow id="135" from="d" to="d_addr" fromId="77" toId="37">
</dataflow>
<dataflow id="137" from="StgValue_136" to="d_addr" fromId="136" toId="37">
</dataflow>
<dataflow id="138" from="zext_ln31" to="d_addr" fromId="34" toId="37">
</dataflow>
<dataflow id="140" from="StgValue_139" to="store_ln33" fromId="139" toId="38">
</dataflow>
<dataflow id="141" from="d_addr" to="store_ln33" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="zext_ln32" to="conv1" fromId="35" toId="39">
</dataflow>
<dataflow id="143" from="zext_ln32" to="conv1" fromId="35" toId="40">
</dataflow>
<dataflow id="144" from="zext_ln32" to="conv1" fromId="35" toId="41">
</dataflow>
<dataflow id="145" from="zext_ln32" to="conv1" fromId="35" toId="42">
</dataflow>
<dataflow id="146" from="zext_ln32" to="conv1" fromId="35" toId="43">
</dataflow>
<dataflow id="147" from="zext_ln32" to="conv1" fromId="35" toId="44">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecPipeline" to="specpipeline_ln31" fromId="148" toId="45">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specpipeline_ln31" fromId="150" toId="45">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specpipeline_ln31" fromId="152" toId="45">
</dataflow>
<dataflow id="154" from="StgValue_152" to="specpipeline_ln31" fromId="152" toId="45">
</dataflow>
<dataflow id="155" from="StgValue_152" to="specpipeline_ln31" fromId="152" toId="45">
</dataflow>
<dataflow id="157" from="empty_0" to="specpipeline_ln31" fromId="156" toId="45">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="158" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_160" to="speclooptripcount_ln31" fromId="160" toId="46">
</dataflow>
<dataflow id="162" from="StgValue_160" to="speclooptripcount_ln31" fromId="160" toId="46">
</dataflow>
<dataflow id="163" from="StgValue_160" to="speclooptripcount_ln31" fromId="160" toId="46">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="164" toId="47">
</dataflow>
<dataflow id="167" from="empty_2" to="specloopname_ln31" fromId="166" toId="47">
</dataflow>
<dataflow id="168" from="g" to="g_addr" fromId="76" toId="48">
</dataflow>
<dataflow id="169" from="StgValue_136" to="g_addr" fromId="136" toId="48">
</dataflow>
<dataflow id="170" from="zext_ln31" to="g_addr" fromId="34" toId="48">
</dataflow>
<dataflow id="171" from="conv1" to="store_ln32" fromId="44" toId="49">
</dataflow>
<dataflow id="172" from="g_addr" to="store_ln32" fromId="48" toId="49">
</dataflow>
<dataflow id="173" from="icmp_ln31" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="174" from="icmp_ln31" to="StgValue_9" fromId="19" toId="9">
</dataflow>
</dataflows>


</stg>
