

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Oct 21 19:36:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256_v2
* Solution:       dataflow_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1808|     1808|  18.080 us|  18.080 us|  1550|  1550|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ret = call i8192 @Loop_VITIS_LOOP_18_1_proc, i32 %real_sample"   --->   Operation 4 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 5 [1/2] (0.00ns)   --->   "%call_ret = call i8192 @Loop_VITIS_LOOP_18_1_proc, i32 %real_sample"   --->   Operation 5 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%temp_255_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 6 'extractvalue' 'temp_255_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%temp_254_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 7 'extractvalue' 'temp_254_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%temp_253_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 8 'extractvalue' 'temp_253_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%temp_252_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 9 'extractvalue' 'temp_252_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%temp_251_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 10 'extractvalue' 'temp_251_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%temp_250_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 11 'extractvalue' 'temp_250_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%temp_249_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 12 'extractvalue' 'temp_249_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%temp_248_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 13 'extractvalue' 'temp_248_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%temp_247_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 14 'extractvalue' 'temp_247_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%temp_246_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 15 'extractvalue' 'temp_246_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%temp_245_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 16 'extractvalue' 'temp_245_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%temp_244_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 17 'extractvalue' 'temp_244_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%temp_243_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 18 'extractvalue' 'temp_243_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%temp_242_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 19 'extractvalue' 'temp_242_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%temp_241_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 20 'extractvalue' 'temp_241_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%temp_240_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 21 'extractvalue' 'temp_240_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%temp_239_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 22 'extractvalue' 'temp_239_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%temp_238_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 23 'extractvalue' 'temp_238_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_237_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 24 'extractvalue' 'temp_237_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%temp_236_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 25 'extractvalue' 'temp_236_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%temp_235_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 26 'extractvalue' 'temp_235_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%temp_234_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 27 'extractvalue' 'temp_234_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%temp_233_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 28 'extractvalue' 'temp_233_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_232_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 29 'extractvalue' 'temp_232_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_231_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 30 'extractvalue' 'temp_231_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%temp_230_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 31 'extractvalue' 'temp_230_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%temp_229_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 32 'extractvalue' 'temp_229_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_228_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 33 'extractvalue' 'temp_228_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_227_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 34 'extractvalue' 'temp_227_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%temp_226_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 35 'extractvalue' 'temp_226_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%temp_225_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 36 'extractvalue' 'temp_225_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_224_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 37 'extractvalue' 'temp_224_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%temp_223_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 38 'extractvalue' 'temp_223_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_222_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 39 'extractvalue' 'temp_222_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%temp_221_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 40 'extractvalue' 'temp_221_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_220_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 41 'extractvalue' 'temp_220_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%temp_219_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 42 'extractvalue' 'temp_219_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_218_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 43 'extractvalue' 'temp_218_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%temp_217_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 44 'extractvalue' 'temp_217_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_216_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 45 'extractvalue' 'temp_216_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_215_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 46 'extractvalue' 'temp_215_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_214_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 47 'extractvalue' 'temp_214_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%temp_213_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 48 'extractvalue' 'temp_213_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_212_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 49 'extractvalue' 'temp_212_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_211_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 50 'extractvalue' 'temp_211_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%temp_210_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 51 'extractvalue' 'temp_210_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%temp_209_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 52 'extractvalue' 'temp_209_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_208_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 53 'extractvalue' 'temp_208_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%temp_207_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 54 'extractvalue' 'temp_207_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%temp_206_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 55 'extractvalue' 'temp_206_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%temp_205_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 56 'extractvalue' 'temp_205_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%temp_204_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 57 'extractvalue' 'temp_204_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%temp_203_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 58 'extractvalue' 'temp_203_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%temp_202_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 59 'extractvalue' 'temp_202_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%temp_201_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 60 'extractvalue' 'temp_201_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%temp_200_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 61 'extractvalue' 'temp_200_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%temp_199_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 62 'extractvalue' 'temp_199_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%temp_198_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 63 'extractvalue' 'temp_198_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%temp_197_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 64 'extractvalue' 'temp_197_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%temp_196_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 65 'extractvalue' 'temp_196_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%temp_195_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 66 'extractvalue' 'temp_195_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%temp_194_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 67 'extractvalue' 'temp_194_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%temp_193_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 68 'extractvalue' 'temp_193_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%temp_192_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 69 'extractvalue' 'temp_192_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%temp_191_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 70 'extractvalue' 'temp_191_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%temp_190_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 71 'extractvalue' 'temp_190_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%temp_189_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 72 'extractvalue' 'temp_189_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%temp_188_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 73 'extractvalue' 'temp_188_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%temp_187_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 74 'extractvalue' 'temp_187_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%temp_186_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 75 'extractvalue' 'temp_186_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%temp_185_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 76 'extractvalue' 'temp_185_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%temp_184_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 77 'extractvalue' 'temp_184_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%temp_183_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 78 'extractvalue' 'temp_183_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%temp_182_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 79 'extractvalue' 'temp_182_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%temp_181_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 80 'extractvalue' 'temp_181_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%temp_180_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 81 'extractvalue' 'temp_180_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%temp_179_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 82 'extractvalue' 'temp_179_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%temp_178_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 83 'extractvalue' 'temp_178_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%temp_177_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 84 'extractvalue' 'temp_177_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%temp_176_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 85 'extractvalue' 'temp_176_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%temp_175_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 86 'extractvalue' 'temp_175_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%temp_174_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 87 'extractvalue' 'temp_174_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%temp_173_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 88 'extractvalue' 'temp_173_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%temp_172_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 89 'extractvalue' 'temp_172_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%temp_171_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 90 'extractvalue' 'temp_171_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%temp_170_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 91 'extractvalue' 'temp_170_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%temp_169_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 92 'extractvalue' 'temp_169_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%temp_168_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 93 'extractvalue' 'temp_168_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%temp_167_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 94 'extractvalue' 'temp_167_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%temp_166_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 95 'extractvalue' 'temp_166_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%temp_165_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 96 'extractvalue' 'temp_165_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%temp_164_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 97 'extractvalue' 'temp_164_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%temp_163_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 98 'extractvalue' 'temp_163_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%temp_162_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 99 'extractvalue' 'temp_162_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%temp_161_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 100 'extractvalue' 'temp_161_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%temp_160_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 101 'extractvalue' 'temp_160_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%temp_159_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 102 'extractvalue' 'temp_159_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%temp_158_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 103 'extractvalue' 'temp_158_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%temp_157_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 104 'extractvalue' 'temp_157_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%temp_156_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 105 'extractvalue' 'temp_156_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%temp_155_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 106 'extractvalue' 'temp_155_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%temp_154_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 107 'extractvalue' 'temp_154_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%temp_153_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 108 'extractvalue' 'temp_153_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%temp_152_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 109 'extractvalue' 'temp_152_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%temp_151_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 110 'extractvalue' 'temp_151_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%temp_150_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 111 'extractvalue' 'temp_150_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%temp_149_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 112 'extractvalue' 'temp_149_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%temp_148_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 113 'extractvalue' 'temp_148_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%temp_147_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 114 'extractvalue' 'temp_147_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%temp_146_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 115 'extractvalue' 'temp_146_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%temp_145_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 116 'extractvalue' 'temp_145_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%temp_144_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 117 'extractvalue' 'temp_144_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%temp_143_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 118 'extractvalue' 'temp_143_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%temp_142_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 119 'extractvalue' 'temp_142_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%temp_141_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 120 'extractvalue' 'temp_141_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%temp_140_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 121 'extractvalue' 'temp_140_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%temp_139_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 122 'extractvalue' 'temp_139_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%temp_138_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 123 'extractvalue' 'temp_138_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%temp_137_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 124 'extractvalue' 'temp_137_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%temp_136_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 125 'extractvalue' 'temp_136_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%temp_135_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 126 'extractvalue' 'temp_135_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%temp_134_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 127 'extractvalue' 'temp_134_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%temp_133_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 128 'extractvalue' 'temp_133_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%temp_132_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 129 'extractvalue' 'temp_132_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%temp_131_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 130 'extractvalue' 'temp_131_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%temp_130_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 131 'extractvalue' 'temp_130_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%temp_129_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 132 'extractvalue' 'temp_129_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%temp_128_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 133 'extractvalue' 'temp_128_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%temp_127_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 134 'extractvalue' 'temp_127_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%temp_126_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 135 'extractvalue' 'temp_126_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%temp_125_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 136 'extractvalue' 'temp_125_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%temp_124_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 137 'extractvalue' 'temp_124_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%temp_123_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 138 'extractvalue' 'temp_123_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%temp_122_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 139 'extractvalue' 'temp_122_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%temp_121_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 140 'extractvalue' 'temp_121_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%temp_120_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 141 'extractvalue' 'temp_120_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%temp_119_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 142 'extractvalue' 'temp_119_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%temp_118_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 143 'extractvalue' 'temp_118_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%temp_117_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 144 'extractvalue' 'temp_117_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%temp_116_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 145 'extractvalue' 'temp_116_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%temp_115_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 146 'extractvalue' 'temp_115_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%temp_114_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 147 'extractvalue' 'temp_114_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%temp_113_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 148 'extractvalue' 'temp_113_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%temp_112_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 149 'extractvalue' 'temp_112_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%temp_111_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 150 'extractvalue' 'temp_111_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%temp_110_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 151 'extractvalue' 'temp_110_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%temp_109_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 152 'extractvalue' 'temp_109_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%temp_108_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 153 'extractvalue' 'temp_108_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%temp_107_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 154 'extractvalue' 'temp_107_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%temp_106_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 155 'extractvalue' 'temp_106_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%temp_105_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 156 'extractvalue' 'temp_105_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%temp_104_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 157 'extractvalue' 'temp_104_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%temp_103_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 158 'extractvalue' 'temp_103_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%temp_102_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 159 'extractvalue' 'temp_102_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%temp_101_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 160 'extractvalue' 'temp_101_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%temp_100_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 161 'extractvalue' 'temp_100_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%temp_99_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 162 'extractvalue' 'temp_99_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%temp_98_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 163 'extractvalue' 'temp_98_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%temp_97_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 164 'extractvalue' 'temp_97_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%temp_96_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 165 'extractvalue' 'temp_96_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%temp_95_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 166 'extractvalue' 'temp_95_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%temp_94_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 167 'extractvalue' 'temp_94_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%temp_93_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 168 'extractvalue' 'temp_93_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%temp_92_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 169 'extractvalue' 'temp_92_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%temp_91_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 170 'extractvalue' 'temp_91_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%temp_90_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 171 'extractvalue' 'temp_90_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%temp_89_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 172 'extractvalue' 'temp_89_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%temp_88_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 173 'extractvalue' 'temp_88_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%temp_87_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 174 'extractvalue' 'temp_87_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%temp_86_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 175 'extractvalue' 'temp_86_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%temp_85_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 176 'extractvalue' 'temp_85_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%temp_84_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 177 'extractvalue' 'temp_84_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%temp_83_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 178 'extractvalue' 'temp_83_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%temp_82_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 179 'extractvalue' 'temp_82_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%temp_81_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 180 'extractvalue' 'temp_81_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%temp_80_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 181 'extractvalue' 'temp_80_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%temp_79_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 182 'extractvalue' 'temp_79_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%temp_78_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 183 'extractvalue' 'temp_78_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%temp_77_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 184 'extractvalue' 'temp_77_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%temp_76_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 185 'extractvalue' 'temp_76_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%temp_75_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 186 'extractvalue' 'temp_75_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%temp_74_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 187 'extractvalue' 'temp_74_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%temp_73_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 188 'extractvalue' 'temp_73_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%temp_72_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 189 'extractvalue' 'temp_72_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%temp_71_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 190 'extractvalue' 'temp_71_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%temp_70_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 191 'extractvalue' 'temp_70_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%temp_69_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 192 'extractvalue' 'temp_69_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%temp_68_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 193 'extractvalue' 'temp_68_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%temp_67_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 194 'extractvalue' 'temp_67_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%temp_66_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 195 'extractvalue' 'temp_66_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%temp_65_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 196 'extractvalue' 'temp_65_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%temp_64_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 197 'extractvalue' 'temp_64_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%temp_63_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 198 'extractvalue' 'temp_63_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%temp_62_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 199 'extractvalue' 'temp_62_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%temp_61_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 200 'extractvalue' 'temp_61_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%temp_60_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 201 'extractvalue' 'temp_60_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%temp_59_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 202 'extractvalue' 'temp_59_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%temp_58_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 203 'extractvalue' 'temp_58_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%temp_57_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 204 'extractvalue' 'temp_57_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%temp_56_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 205 'extractvalue' 'temp_56_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%temp_55_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 206 'extractvalue' 'temp_55_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%temp_54_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 207 'extractvalue' 'temp_54_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%temp_53_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 208 'extractvalue' 'temp_53_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%temp_52_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 209 'extractvalue' 'temp_52_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%temp_51_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 210 'extractvalue' 'temp_51_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%temp_50_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 211 'extractvalue' 'temp_50_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%temp_49_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 212 'extractvalue' 'temp_49_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%temp_48_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 213 'extractvalue' 'temp_48_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%temp_47_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 214 'extractvalue' 'temp_47_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%temp_46_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 215 'extractvalue' 'temp_46_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%temp_45_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 216 'extractvalue' 'temp_45_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%temp_44_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 217 'extractvalue' 'temp_44_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%temp_43_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 218 'extractvalue' 'temp_43_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%temp_42_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 219 'extractvalue' 'temp_42_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%temp_41_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 220 'extractvalue' 'temp_41_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%temp_40_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 221 'extractvalue' 'temp_40_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%temp_39_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 222 'extractvalue' 'temp_39_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%temp_38_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 223 'extractvalue' 'temp_38_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%temp_37_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 224 'extractvalue' 'temp_37_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%temp_36_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 225 'extractvalue' 'temp_36_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%temp_35_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 226 'extractvalue' 'temp_35_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%temp_34_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 227 'extractvalue' 'temp_34_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%temp_33_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 228 'extractvalue' 'temp_33_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%temp_32_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 229 'extractvalue' 'temp_32_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%temp_31_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 230 'extractvalue' 'temp_31_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%temp_30_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 231 'extractvalue' 'temp_30_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%temp_29_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 232 'extractvalue' 'temp_29_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%temp_28_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 233 'extractvalue' 'temp_28_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%temp_27_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 234 'extractvalue' 'temp_27_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%temp_26_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 235 'extractvalue' 'temp_26_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%temp_25_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 236 'extractvalue' 'temp_25_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%temp_24_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 237 'extractvalue' 'temp_24_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%temp_23_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 238 'extractvalue' 'temp_23_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%temp_22_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 239 'extractvalue' 'temp_22_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%temp_21_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 240 'extractvalue' 'temp_21_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%temp_20_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 241 'extractvalue' 'temp_20_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%temp_19_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 242 'extractvalue' 'temp_19_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%temp_18_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 243 'extractvalue' 'temp_18_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%temp_17_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 244 'extractvalue' 'temp_17_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%temp_16_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 245 'extractvalue' 'temp_16_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%temp_15_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 246 'extractvalue' 'temp_15_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%temp_14_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 247 'extractvalue' 'temp_14_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%temp_13_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 248 'extractvalue' 'temp_13_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%temp_12_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 249 'extractvalue' 'temp_12_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%temp_11_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 250 'extractvalue' 'temp_11_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%temp_10_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 251 'extractvalue' 'temp_10_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%temp_9_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 252 'extractvalue' 'temp_9_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%temp_8_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 253 'extractvalue' 'temp_8_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%temp_7_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 254 'extractvalue' 'temp_7_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%temp_6_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 255 'extractvalue' 'temp_6_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%temp_5_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 256 'extractvalue' 'temp_5_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%temp_4_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 257 'extractvalue' 'temp_4_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%temp_3_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 258 'extractvalue' 'temp_3_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%temp_2_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 259 'extractvalue' 'temp_2_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%temp_1_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 260 'extractvalue' 'temp_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%temp_loc_channel = extractvalue i8192 %call_ret"   --->   Operation 261 'extractvalue' 'temp_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 262 [2/2] (3.63ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_23_2_proc, i32 %temp_loc_channel, i32 %temp_1_loc_channel, i32 %temp_2_loc_channel, i32 %temp_3_loc_channel, i32 %temp_4_loc_channel, i32 %temp_5_loc_channel, i32 %temp_6_loc_channel, i32 %temp_7_loc_channel, i32 %temp_8_loc_channel, i32 %temp_9_loc_channel, i32 %temp_10_loc_channel, i32 %temp_11_loc_channel, i32 %temp_12_loc_channel, i32 %temp_13_loc_channel, i32 %temp_14_loc_channel, i32 %temp_15_loc_channel, i32 %temp_16_loc_channel, i32 %temp_17_loc_channel, i32 %temp_18_loc_channel, i32 %temp_19_loc_channel, i32 %temp_20_loc_channel, i32 %temp_21_loc_channel, i32 %temp_22_loc_channel, i32 %temp_23_loc_channel, i32 %temp_24_loc_channel, i32 %temp_25_loc_channel, i32 %temp_26_loc_channel, i32 %temp_27_loc_channel, i32 %temp_28_loc_channel, i32 %temp_29_loc_channel, i32 %temp_30_loc_channel, i32 %temp_31_loc_channel, i32 %temp_32_loc_channel, i32 %temp_33_loc_channel, i32 %temp_34_loc_channel, i32 %temp_35_loc_channel, i32 %temp_36_loc_channel, i32 %temp_37_loc_channel, i32 %temp_38_loc_channel, i32 %temp_39_loc_channel, i32 %temp_40_loc_channel, i32 %temp_41_loc_channel, i32 %temp_42_loc_channel, i32 %temp_43_loc_channel, i32 %temp_44_loc_channel, i32 %temp_45_loc_channel, i32 %temp_46_loc_channel, i32 %temp_47_loc_channel, i32 %temp_48_loc_channel, i32 %temp_49_loc_channel, i32 %temp_50_loc_channel, i32 %temp_51_loc_channel, i32 %temp_52_loc_channel, i32 %temp_53_loc_channel, i32 %temp_54_loc_channel, i32 %temp_55_loc_channel, i32 %temp_56_loc_channel, i32 %temp_57_loc_channel, i32 %temp_58_loc_channel, i32 %temp_59_loc_channel, i32 %temp_60_loc_channel, i32 %temp_61_loc_channel, i32 %temp_62_loc_channel, i32 %temp_63_loc_channel, i32 %temp_64_loc_channel, i32 %temp_65_loc_channel, i32 %temp_66_loc_channel, i32 %temp_67_loc_channel, i32 %temp_68_loc_channel, i32 %temp_69_loc_channel, i32 %temp_70_loc_channel, i32 %temp_71_loc_channel, i32 %temp_72_loc_channel, i32 %temp_73_loc_channel, i32 %temp_74_loc_channel, i32 %temp_75_loc_channel, i32 %temp_76_loc_channel, i32 %temp_77_loc_channel, i32 %temp_78_loc_channel, i32 %temp_79_loc_channel, i32 %temp_80_loc_channel, i32 %temp_81_loc_channel, i32 %temp_82_loc_channel, i32 %temp_83_loc_channel, i32 %temp_84_loc_channel, i32 %temp_85_loc_channel, i32 %temp_86_loc_channel, i32 %temp_87_loc_channel, i32 %temp_88_loc_channel, i32 %temp_89_loc_channel, i32 %temp_90_loc_channel, i32 %temp_91_loc_channel, i32 %temp_92_loc_channel, i32 %temp_93_loc_channel, i32 %temp_94_loc_channel, i32 %temp_95_loc_channel, i32 %temp_96_loc_channel, i32 %temp_97_loc_channel, i32 %temp_98_loc_channel, i32 %temp_99_loc_channel, i32 %temp_100_loc_channel, i32 %temp_101_loc_channel, i32 %temp_102_loc_channel, i32 %temp_103_loc_channel, i32 %temp_104_loc_channel, i32 %temp_105_loc_channel, i32 %temp_106_loc_channel, i32 %temp_107_loc_channel, i32 %temp_108_loc_channel, i32 %temp_109_loc_channel, i32 %temp_110_loc_channel, i32 %temp_111_loc_channel, i32 %temp_112_loc_channel, i32 %temp_113_loc_channel, i32 %temp_114_loc_channel, i32 %temp_115_loc_channel, i32 %temp_116_loc_channel, i32 %temp_117_loc_channel, i32 %temp_118_loc_channel, i32 %temp_119_loc_channel, i32 %temp_120_loc_channel, i32 %temp_121_loc_channel, i32 %temp_122_loc_channel, i32 %temp_123_loc_channel, i32 %temp_124_loc_channel, i32 %temp_125_loc_channel, i32 %temp_126_loc_channel, i32 %temp_127_loc_channel, i32 %temp_128_loc_channel, i32 %temp_129_loc_channel, i32 %temp_130_loc_channel, i32 %temp_131_loc_channel, i32 %temp_132_loc_channel, i32 %temp_133_loc_channel, i32 %temp_134_loc_channel, i32 %temp_135_loc_channel, i32 %temp_136_loc_channel, i32 %temp_137_loc_channel, i32 %temp_138_loc_channel, i32 %temp_139_loc_channel, i32 %temp_140_loc_channel, i32 %temp_141_loc_channel, i32 %temp_142_loc_channel, i32 %temp_143_loc_channel, i32 %temp_144_loc_channel, i32 %temp_145_loc_channel, i32 %temp_146_loc_channel, i32 %temp_147_loc_channel, i32 %temp_148_loc_channel, i32 %temp_149_loc_channel, i32 %temp_150_loc_channel, i32 %temp_151_loc_channel, i32 %temp_152_loc_channel, i32 %temp_153_loc_channel, i32 %temp_154_loc_channel, i32 %temp_155_loc_channel, i32 %temp_156_loc_channel, i32 %temp_157_loc_channel, i32 %temp_158_loc_channel, i32 %temp_159_loc_channel, i32 %temp_160_loc_channel, i32 %temp_161_loc_channel, i32 %temp_162_loc_channel, i32 %temp_163_loc_channel, i32 %temp_164_loc_channel, i32 %temp_165_loc_channel, i32 %temp_166_loc_channel, i32 %temp_167_loc_channel, i32 %temp_168_loc_channel, i32 %temp_169_loc_channel, i32 %temp_170_loc_channel, i32 %temp_171_loc_channel, i32 %temp_172_loc_channel, i32 %temp_173_loc_channel, i32 %temp_174_loc_channel, i32 %temp_175_loc_channel, i32 %temp_176_loc_channel, i32 %temp_177_loc_channel, i32 %temp_178_loc_channel, i32 %temp_179_loc_channel, i32 %temp_180_loc_channel, i32 %temp_181_loc_channel, i32 %temp_182_loc_channel, i32 %temp_183_loc_channel, i32 %temp_184_loc_channel, i32 %temp_185_loc_channel, i32 %temp_186_loc_channel, i32 %temp_187_loc_channel, i32 %temp_188_loc_channel, i32 %temp_189_loc_channel, i32 %temp_190_loc_channel, i32 %temp_191_loc_channel, i32 %temp_192_loc_channel, i32 %temp_193_loc_channel, i32 %temp_194_loc_channel, i32 %temp_195_loc_channel, i32 %temp_196_loc_channel, i32 %temp_197_loc_channel, i32 %temp_198_loc_channel, i32 %temp_199_loc_channel, i32 %temp_200_loc_channel, i32 %temp_201_loc_channel, i32 %temp_202_loc_channel, i32 %temp_203_loc_channel, i32 %temp_204_loc_channel, i32 %temp_205_loc_channel, i32 %temp_206_loc_channel, i32 %temp_207_loc_channel, i32 %temp_208_loc_channel, i32 %temp_209_loc_channel, i32 %temp_210_loc_channel, i32 %temp_211_loc_channel, i32 %temp_212_loc_channel, i32 %temp_213_loc_channel, i32 %temp_214_loc_channel, i32 %temp_215_loc_channel, i32 %temp_216_loc_channel, i32 %temp_217_loc_channel, i32 %temp_218_loc_channel, i32 %temp_219_loc_channel, i32 %temp_220_loc_channel, i32 %temp_221_loc_channel, i32 %temp_222_loc_channel, i32 %temp_223_loc_channel, i32 %temp_224_loc_channel, i32 %temp_225_loc_channel, i32 %temp_226_loc_channel, i32 %temp_227_loc_channel, i32 %temp_228_loc_channel, i32 %temp_229_loc_channel, i32 %temp_230_loc_channel, i32 %temp_231_loc_channel, i32 %temp_232_loc_channel, i32 %temp_233_loc_channel, i32 %temp_234_loc_channel, i32 %temp_235_loc_channel, i32 %temp_236_loc_channel, i32 %temp_237_loc_channel, i32 %temp_238_loc_channel, i32 %temp_239_loc_channel, i32 %temp_240_loc_channel, i32 %temp_241_loc_channel, i32 %temp_242_loc_channel, i32 %temp_243_loc_channel, i32 %temp_244_loc_channel, i32 %temp_245_loc_channel, i32 %temp_246_loc_channel, i32 %temp_247_loc_channel, i32 %temp_248_loc_channel, i32 %temp_249_loc_channel, i32 %temp_250_loc_channel, i32 %temp_251_loc_channel, i32 %temp_252_loc_channel, i32 %temp_253_loc_channel, i32 %temp_254_loc_channel, i32 %temp_255_loc_channel, i32 %real_output, i32 %imag_output, i32 %cos_coefficients_table, i32 %sin_coefficients_table"   --->   Operation 262 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln22 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [dft_256_v2/dft.cpp:22]   --->   Operation 263 'specdataflowpipeline' 'specdataflowpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dft_256_v2/dft.cpp:5]   --->   Operation 264 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_output"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_output"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_23_2_proc, i32 %temp_loc_channel, i32 %temp_1_loc_channel, i32 %temp_2_loc_channel, i32 %temp_3_loc_channel, i32 %temp_4_loc_channel, i32 %temp_5_loc_channel, i32 %temp_6_loc_channel, i32 %temp_7_loc_channel, i32 %temp_8_loc_channel, i32 %temp_9_loc_channel, i32 %temp_10_loc_channel, i32 %temp_11_loc_channel, i32 %temp_12_loc_channel, i32 %temp_13_loc_channel, i32 %temp_14_loc_channel, i32 %temp_15_loc_channel, i32 %temp_16_loc_channel, i32 %temp_17_loc_channel, i32 %temp_18_loc_channel, i32 %temp_19_loc_channel, i32 %temp_20_loc_channel, i32 %temp_21_loc_channel, i32 %temp_22_loc_channel, i32 %temp_23_loc_channel, i32 %temp_24_loc_channel, i32 %temp_25_loc_channel, i32 %temp_26_loc_channel, i32 %temp_27_loc_channel, i32 %temp_28_loc_channel, i32 %temp_29_loc_channel, i32 %temp_30_loc_channel, i32 %temp_31_loc_channel, i32 %temp_32_loc_channel, i32 %temp_33_loc_channel, i32 %temp_34_loc_channel, i32 %temp_35_loc_channel, i32 %temp_36_loc_channel, i32 %temp_37_loc_channel, i32 %temp_38_loc_channel, i32 %temp_39_loc_channel, i32 %temp_40_loc_channel, i32 %temp_41_loc_channel, i32 %temp_42_loc_channel, i32 %temp_43_loc_channel, i32 %temp_44_loc_channel, i32 %temp_45_loc_channel, i32 %temp_46_loc_channel, i32 %temp_47_loc_channel, i32 %temp_48_loc_channel, i32 %temp_49_loc_channel, i32 %temp_50_loc_channel, i32 %temp_51_loc_channel, i32 %temp_52_loc_channel, i32 %temp_53_loc_channel, i32 %temp_54_loc_channel, i32 %temp_55_loc_channel, i32 %temp_56_loc_channel, i32 %temp_57_loc_channel, i32 %temp_58_loc_channel, i32 %temp_59_loc_channel, i32 %temp_60_loc_channel, i32 %temp_61_loc_channel, i32 %temp_62_loc_channel, i32 %temp_63_loc_channel, i32 %temp_64_loc_channel, i32 %temp_65_loc_channel, i32 %temp_66_loc_channel, i32 %temp_67_loc_channel, i32 %temp_68_loc_channel, i32 %temp_69_loc_channel, i32 %temp_70_loc_channel, i32 %temp_71_loc_channel, i32 %temp_72_loc_channel, i32 %temp_73_loc_channel, i32 %temp_74_loc_channel, i32 %temp_75_loc_channel, i32 %temp_76_loc_channel, i32 %temp_77_loc_channel, i32 %temp_78_loc_channel, i32 %temp_79_loc_channel, i32 %temp_80_loc_channel, i32 %temp_81_loc_channel, i32 %temp_82_loc_channel, i32 %temp_83_loc_channel, i32 %temp_84_loc_channel, i32 %temp_85_loc_channel, i32 %temp_86_loc_channel, i32 %temp_87_loc_channel, i32 %temp_88_loc_channel, i32 %temp_89_loc_channel, i32 %temp_90_loc_channel, i32 %temp_91_loc_channel, i32 %temp_92_loc_channel, i32 %temp_93_loc_channel, i32 %temp_94_loc_channel, i32 %temp_95_loc_channel, i32 %temp_96_loc_channel, i32 %temp_97_loc_channel, i32 %temp_98_loc_channel, i32 %temp_99_loc_channel, i32 %temp_100_loc_channel, i32 %temp_101_loc_channel, i32 %temp_102_loc_channel, i32 %temp_103_loc_channel, i32 %temp_104_loc_channel, i32 %temp_105_loc_channel, i32 %temp_106_loc_channel, i32 %temp_107_loc_channel, i32 %temp_108_loc_channel, i32 %temp_109_loc_channel, i32 %temp_110_loc_channel, i32 %temp_111_loc_channel, i32 %temp_112_loc_channel, i32 %temp_113_loc_channel, i32 %temp_114_loc_channel, i32 %temp_115_loc_channel, i32 %temp_116_loc_channel, i32 %temp_117_loc_channel, i32 %temp_118_loc_channel, i32 %temp_119_loc_channel, i32 %temp_120_loc_channel, i32 %temp_121_loc_channel, i32 %temp_122_loc_channel, i32 %temp_123_loc_channel, i32 %temp_124_loc_channel, i32 %temp_125_loc_channel, i32 %temp_126_loc_channel, i32 %temp_127_loc_channel, i32 %temp_128_loc_channel, i32 %temp_129_loc_channel, i32 %temp_130_loc_channel, i32 %temp_131_loc_channel, i32 %temp_132_loc_channel, i32 %temp_133_loc_channel, i32 %temp_134_loc_channel, i32 %temp_135_loc_channel, i32 %temp_136_loc_channel, i32 %temp_137_loc_channel, i32 %temp_138_loc_channel, i32 %temp_139_loc_channel, i32 %temp_140_loc_channel, i32 %temp_141_loc_channel, i32 %temp_142_loc_channel, i32 %temp_143_loc_channel, i32 %temp_144_loc_channel, i32 %temp_145_loc_channel, i32 %temp_146_loc_channel, i32 %temp_147_loc_channel, i32 %temp_148_loc_channel, i32 %temp_149_loc_channel, i32 %temp_150_loc_channel, i32 %temp_151_loc_channel, i32 %temp_152_loc_channel, i32 %temp_153_loc_channel, i32 %temp_154_loc_channel, i32 %temp_155_loc_channel, i32 %temp_156_loc_channel, i32 %temp_157_loc_channel, i32 %temp_158_loc_channel, i32 %temp_159_loc_channel, i32 %temp_160_loc_channel, i32 %temp_161_loc_channel, i32 %temp_162_loc_channel, i32 %temp_163_loc_channel, i32 %temp_164_loc_channel, i32 %temp_165_loc_channel, i32 %temp_166_loc_channel, i32 %temp_167_loc_channel, i32 %temp_168_loc_channel, i32 %temp_169_loc_channel, i32 %temp_170_loc_channel, i32 %temp_171_loc_channel, i32 %temp_172_loc_channel, i32 %temp_173_loc_channel, i32 %temp_174_loc_channel, i32 %temp_175_loc_channel, i32 %temp_176_loc_channel, i32 %temp_177_loc_channel, i32 %temp_178_loc_channel, i32 %temp_179_loc_channel, i32 %temp_180_loc_channel, i32 %temp_181_loc_channel, i32 %temp_182_loc_channel, i32 %temp_183_loc_channel, i32 %temp_184_loc_channel, i32 %temp_185_loc_channel, i32 %temp_186_loc_channel, i32 %temp_187_loc_channel, i32 %temp_188_loc_channel, i32 %temp_189_loc_channel, i32 %temp_190_loc_channel, i32 %temp_191_loc_channel, i32 %temp_192_loc_channel, i32 %temp_193_loc_channel, i32 %temp_194_loc_channel, i32 %temp_195_loc_channel, i32 %temp_196_loc_channel, i32 %temp_197_loc_channel, i32 %temp_198_loc_channel, i32 %temp_199_loc_channel, i32 %temp_200_loc_channel, i32 %temp_201_loc_channel, i32 %temp_202_loc_channel, i32 %temp_203_loc_channel, i32 %temp_204_loc_channel, i32 %temp_205_loc_channel, i32 %temp_206_loc_channel, i32 %temp_207_loc_channel, i32 %temp_208_loc_channel, i32 %temp_209_loc_channel, i32 %temp_210_loc_channel, i32 %temp_211_loc_channel, i32 %temp_212_loc_channel, i32 %temp_213_loc_channel, i32 %temp_214_loc_channel, i32 %temp_215_loc_channel, i32 %temp_216_loc_channel, i32 %temp_217_loc_channel, i32 %temp_218_loc_channel, i32 %temp_219_loc_channel, i32 %temp_220_loc_channel, i32 %temp_221_loc_channel, i32 %temp_222_loc_channel, i32 %temp_223_loc_channel, i32 %temp_224_loc_channel, i32 %temp_225_loc_channel, i32 %temp_226_loc_channel, i32 %temp_227_loc_channel, i32 %temp_228_loc_channel, i32 %temp_229_loc_channel, i32 %temp_230_loc_channel, i32 %temp_231_loc_channel, i32 %temp_232_loc_channel, i32 %temp_233_loc_channel, i32 %temp_234_loc_channel, i32 %temp_235_loc_channel, i32 %temp_236_loc_channel, i32 %temp_237_loc_channel, i32 %temp_238_loc_channel, i32 %temp_239_loc_channel, i32 %temp_240_loc_channel, i32 %temp_241_loc_channel, i32 %temp_242_loc_channel, i32 %temp_243_loc_channel, i32 %temp_244_loc_channel, i32 %temp_245_loc_channel, i32 %temp_246_loc_channel, i32 %temp_247_loc_channel, i32 %temp_248_loc_channel, i32 %temp_249_loc_channel, i32 %temp_250_loc_channel, i32 %temp_251_loc_channel, i32 %temp_252_loc_channel, i32 %temp_253_loc_channel, i32 %temp_254_loc_channel, i32 %temp_255_loc_channel, i32 %real_output, i32 %imag_output, i32 %cos_coefficients_table, i32 %sin_coefficients_table"   --->   Operation 273 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [dft_256_v2/dft.cpp:39]   --->   Operation 274 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.63ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'Loop_VITIS_LOOP_18_1_proc' [17]  (0 ns)
	'call' operation ('call_ln0') to 'Loop_VITIS_LOOP_23_2_proc' [274]  (3.63 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
