Generating HDL for page 13.70.03.1 BUFFER CONTROLS-ACC at 8/11/2020 4:26:52 PM
Old test bench file ALD_13_70_03_1_BUFFER_CONTROLS_ACC_tb.vhdl 55 lines preserved and 32 declaration lines preserved
NOTE: Special signal LOGIC ZERO removed from sheet inputs list.
DOT Function at 2B has one output from a Trigger, one output from Non-Trigger
   Trigger block pin B located at 2B, Non-trigger is located at 2C Output is to 1B
   Using Trigger faux pin T as input side of pin B
DOT Function at 5E has one output from a Trigger, one output from Non-Trigger
   Trigger block pin B located at 5E, Non-trigger is located at 4F Output is to 4E
   Using Trigger faux pin T as input side of pin B
DOT Function at 2F has one output from a Trigger, one output from Non-Trigger
   Trigger block pin E located at 2F, Non-trigger is located at 2G Output is to 1F
   Using Trigger faux pin W as input side of pin E
Processing extension from block at 2A (Database ID=229568) to 2B (Database ID=229569)
Copied connection to extension input pin P to master block at 2A
Copied connection to extension input pin E to master block at 2A
Copied connection to extension input pin T to master block at 2A
Copied connection from extension output pin B to master block at 2A
Copied mapped pin B from extension 2B to master block at 2A
Copied mapped pin K from extension 2B to master block at 2A
Copied mapped pin P from extension 2B to master block at 2A
Copied mapped pin T from extension 2B to master block at 2A
Moved connection from extension 2B pin B to be from master at 2A
Processing extension from block at 5D (Database ID=229578) to 5E (Database ID=229579)
Copied connection to extension input pin P to master block at 5D
Copied connection to extension input pin T to master block at 5D
Copied connection from extension output pin B to master block at 5D
Copied mapped pin B from extension 5E to master block at 5D
Copied mapped pin K from extension 5E to master block at 5D
Copied mapped pin P from extension 5E to master block at 5D
Copied mapped pin T from extension 5E to master block at 5D
Moved connection from extension 5E pin B to be from master at 5D
Processing extension from block at 2E (Database ID=229584) to 2F (Database ID=229588)
Copied connection to extension input pin B to master block at 2E
Copied connection to extension input pin F to master block at 2E
Copied connection to extension input pin W to master block at 2E
Copied connection from extension output pin E to master block at 2E
Copied mapped pin A from extension 2F to master block at 2E
Copied mapped pin B from extension 2F to master block at 2E
Copied mapped pin E from extension 2F to master block at 2E
Copied mapped pin W from extension 2F to master block at 2E
Moved connection from extension 2F pin E to be from master at 2E
Removed 2 outputs from Gate at 4A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 4B to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 4C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1F to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_OP_REG_4_BIT,PS_1401_PUNCH_TRIGGER
	and logic function of NAND
Generating Statement for block at 4A with output pin(s) of OUT_4A_L, OUT_4A_L, OUT_4A_L
	and inputs of OUT_5A_G
	and logic function of EQUAL
Generating Statement for block at 3A with output pin(s) of OUT_3A_G
	and inputs of OUT_4A_L,OUT_4C_A,OUT_4B_B
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_F, OUT_2A_B
	and inputs of OUT_3A_G,PS_1ST_CLOCK_PULSE_CLAMPED,MS_PROGRAM_RESET_2,'0',OUT_2C_C
	and logic function of Trigger
Generating Statement for block at 1A with output pin(s) of OUT_1A_D
	and inputs of OUT_2A_F
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_OP_REG_1_BIT,PS_1401_READ_TRIGGER
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_B, OUT_4B_B, OUT_4B_B
	and inputs of OUT_5B_G
	and logic function of EQUAL
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of OUT_4A_L,OUT_4B_B,OUT_4C_A
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_2A_B
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_G
	and inputs of PS_OP_REG_2_BIT,PS_1401_PRINT_TRIGGER
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_A, OUT_4C_A, OUT_4C_A
	and inputs of OUT_5C_G
	and logic function of EQUAL
Generating Statement for block at 2C with output pin(s) of OUT_2C_C
	and inputs of MS_1401_I_O_RING_ADVANCE,OUT_4D_D,MS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_F, OUT_5D_B
	and inputs of OUT_1B_C,PS_1ST_CLOCK_PULSE_CLAMPED,MS_PROGRAM_RESET_2,OUT_4F_D
	and logic function of Trigger
Generating Statement for block at 4D with output pin(s) of OUT_4D_D, OUT_4D_D
	and inputs of OUT_5D_F
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_C, OUT_4E_C, OUT_4E_C
	and inputs of OUT_5D_B
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_H, OUT_2E_E
	and inputs of OUT_4E_C,PS_1ST_CLOCK_PULSE_CLAMPED,MS_PROGRAM_RESET_2,'0',OUT_2G_E
	and logic function of Trigger
Generating Statement for block at 1E with output pin(s) of OUT_1E_F, OUT_1E_F
	and inputs of OUT_2E_H
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_P
	and inputs of OUT_1A_D
	and logic function of SS
	INFO: SingleShot at 5F pulse time: 6000 ns, Clock Period is 10 ns
Generating Statement for block at 4F with output pin(s) of OUT_4F_D
	and inputs of OUT_1E_F,OUT_5F_P,MS_E_CH_BUSY_BUS
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_R
	and inputs of OUT_2E_E
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_G, OUT_4G_G
	and inputs of OUT_4E_C,PS_E_CH_CONDITION,PS_1401_I_O_CK_STOP_SW
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_4G_G,MS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_K
	and inputs of PS_1401_I_O_CK_STOP_SW,PS_E_CH_SECOND_SAMPLE_B
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_P
	and inputs of PS_E_CH_CHECK,PS_1401_CARD_PRINT_IN_PROC
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_F
	and inputs of PS_1ST_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_DOT_2I
	and inputs of OUT_3B_G,OUT_2I_F
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_4H_K,OUT_4I_P
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_1401_PUNCH
	from gate output OUT_4A_L
Generating output sheet edge signal assignment to 
	signal MS_1401_READ
	from gate output OUT_4B_B
Generating output sheet edge signal assignment to 
	signal MS_1401_PRINT
	from gate output OUT_4C_A
Generating output sheet edge signal assignment to 
	signal MS_1401_CARD_PR_ERR_SAMPLE
	from gate output OUT_4D_D
Generating output sheet edge signal assignment to 
	signal PS_1401_CARD_PR_ERR_SAMPLE
	from gate output OUT_4E_C
Generating output sheet edge signal assignment to 
	signal MS_1ST_I_O_CYCLE_CONTROL
	from gate output OUT_1E_F
Generating output sheet edge signal assignment to 
	signal PS_1ST_I_O_CYCLE_CONTROL
	from gate output OUT_1F_R
Generating output sheet edge signal assignment to 
	signal MS_1401_PUNCH_PRINT_ERROR
	from gate output OUT_4G_G
Generating output sheet edge signal assignment to 
	signal MS_NOT_1401_CARD_OR_PRTR_MODE
	from gate output OUT_DOT_2I
Generating output sheet edge signal assignment to 
	signal MS_1401_CARD_PRINT_ERROR
	from gate output OUT_DOT_4H
