
---------- Begin Simulation Statistics ----------
host_inst_rate                                 124658                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322684                       # Number of bytes of host memory used
host_seconds                                   160.44                       # Real time elapsed on the host
host_tick_rate                              624767421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.100237                       # Number of seconds simulated
sim_ticks                                100237227000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4710891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 91000.001919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 89454.299756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1844268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   260862698500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.608510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2866623                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            286592                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 230794777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547673                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580030                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 123074.361512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 125432.139641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   71912964803                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  68269577803                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23405.502238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51219.920067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.289029                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            183435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4293388303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    730498500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6278206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 96430.775520                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 95721.882084                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2827278                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    332775663303                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.549668                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3450928                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             326622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 299064354803                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999785                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000270                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.780178                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.276953                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6278206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 96430.775520                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 95721.882084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2827278                       # number of overall hits
system.cpu.dcache.overall_miss_latency   332775663303                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.549668                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3450928                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            326622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 299064354803                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599029                       # number of replacements
system.cpu.dcache.sampled_refs                2600053                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.641702                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3351544                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500951755000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13521773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65161.417323                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        62960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13521646                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107314.650794                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13521773                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65161.417323                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        62960                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13521646                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8275500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184825                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.630326                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13521773                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65161.417323                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        62960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13521646                       # number of overall hits
system.cpu.icache.overall_miss_latency        8275500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.630326                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13521646                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70810.644614                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     88146506628                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1244820                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71693.737895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 75278.225806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12279                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            555268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.386786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       7745                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2413                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       401383500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.266280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5332                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       165850.803355                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  154514.345243                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1288449                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           214230809500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.500632                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1291708                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     44777                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      192668418000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.483276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1246929                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    126922.134031                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 111670.884632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         66539182610                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    58543684610                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.721772                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600181                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        165289.608397                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   154176.965904                       # average overall mshr miss latency
system.l2.demand_hits                         1300728                       # number of demand (read+write) hits
system.l2.demand_miss_latency            214786077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.499755                       # miss rate for demand accesses
system.l2.demand_misses                       1299453                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      47190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       193069801500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.481605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1252261                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.578930                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.213814                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9485.191834                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3503.121057                       # Average occupied blocks per context
system.l2.overall_accesses                    2600181                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       165289.608397                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  112618.016047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1300728                       # number of overall hits
system.l2.overall_miss_latency           214786077500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.499755                       # miss rate for overall accesses
system.l2.overall_misses                      1299453                       # number of overall misses
system.l2.overall_mshr_hits                     47190                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      281216308128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.960349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2497081                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.946845                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1178651                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        76335                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2385477                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1285064                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1024075                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2485756                       # number of replacements
system.l2.sampled_refs                        2496634                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12988.312891                       # Cycle average of tags in use
system.l2.total_refs                          1802000                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501466262500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508603                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                120838755                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1444725                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1579058                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       152112                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1628157                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1697779                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25061                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       589840                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62913232                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.161898                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.920470                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59704315     94.90%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1315996      2.09%     96.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       611252      0.97%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       226712      0.36%     98.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       272664      0.43%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        37545      0.06%     98.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114595      0.18%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40313      0.06%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       589840      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62913232                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       152103                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7351418                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.963566                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.963566                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     51350301                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        43876                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25431734                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7292492                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4177072                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1230518                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        93366                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4815333                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4700476                       # DTB hits
system.switch_cpus_1.dtb.data_misses           114857                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3836619                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3723908                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           112711                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        978714                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            976568                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2146                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1697779                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3503823                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7881636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       128041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26097481                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        684783                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021319                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3503823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1469786                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.327711                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     64143750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.406859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.625793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59765949     93.18%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          63283      0.10%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         651806      1.02%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          81833      0.13%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         716895      1.12%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         128541      0.20%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         317408      0.49%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         273926      0.43%     96.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2144109      3.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     64143750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15491948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205034                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258199                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.169225                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6299760                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           978714                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8246988                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12041221                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.802136                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6615206                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.151204                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12157484                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152751                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41732019                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6084026                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2114387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1714193                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17555349                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5321046                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       926732                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13476364                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       207576                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1230518                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       697113                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1273940                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        50376                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         7804                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3077478                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       920385                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7804                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        23139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       129612                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.125572                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.125572                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4946628     34.34%     34.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1413999      9.82%     44.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       159502      1.11%     45.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37520      0.26%     45.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1259457      8.74%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.27% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5485446     38.09%     92.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1100522      7.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14403097                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       368379                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.025576                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          251      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          304      0.08%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       106564     28.93%     29.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       194926     52.91%     82.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        66317     18.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     64143750                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.224544                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.653882                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     54436659     84.87%     84.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7093269     11.06%     95.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1502106      2.34%     98.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       426475      0.66%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       481052      0.75%     99.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       135278      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        57966      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         9763      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1182      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     64143750                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.180862                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17297150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14403097                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7294071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       341254                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7048443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3503835                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3503823                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       857330                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       270079                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6084026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1714193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               79635698                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     48374627                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       146190                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7875875                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2720046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        78057                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35349518                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23515159                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16050724                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3737546                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1230518                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2925183                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8710712                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5011834                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                377479                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
