Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 26 11:39:38 2024
| Host         : Parithi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.201        0.000                      0                  957        0.143        0.000                      0                  957        4.500        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.201        0.000                      0                  957        0.143        0.000                      0                  957        4.500        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 2.848ns (32.759%)  route 5.846ns (67.241%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 f  slc3/cpu/addr12_out_carry__1/O[1]
                         net (fo=2, routed)           0.649    11.292    slc3/cpu/cpu_control/data3[9]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.306    11.598 f  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=2, routed)           0.307    11.905    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124    12.029 f  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.741    12.770    slc3/cpu/cpu_control/p_0_out[9]
    SLICE_X9Y84          LUT4 (Prop_lut4_I3_O)        0.124    12.894 f  slc3/cpu/cpu_control/data_q[1]_i_3/O
                         net (fo=1, routed)           0.657    13.552    slc3/cpu/cc_reg/data_q_reg[1]_1
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.124    13.676 r  slc3/cpu/cc_reg/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.676    slc3/cpu/cc_reg/data_q[1]_i_1_n_0
    SLICE_X11Y83         FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.434    14.631    slc3/cpu/cc_reg/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[1]/C
                         clock pessimism              0.249    14.880    
                         clock uncertainty           -0.035    14.844    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)        0.032    14.876    slc3/cpu/cc_reg/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.855ns (33.039%)  route 5.786ns (66.961%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 14.631 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          0.611     7.064    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.188 r  slc3/cpu/ir_reg/i__carry_i_14/O
                         net (fo=16, routed)          1.103     8.291    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_8_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.415 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_11/O
                         net (fo=4, routed)           0.750     9.165    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.289 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.289    slc3/cpu/ir_reg_n_54
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.839 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.839    slc3/cpu/mux_in[0]0_inferred__0/i__carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.953 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.953    slc3/cpu/mux_in[0]0_inferred__0/i__carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.067 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.067    slc3/cpu/mux_in[0]0_inferred__0/i__carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.289 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.587    10.876    slc3/cpu/cpu_control/mux_in[0]0[12]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299    11.175 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.619    11.794    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I2_O)        0.124    11.918 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=14, routed)          0.961    12.879    slc3/cpu/cpu_control/p_0_out[12]
    SLICE_X9Y84          LUT4 (Prop_lut4_I1_O)        0.153    13.032 r  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=1, routed)           0.264    13.296    slc3/cpu/cc_reg/data_q_reg[0]_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.327    13.623 r  slc3/cpu/cc_reg/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.623    slc3/cpu/cc_reg/data_q[0]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.434    14.631    slc3/cpu/cc_reg/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  slc3/cpu/cc_reg/data_q_reg[0]/C
                         clock pessimism              0.249    14.880    
                         clock uncertainty           -0.035    14.844    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)        0.029    14.873    slc3/cpu/cc_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.593ns (32.364%)  route 5.419ns (67.636%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.636 r  slc3/cpu/addr12_out_carry__1/O[3]
                         net (fo=2, routed)           0.402    11.038    slc3/cpu/cpu_control/data3[11]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.307    11.345 r  slc3/cpu/cpu_control/data_q[11]_i_2/O
                         net (fo=1, routed)           0.407    11.752    slc3/cpu/cpu_control/data_q[11]_i_2_n_0
    SLICE_X9Y86          LUT4 (Prop_lut4_I1_O)        0.124    11.876 r  slc3/cpu/cpu_control/data_q[11]_i_1__1/O
                         net (fo=15, routed)          1.118    12.994    slc3/cpu/mar_reg/D[11]
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.626    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[11]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.054    14.785    slc3/cpu/mar_reg/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.994    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 2.499ns (31.136%)  route 5.527ns (68.864%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          0.611     7.064    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.188 r  slc3/cpu/ir_reg/i__carry_i_14/O
                         net (fo=16, routed)          1.103     8.291    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_8_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.415 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_11/O
                         net (fo=4, routed)           0.750     9.165    slc3/cpu/ir_reg/sr1_out[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124     9.289 r  slc3/cpu/ir_reg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.289    slc3/cpu/ir_reg_n_54
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.839 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.839    slc3/cpu/mux_in[0]0_inferred__0/i__carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.953 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.953    slc3/cpu/mux_in[0]0_inferred__0/i__carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.067 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.067    slc3/cpu/mux_in[0]0_inferred__0/i__carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.289 r  slc3/cpu/mux_in[0]0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.587    10.876    slc3/cpu/cpu_control/mux_in[0]0[12]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.299    11.175 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.619    11.794    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I2_O)        0.124    11.918 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=14, routed)          0.966    12.884    slc3/cpu/cpu_control/p_0_out[12]
    SLICE_X9Y79          LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.008    slc3/cpu/mdr_reg/D[12]
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.626    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.029    14.868    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -13.008    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 2.600ns (32.502%)  route 5.399ns (67.498%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  slc3/cpu/addr12_out_carry__1/O[1]
                         net (fo=2, routed)           0.649    11.292    slc3/cpu/cpu_control/data3[9]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.306    11.598 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=2, routed)           0.307    11.905    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124    12.029 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.952    12.981    slc3/cpu/ir_reg/D[9]
    SLICE_X3Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.502    14.699    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                         clock pessimism              0.249    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)       -0.067    14.845    slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_unit/genblk1[6].register/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 2.600ns (32.511%)  route 5.397ns (67.489%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  slc3/cpu/addr12_out_carry__1/O[1]
                         net (fo=2, routed)           0.649    11.292    slc3/cpu/cpu_control/data3[9]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.306    11.598 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=2, routed)           0.307    11.905    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124    12.029 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.950    12.979    slc3/cpu/reg_unit/genblk1[6].register/D[9]
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/reg_unit/genblk1[6].register/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.506    14.703    slc3/cpu/reg_unit/genblk1[6].register/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slc3/cpu/reg_unit/genblk1[6].register/data_q_reg[9]/C
                         clock pessimism              0.262    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)       -0.081    14.848    slc3/cpu/reg_unit/genblk1[6].register/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.979    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/reg_unit/genblk1[7].register/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.600ns (32.554%)  route 5.387ns (67.446%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  slc3/cpu/addr12_out_carry__1/O[1]
                         net (fo=2, routed)           0.649    11.292    slc3/cpu/cpu_control/data3[9]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.306    11.598 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=2, routed)           0.307    11.905    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124    12.029 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.939    12.969    slc3/cpu/reg_unit/genblk1[7].register/D[9]
    SLICE_X5Y90          FDRE                                         r  slc3/cpu/reg_unit/genblk1[7].register/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.505    14.702    slc3/cpu/reg_unit/genblk1[7].register/clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  slc3/cpu/reg_unit/genblk1[7].register/data_q_reg[9]/C
                         clock pessimism              0.262    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.058    14.870    slc3/cpu/reg_unit/genblk1[7].register/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 2.509ns (31.694%)  route 5.407ns (68.306%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          0.775     7.228    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_12_1
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.352 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_17/O
                         net (fo=1, routed)           0.821     8.173    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_17_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_10/O
                         net (fo=3, routed)           0.805     9.102    slc3/cpu/reg_unit/genblk1[6].register/sr1_out[7]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.254 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_3/O
                         net (fo=2, routed)           0.371     9.625    slc3/cpu/ir_reg/DI[0]
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.332     9.957 r  slc3/cpu/ir_reg/addr12_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.957    slc3/cpu/ir_reg_n_52
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.490 r  slc3/cpu/addr12_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    slc3/cpu/addr12_out_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.729 r  slc3/cpu/addr12_out_carry__2/O[2]
                         net (fo=2, routed)           0.357    11.086    slc3/cpu/cpu_control/data3[14]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.301    11.387 r  slc3/cpu/cpu_control/data_q[14]_i_2/O
                         net (fo=2, routed)           0.408    11.795    slc3/cpu/cpu_control/data_q[14]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124    11.919 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=12, routed)          0.979    12.898    slc3/cpu/mar_reg/D[14]
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.626    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)       -0.028    14.811    slc3/cpu/mar_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 2.633ns (32.862%)  route 5.379ns (67.138%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          0.775     7.228    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry_i_12_1
    SLICE_X6Y90          LUT5 (Prop_lut5_I2_O)        0.124     7.352 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_17/O
                         net (fo=1, routed)           0.821     8.173    slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_17_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_10/O
                         net (fo=3, routed)           0.805     9.102    slc3/cpu/reg_unit/genblk1[6].register/sr1_out[7]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152     9.254 r  slc3/cpu/reg_unit/genblk1[6].register/addr12_out_carry__1_i_3/O
                         net (fo=2, routed)           0.371     9.625    slc3/cpu/ir_reg/DI[0]
    SLICE_X6Y86          LUT6 (Prop_lut6_I0_O)        0.332     9.957 r  slc3/cpu/ir_reg/addr12_out_carry__1_i_7/O
                         net (fo=1, routed)           0.000     9.957    slc3/cpu/ir_reg_n_52
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.490 r  slc3/cpu/addr12_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.490    slc3/cpu/addr12_out_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.729 r  slc3/cpu/addr12_out_carry__2/O[2]
                         net (fo=2, routed)           0.357    11.086    slc3/cpu/cpu_control/data3[14]
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.301    11.387 r  slc3/cpu/cpu_control/data_q[14]_i_2/O
                         net (fo=2, routed)           0.408    11.795    slc3/cpu/cpu_control/data_q[14]_i_2_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.124    11.919 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=12, routed)          0.951    12.870    slc3/cpu/cpu_control/p_0_out[14]
    SLICE_X8Y80          LUT5 (Prop_lut5_I0_O)        0.124    12.994 r  slc3/cpu/cpu_control/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    12.994    slc3/cpu/mdr_reg/D[14]
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.626    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.081    14.920    slc3/cpu/mdr_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -12.994    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.600ns (33.163%)  route 5.240ns (66.837%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 14.626 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.438 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.891     6.329    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.453 r  slc3/cpu/cpu_control/i__carry_i_23/O
                         net (fo=55, routed)          1.037     7.490    slc3/cpu/ir_reg/addr12_out_carry__0_i_25
    SLICE_X7Y90          LUT3 (Prop_lut3_I1_O)        0.124     7.614 r  slc3/cpu/ir_reg/addr12_out_carry__0_i_27/O
                         net (fo=6, routed)           0.540     8.153    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12_1
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.277 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25/O
                         net (fo=1, routed)           0.000     8.277    slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_25_n_0
    SLICE_X8Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     8.486 r  slc3/cpu/reg_unit/genblk1[2].register/addr12_out_carry__0_i_12/O
                         net (fo=5, routed)           1.025     9.511    slc3/cpu/cpu_control/sr1_out[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.297     9.808 r  slc3/cpu/cpu_control/addr12_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.808    slc3/cpu/cpu_control_n_80
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.321 r  slc3/cpu/addr12_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.321    slc3/cpu/addr12_out_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.644 r  slc3/cpu/addr12_out_carry__1/O[1]
                         net (fo=2, routed)           0.649    11.292    slc3/cpu/cpu_control/data3[9]
    SLICE_X9Y86          LUT6 (Prop_lut6_I1_O)        0.306    11.598 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=2, routed)           0.307    11.905    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I1_O)        0.124    12.029 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.793    12.822    slc3/cpu/mar_reg/D[9]
    SLICE_X9Y80          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.626    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[9]/C
                         clock pessimism              0.249    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)       -0.061    14.778    slc3/cpu/mar_reg/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.612%)  route 0.309ns (62.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.555     1.592    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.733 r  slc3/cpu/mdr_reg/data_q_reg[7]/Q
                         net (fo=3, routed)           0.149     1.882    mem_subsystem/init_ram/Q[7]
    SLICE_X8Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.160     2.087    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.648    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mem_subsystem/init_ram/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/init_ram/init_mem_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.581%)  route 0.132ns (41.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.581     1.618    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  mem_subsystem/init_ram/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     1.759 f  mem_subsystem/init_ram/address_reg[6]/Q
                         net (fo=4, routed)           0.132     1.891    mem_subsystem/init_ram/address_reg[6]
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  mem_subsystem/init_ram/init_mem_i_1/O
                         net (fo=1, routed)           0.000     1.936    mem_subsystem/init_ram/init_mem_i_1_n_0
    SLICE_X6Y76          FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.846     2.269    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X6Y76          FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/C
                         clock pessimism             -0.640     1.629    
    SLICE_X6Y76          FDSE (Hold_fdse_C_D)         0.120     1.749    mem_subsystem/init_ram/init_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.849%)  route 0.141ns (46.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.593    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  slc3/cpu/mdr_reg/data_q_reg[10]/Q
                         net (fo=3, routed)           0.141     1.898    slc3/io_bridge/hex_display_reg[15]_0[10]
    SLICE_X9Y81          FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.824     2.247    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc3/io_bridge/hex_display_reg[10]/C
                         clock pessimism             -0.619     1.628    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.070     1.698    slc3/io_bridge/hex_display_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.364%)  route 0.366ns (63.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.555     1.592    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.756 r  slc3/cpu/mdr_reg/data_q_reg[4]/Q
                         net (fo=3, routed)           0.177     1.933    mem_subsystem/init_ram/Q[4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.189     2.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.668    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.964    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.044%)  route 0.129ns (40.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.622    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=42, routed)          0.129     1.892    slc3/cpu/cpu_control/state[2]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    slc3/cpu/cpu_control/state_nxt[0]
    SLICE_X5Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.854     2.276    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.641     1.635    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.726    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.625    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.773 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.088     1.861    button_sync[1]/ff1
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.098     1.959 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.959    button_sync[1]/q_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.856     2.279    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.654     1.625    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.120     1.745    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.622    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     1.750 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.083     1.833    button_sync[2]/ff1
    SLICE_X3Y80          LUT4 (Prop_lut4_I1_O)        0.099     1.932 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.932    button_sync[2]/q_i_1__1_n_0
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.853     2.276    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.654     1.622    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     1.713    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.209ns (35.345%)  route 0.382ns (64.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.593    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  slc3/cpu/mdr_reg/data_q_reg[11]/Q
                         net (fo=3, routed)           0.274     2.032    mem_subsystem/init_ram/Q[11]
    SLICE_X9Y78          LUT4 (Prop_lut4_I3_O)        0.045     2.077 r  mem_subsystem/init_ram/sram0_i_17/O
                         net (fo=1, routed)           0.108     2.185    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.668    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.964    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.739%)  route 0.376ns (64.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.593    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.757 r  slc3/cpu/mdr_reg/data_q_reg[14]/Q
                         net (fo=3, routed)           0.210     1.967    mem_subsystem/init_ram/Q[14]
    SLICE_X8Y80          LUT4 (Prop_lut4_I3_O)        0.045     2.012 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.166     2.178    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.648    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.608%)  route 0.155ns (45.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.622    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=43, routed)          0.155     1.918    slc3/cpu/cpu_control/state[3]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.963 r  slc3/cpu/cpu_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    slc3/cpu/cpu_control/state_nxt[2]
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.854     2.276    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.641     1.635    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.092     1.727    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y73    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y75    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y75    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y76    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y76    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y76    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y73    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y73    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y73    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y73    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y75    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.737ns  (logic 4.212ns (30.659%)  route 9.526ns (69.341%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=22, routed)          2.102     7.529    slc3/io_bridge/hex_o/S[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.653 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           1.106     8.759    slc3/io_bridge/hex_o/counter_reg[16]_4
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.153     8.912 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.247    10.159    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_5_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.331    10.490 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.808    11.298    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.422 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.953    12.375    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.499 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.309    15.809    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    18.708 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.708    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.915ns  (logic 4.187ns (32.416%)  route 8.729ns (67.584%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          2.012     7.439    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.116     7.555 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=10, routed)          1.122     8.677    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.328     9.005 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.079    10.084    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.208 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.282    10.490    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.614 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.658    11.272    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_3_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124    11.396 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.576    14.972    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    17.886 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.886    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.637ns  (logic 4.080ns (32.289%)  route 8.557ns (67.711%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          1.997     7.423    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.150     7.573 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.301     8.874    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.348     9.222 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.768     9.990    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_5_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124    10.114 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.655    10.769    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    10.893 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.836    14.730    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    17.608 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.608    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.427ns  (logic 4.285ns (34.482%)  route 8.142ns (65.518%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          2.012     7.439    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.116     7.555 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=10, routed)          1.122     8.677    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I0_O)        0.356     9.033 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.767     9.800    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_6_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.332    10.132 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.263    10.395    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124    10.519 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.978    14.497    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    17.398 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.398    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 4.336ns (35.111%)  route 8.012ns (64.889%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          1.997     7.423    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.150     7.573 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.301     8.874    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.372     9.246 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.765    10.011    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.328    10.339 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.406    10.745    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.869 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.544    14.413    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    17.319 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.319    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.078ns  (logic 4.294ns (35.548%)  route 7.785ns (64.452%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          2.012     7.439    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.116     7.555 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=10, routed)          1.238     8.793    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X8Y82          LUT5 (Prop_lut5_I0_O)        0.354     9.147 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.440     9.587    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I5_O)        0.328     9.915 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.777    10.692    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I0_O)        0.124    10.816 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.318    14.134    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.049 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.049    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.861ns  (logic 4.105ns (34.610%)  route 7.756ns (65.390%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=22, routed)          2.102     7.529    slc3/io_bridge/hex_o/S[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.152     7.681 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=11, routed)          0.729     8.410    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.332     8.742 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.943     9.686    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.825    10.635    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.759 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.156    13.915    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.832 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.832    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.806ns  (logic 4.324ns (36.624%)  route 7.482ns (63.376%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=22, routed)          2.102     7.529    slc3/io_bridge/hex_o/S[0]
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.152     7.681 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=11, routed)          0.729     8.410    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.358     8.768 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.727     9.495    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.326     9.821 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.282    10.103    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.227 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.642    13.869    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    16.777 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.777    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 4.154ns (35.227%)  route 7.638ns (64.774%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          2.012     7.439    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.116     7.555 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=10, routed)          1.120     8.675    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I4_O)        0.356     9.031 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.654     9.685    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.326    10.011 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.852    13.862    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    16.762 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.762    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.624ns  (logic 4.292ns (36.926%)  route 7.332ns (63.074%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.603     4.971    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.427 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=25, routed)          2.012     7.439    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X12Y82         LUT3 (Prop_lut3_I0_O)        0.116     7.555 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=10, routed)          1.025     8.580    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X9Y82          LUT5 (Prop_lut5_I0_O)        0.356     8.936 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.632     9.567    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I5_O)        0.326     9.893 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.378    10.272    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.396 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.285    13.681    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    16.595 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.595    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.339ns (80.350%)  route 0.327ns (19.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.625    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.766 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.094    lopt_6
    B18                  OBUF (Prop_obuf_I_O)         1.198     3.292 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.292    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.326ns (79.205%)  route 0.348ns (20.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.582     1.619    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.348     2.109    lopt_3
    E17                  OBUF (Prop_obuf_I_O)         1.185     3.294 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.294    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.341ns (79.380%)  route 0.348ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.584     1.621    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.348     2.111    lopt_4
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.310 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.310    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.364ns (80.768%)  route 0.325ns (19.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.325     2.113    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.200     3.314 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.314    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.365ns (80.688%)  route 0.327ns (19.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.115    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.201     3.316 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.316    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.341ns (78.134%)  route 0.375ns (21.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.586     1.623    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.375     2.140    lopt_5
    C17                  OBUF (Prop_obuf_I_O)         1.200     3.340 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.340    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.324ns (76.115%)  route 0.416ns (23.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc3/cpu/ir_reg/data_q_reg[12]/Q
                         net (fo=13, routed)          0.416     2.181    led_o_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.183     3.364 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.364    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.312ns (73.355%)  route 0.477ns (26.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/ir_reg/data_q_reg[2]/Q
                         net (fo=25, routed)          0.477     2.240    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.171     3.411 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.411    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.365ns (74.273%)  route 0.473ns (25.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.786 r  slc3/cpu/ir_reg/data_q_reg[4]/Q
                         net (fo=21, routed)          0.473     2.259    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.201     3.461 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.461    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.340ns (72.072%)  route 0.519ns (27.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.582     1.619    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.519     2.303    lopt_2
    F18                  OBUF (Prop_obuf_I_O)         1.176     3.479 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.479    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 1.325ns (28.702%)  route 3.292ns (71.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.292     4.617    button_sync[1]/continue_i_IBUF
    SLICE_X2Y83          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.502     4.699    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.327ns (29.822%)  route 3.123ns (70.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.123     4.450    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X13Y75         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.423     4.620    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.316ns (30.452%)  route 3.007ns (69.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.007     4.323    button_sync[0]/reset_IBUF
    SLICE_X9Y76          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.425     4.622    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.278ns  (logic 1.340ns (31.311%)  route 2.939ns (68.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           2.939     4.278    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X14Y81         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.430     4.627    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.345ns (32.114%)  route 2.844ns (67.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           2.844     4.189    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X15Y81         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.430     4.627    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 1.340ns (32.417%)  route 2.794ns (67.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.794     4.134    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.432     4.629    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.131ns  (logic 1.328ns (32.140%)  route 2.803ns (67.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.803     4.131    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X12Y75         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.423     4.620    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.325ns (32.137%)  route 2.799ns (67.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.799     4.124    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X12Y74         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.423     4.620    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.079ns  (logic 1.322ns (32.395%)  route 2.758ns (67.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           2.758     4.079    button_sync[2]/run_i_IBUF
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.498     4.695    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 1.343ns (33.078%)  route 2.718ns (66.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.718     4.061    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.432     4.629    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[11]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.424ns (30.159%)  route 0.983ns (69.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.983     1.407    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X14Y81         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.824     2.247    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.413ns (28.599%)  route 1.031ns (71.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.031     1.444    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X12Y78         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.822     2.244    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.425ns (28.356%)  route 1.074ns (71.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.074     1.499    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X15Y81         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.824     2.247    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.402ns (26.598%)  route 1.108ns (73.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.108     1.510    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X13Y78         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.822     2.244    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.410ns (26.560%)  route 1.133ns (73.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.133     1.542    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.825     2.248    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.399ns (25.740%)  route 1.150ns (74.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.150     1.548    button_sync[2]/run_i_IBUF
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.853     2.276    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.415ns (26.712%)  route 1.139ns (73.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.139     1.554    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y78         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.822     2.244    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.420ns (26.163%)  route 1.186ns (73.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.186     1.606    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.825     2.248    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.427ns (26.516%)  route 1.183ns (73.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.183     1.610    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y74         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.817     2.240    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.403ns (24.874%)  route 1.216ns (75.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.216     1.618    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y78         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.822     2.244    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y78         FDRE                                         r  sw_sync[6]/ff_reg/C





