library verilog;
use verilog.vl_types.all;
entity FakeDVI is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        video           : in     vl_logic_vector(23 downto 0);
        video_valid     : in     vl_logic;
        video_ready     : out    vl_logic
    );
end FakeDVI;
