#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 24 19:42:34 2018
# Process ID: 10372
# Current directory: C:/Users/furen/Desktop/Kawiarka_editv1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7544 C:\Users\furen\Desktop\Kawiarka_editv1\project_1.xpr
# Log file: C:/Users/furen/Desktop/Kawiarka_editv1/vivado.log
# Journal file: C:/Users/furen/Desktop/Kawiarka_editv1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/furen/Desktop/Kawiarka_editv1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 724.609 ; gain = 59.691
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: main
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:161]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:161]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:170]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:172]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:177]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:179]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:183]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:185]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:193]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:195]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:211]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:229]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:278]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:282]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:286]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:290]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:294]
Failed to read verilog 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
open_project C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
current_project project_1
current_project Maszyna_do_kawy
current_project project_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Maszyna_do_kawy
current_project project_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Maszyna_do_kawy
current_project project_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.215 ; gain = 38.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 986.965 ; gain = 82.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 986.965 ; gain = 82.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 986.965 ; gain = 82.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.047 ; gain = 437.734
31 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1342.047 ; gain = 437.734
current_project Maszyna_do_kawy
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1428.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/top.v:24]
	Parameter CENA_OP1 bound to: 5'b00110 
	Parameter CENA_OP2 bound to: 5'b01010 
	Parameter CENA_OP3 bound to: 5'b01111 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/sprawnosc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/sprawnosc.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/divider.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'modul_monet' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:52]
	Parameter CENA_OP1 bound to: 5'b00110 
	Parameter CENA_OP2 bound to: 5'b01010 
	Parameter CENA_OP3 bound to: 5'b01111 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:77]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:82]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:87]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:94]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:100]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:74]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:71]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:121]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:163]
INFO: [Synth 8-6155] done synthesizing module 'modul_monet' (3#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v:52]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/counter.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/counter.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7seg' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7seg' (5#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_top' [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:24]
	Parameter CENA_OP1 bound to: 5'b00110 
	Parameter CENA_OP2 bound to: 5'b01010 
	Parameter CENA_OP3 bound to: 5'b01111 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:103]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:86]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:86]
WARNING: [Synth 8-567] referenced signal 'stan_top' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:153]
WARNING: [Synth 8-567] referenced signal 'stan_top' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:149]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:149]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:202]
WARNING: [Synth 8-567] referenced signal 'stan_top' should be on the sensitivity list [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:217]
INFO: [Synth 8-6155] done synthesizing module 'mdk_top' (6#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1472.207 ; gain = 43.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1472.207 ; gain = 43.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1472.207 ; gain = 43.820
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.305 ; gain = 174.918
35 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.305 ; gain = 174.918
current_project project_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1605.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.648 ; gain = 22.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1631.547 ; gain = 25.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1631.547 ; gain = 25.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1650.098 ; gain = 44.156
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'wybor' of module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
ERROR: [Synth 8-6156] failed synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'wybor' of module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:58]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
ERROR: [Synth 8-6156] failed synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-3
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1650.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1682.477 ; gain = 32.379
30 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1682.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
WARNING: [Synth 8-689] width (2) of port connection 'cmd_out' does not match port width (5) of module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:59]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
WARNING: [Synth 8-689] width (2) of port connection 'cmd_in' does not match port width (5) of module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:77]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1682.477 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1682.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1682.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1687.266 ; gain = 4.789
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1687.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1687.266 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1687.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1687.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.180 ; gain = 39.914
refresh_design
WARNING: [Synth 8-2841] use of undefined macro mielenie [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:161]
ERROR: [Synth 8-2715] syntax error near : [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:161]
WARNING: [Synth 8-2841] use of undefined macro podgrzewanie [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:163]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:163]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:172]
WARNING: [Synth 8-2841] use of undefined macro sypanie [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:173]
WARNING: [Synth 8-2841] use of undefined macro zalewanie [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:179]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:179]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:184]
WARNING: [Synth 8-2841] use of undefined macro czyszczenie [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:185]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:194]
ERROR: [Synth 8-2715] syntax error near endcase [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:199]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:279]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:280]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:280]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:287]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:288]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:288]
ERROR: [Synth 8-2715] syntax error near begin [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:295]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:296]
ERROR: [Synth 8-2715] syntax error near } [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:296]
Failed to read verilog 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.180 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.996 ; gain = 6.816
current_project Maszyna_do_kawy
current_project project_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
ERROR: [VRFC 10-91] i_m is not declared [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
ERROR: [VRFC 10-2787] module sprawnosc ignored due to previous errors [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
ERROR: [VRFC 10-91] i_m is not declared [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
ERROR: [VRFC 10-2787] module sprawnosc ignored due to previous errors [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
ERROR: [VRFC 10-91] i_m is not declared [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
ERROR: [VRFC 10-2787] module sprawnosc ignored due to previous errors [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project Maszyna_do_kawy
current_project project_1
refresh_design
ERROR: [Synth 8-1031] i_m is not declared [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-2350] module sprawnosc ignored due to previous errors [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
Failed to read verilog 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
ERROR: [Synth 8-448] named port connection 'i_m' does not exist for instance 'ready_test' of module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:45]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1733.996 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyswietlacz_4x7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec2cb9e57c944506ac37f86ddfdd2e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port p_w on this module [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sim_1/new/test_bench.v:44]
ERROR: [VRFC 10-2063] Module <sprawnosc> not found while processing module instance <ready_test> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:45]
ERROR: [VRFC 10-2063] Module <divider> not found while processing module instance <dzielnik> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:49]
ERROR: [VRFC 10-2063] Module <choose_module> not found while processing module instance <wybor> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:58]
ERROR: [VRFC 10-2063] Module <counter> not found while processing module instance <licznik> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:66]
ERROR: [VRFC 10-2063] Module <wyswietlacz_4x7> not found while processing module instance <wyswietlacz> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:70]
ERROR: [VRFC 10-2063] Module <mdk_main> not found while processing module instance <old_main> [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module choose_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyswietlacz_4x7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec2cb9e57c944506ac37f86ddfdd2e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sprawnosc
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.choose_module
Compiling module xil_defaultlib.counter(tick_every=1000000)
Compiling module xil_defaultlib.wyswietlacz_4x7
Compiling module xil_defaultlib.mdk_main
Compiling module xil_defaultlib.main(tick_every=1000000)
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 24 21:37:56 2018. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 24 21:37:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1733.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1733.996 ; gain = 0.000
current_project Maszyna_do_kawy
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1733.996 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/counter.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/mdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdk_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/modul_monet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_monet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/sprawnosc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprawnosc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sources_1/new/wyswietlacz_4x7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wyswietlacz_4x7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4b0cc83f3457468394642481aa1671d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sprawnosc
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.modul_monet
Compiling module xil_defaultlib.counter(tick_every=1000000)
Compiling module xil_defaultlib.wyswietlacz_4x7seg
Compiling module xil_defaultlib.mdk_top
Compiling module xil_defaultlib.top(tick_every=1000000)
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim/xsim.dir/test_bench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 24 21:38:49 2018. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 24 21:38:49 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/furen/Desktop/WSIZ_SW_Projekt1-master/Maszyna_do_kawy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1733.996 ; gain = 0.000
close_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec2cb9e57c944506ac37f86ddfdd2e4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/furen/Desktop/Kawiarka_editv1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sprawnosc' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sprawnosc' (1#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/ready_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (2#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/dzielnik.v:23]
INFO: [Synth 8-6157] synthesizing module 'choose_module' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
	Parameter KAWA1 bound to: 3'b001 
	Parameter KAWA2 bound to: 3'b010 
	Parameter KAWA3 bound to: 3'b011 
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:46]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:51]
WARNING: [Synth 8-6090] variable 'n_stan' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:43]
WARNING: [Synth 8-567] referenced signal 'stan' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:40]
WARNING: [Synth 8-3848] Net stan in module/entity choose_module does not have driver. [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:35]
INFO: [Synth 8-6155] done synthesizing module 'choose_module' (3#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/choose_module.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:26]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/licznik.v:6]
INFO: [Synth 8-6157] synthesizing module 'wyswietlacz_4x7' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:47]
INFO: [Synth 8-6155] done synthesizing module 'wyswietlacz_4x7' (5#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/wyswietlacz.v:27]
INFO: [Synth 8-6157] synthesizing module 'mdk_main' [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
	Parameter KAWA_1 bound to: 3'b001 
	Parameter KAWA_2 bound to: 3'b010 
	Parameter KAWA_3 bound to: 3'b011 
	Parameter tick_every bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:106]
WARNING: [Synth 8-567] referenced signal 'cmd_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
WARNING: [Synth 8-567] referenced signal 'sprawnosc_in' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:186]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:159]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-567] referenced signal 'cmd_out' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:155]
WARNING: [Synth 8-6090] variable 'stan_n' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:210]
WARNING: [Synth 8-567] referenced signal 'stan_main' should be on the sensitivity list [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:228]
INFO: [Synth 8-6155] done synthesizing module 'mdk_main' (6#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/old_main.v:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/furen/Desktop/Kawiarka_editv1/project_1.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[4]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design mdk_main has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[3]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[2]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[1]
WARNING: [Synth 8-3331] design choose_module has unconnected port stan_mm[0]
WARNING: [Synth 8-3331] design choose_module has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1733.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 24 21:58:33 2018...
