[verilog]
include_paths = ["rtl/"]
defines = ["FORMAL"]

[option]
linter = true