strict digraph "" {
	node [label="\N"];
	"Leaf_447:AL"	 [def_var="['Fifo_rd_finish']",
		label="Leaf_447:AL"];
	"447:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a57f510>",
		clk_sens=False,
		fillcolor=gold,
		label="447:AL",
		sens="['Current_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateSwitchNext', 'Current_state']"];
	"448:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a56c090>",
		fillcolor=springgreen,
		label="448:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"447:AL" -> "448:IF"	 [cond="[]",
		lineno=None];
	"449:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57f0d0>",
		fillcolor=cadetblue,
		label="449:BS
Fifo_rd_finish = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57f0d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"448:IF" -> "449:BS"	 [cond="['Current_state', 'StateSwitchNext']",
		label="(Current_state == StateSwitchNext)",
		lineno=448];
	"451:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57f290>",
		fillcolor=cadetblue,
		label="451:BS
Fifo_rd_finish = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57f290>]",
		style=filled,
		typ=BlockingSubstitution];
	"448:IF" -> "451:BS"	 [cond="['Current_state', 'StateSwitchNext']",
		label="!((Current_state == StateSwitchNext))",
		lineno=448];
	"449:BS" -> "Leaf_447:AL"	 [cond="[]",
		lineno=None];
	"451:BS" -> "Leaf_447:AL"	 [cond="[]",
		lineno=None];
}
