{title:'Mittal (§72014§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1311.0041", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Technique for Write-endurance aware Management of Resistive RAM Last Level Caches\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1311.0041\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 30 Apr 2014 10:35:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the author for revising theexperiments\\u00a7r"}']}
{title:'Saha et al. (§72014§r)', author: 'Dipankar Saha; Aanan Chatterjee; Sayan Chatterjee; C. K. Sarkar', display:{Lore:['[{"text": "arXiv:1312.0885", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRow-Based Dual Vdd Assignment, for a Level Converter Free CSA Design and Its Near-Threshold Operation\\u00a7r\\n\\n\\u00a78\\u00a7oDipankar Saha\\nAanan Chatterjee\\nSayan Chatterjee\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1312.0885\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1155/2014/814975\\u00a7r\\n\\nVersion:\\u00a77v4 (Sun, 5 Oct 2014 11:01:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFinal Version of this work is available @ Advances inElectrical Engineering, Hindawi Publishing Corporation (Volume 2014 (2014), Article ID 814975, 6 pages)\\u00a7r"}']}
{title:'Mittal (§72014§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1312.2207", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Cache Energy Optimization Technique for STT-RAM Last Level Cache\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1312.2207\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 8 Aug 2014 20:03:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the author for revising experiments\\u00a7r"}']}
{title:'Mittal (§72014§r)', author: 'Sparsh Mittal', display:{Lore:['[{"text": "arXiv:1401.0765", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Techniques For Improving Energy Efficiency in Embedded Computing Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.0765\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 4 Jan 2014 02:06:23 GMT)\\u00a7r"}']}
{title:'Rao et al. (§72014§r)', author: 'Nanditha P. Rao; Shahbaz Sarik; Madhav P. Desai', display:{Lore:['[{"text": "arXiv:1401.1003", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the likelihood of multiple bit upsets in logic circuits\\u00a7r\\n\\n\\u00a78\\u00a7oNanditha P. Rao\\nShahbaz Sarik\\nMadhav P. Desai\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.1003\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Jan 2014 07:36:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages\\u00a7r"}']}
{title:'Paul et al. (§72014§r)', author: 'Rourab Paul; Amlan Chakrabarti; Ranjan Ghosh', display:{Lore:['[{"text": "arXiv:1401.2727", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Implementation of four byte per clock RC4 algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nAmlan Chakrabarti\\nRanjan Ghosh\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.2727\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jan 2014 06:57:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an unpublished draft version\\u00a7r"}']}
{title:'Paul et al. (§72014§r)', author: 'Rourab Paul; Amlan Chakrabarti; Ranjan Ghosh', display:{Lore:['[{"text": "arXiv:1401.2732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFault Detection for RC4 Algorithm and its Implementation on FPGA Platform\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nAmlan Chakrabarti\\nRanjan Ghosh\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.2732\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jan 2014 07:19:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished Book Title: Elsevier Science and Technology, ICCN 2013, Bangalore, Page(s): 224 - 232, Volume 3, DOI-03.elsevierst.2013.3.ICCN25, ISBN :9789351071044\\u00a7r"}']}
{title:'Hanumantharaju et al. (§72014§r)', author: 'M. C. Hanumantharaju; M. T. Gopalakrishna', display:{Lore:['[{"text": "arXiv:1401.2768", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of novel architectures and field programmable gate arrays implementation of two dimensional gaussian surround function\\u00a7r\\n\\n\\u00a78\\u00a7oM. C. Hanumantharaju\\nM. T. Gopalakrishna\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.2768\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Information Processing, ISSN : 0973-8215,\\n  7(4), 66-75, 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jan 2014 09:52:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 Pages, 14 figures (including authors photo), International Conference on Image Signal Processing (ICIP2013)\\u00a7r"}']}
{title:'Agarwal et al. (§72014§r)', author: 'Sruti Agarwal; Sangeet Saha; Rourab Paul; Amlan Chakrabarti', display:{Lore:['[{"text": "arXiv:1401.3421", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Evaluation of ECC in Single and Multi Processor Architectures on FPGA Based Embedded System\\u00a7r\\n\\n\\u00a78\\u00a7oSruti Agarwal\\nSangeet Saha\\nRourab Paul\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.3421\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jan 2014 03:25:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished Book Title: Elsevier Science and Technology, ICCN 2013, Bangalore, Page(s): 140 - 147, Volume 3, 03.elsevierst.2013.3.ICCN16, ISBN :9789351071044, Paperlink:-http://searchdl.org/index.php/book_ser"}','{"text": "ies/view/917\\u00a7r"}']}
{title:'Mohamed et al. (§72014§r)', author: 'Moustafa Mohamed; Zheng Li; Xi Chen; Alan Mickelson', display:{Lore:['[{"text": "arXiv:1401.4629", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHERMES: A Hierarchical Broadcast-Based Silicon Photonic Interconnect for Scalable Many-Core Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMoustafa Mohamed\\nZheng Li\\nXi Chen\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.4629\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 19 Jan 2014 03:20:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages\\u00a7r"}']}
{title:'Achballah et al. (§72014§r)', author: 'Ahmed Ben Achballah; Slim Ben Saoud', display:{Lore:['[{"text": "arXiv:1401.4891", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Design of a Network-On-Chip Architecture Based On An Avionic Protocol\\u00a7r\\n\\n\\u00a78\\u00a7oAhmed Ben Achballah\\nSlim Ben Saoud\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.4891\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jan 2014 13:20:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages World Symposium on Computer Applications Research WSCAR\' 2014, 18-20 January, Sousse, Tunisia\\u00a7r"}']}
{title:'Zhang et al. (§72014§r)', author: 'Haipeng Zhang; Lingjun Kong; Xiuju Huang; Mengmeng Cao', display:{Lore:['[{"text": "arXiv:1401.6370", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a High Speed XAUI Based on Dynamic Reconfigurable Transceiver IP Core\\u00a7r\\n\\n\\u00a78\\u00a7oHaipeng Zhang\\nLingjun Kong\\nXiuju Huang\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.6370\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.7321/jscse.v2.n9.4\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Soft Computing And Software Engineering\\n  (JSCSE) Vol.2,No.9, 2012 Published online: Sep 25, 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jan 2014 15:14:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 5 figures, 5 tables, 14 references\\u00a7r"}']}
{title:'Liu et al. (§72014§r)', author: 'Yixin Liu; Haipeng Zhang; Tao Feng', display:{Lore:['[{"text": "arXiv:1401.6375", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of an Encryption-Decryption Module Oriented for Internet Information Security SOC Design\\u00a7r\\n\\n\\u00a78\\u00a7oYixin Liu\\nHaipeng Zhang\\nTao Feng\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1401.6375\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.7321/jscse.v2.n7.3\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Soft Computing And Software Engineering\\n  (JSCSE),Vol.2,No.7, 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jan 2014 15:29:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 5 figures, 4 tables, 14 references\\u00a7r"}']}
{title:'Singla et al. (§72014§r)', author: 'Pradeep Singla; Devraj Gautam', display:{Lore:['[{"text": "arXiv:1402.2415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReversible Squaring Circuit For Low Power Digital Signal Processing\\u00a7r\\n\\n\\u00a78\\u00a7oPradeep Singla\\nDevraj Gautam\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2415\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Electronics, Computer & Communication\\n  Technology, Volume 4, Issue- 2, Jan-2014\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 17 Dec 2014 03:35:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper has been withdrawn by the author due to a crucial sign error in design fig.3(b)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Jhih-Rong Gao; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2420", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lL-Shape based Layout Fracturing for E-Beam Lithography\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nJhih-Rong Gao\\nDavid Z. Pan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2420\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2013.6509604\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 10:10:39 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Jhih-Rong Gao; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2425", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTriple Patterning Lithography (TPL) Layout Decomposition using End-Cutting\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nJhih-Rong Gao\\nDavid Z. Pan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2425\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1117/12.2011355\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 10:26:20 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Kun Yuan; Jhih-Rong Gao; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2435", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lE-BLOW: E-Beam Lithography Overlapping aware Stencil Planning for MCC System\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nKun Yuan\\nJhih-Rong Gao\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2435\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 10:37:37 GMT)\\u00a7r"}']}
{title:'Gao et al. (§72014§r)', author: 'Jhih-Rong Gao; Bei Yu; Ru Huang; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2442", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelf-Aligned Double Patterning Friendly Configuration for Standard Cell Library Considering Placement\\u00a7r\\n\\n\\u00a78\\u00a7oJhih-Rong Gao\\nBei Yu\\nRu Huang\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2442\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1117/12.2011660\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 11:02:42 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Kun Yuan; Boyang Zhang; Duo Ding; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLayout decomposition for triple patterning lithography\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nKun Yuan\\nBoyang Zhang\\nDuo Ding\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2459\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD.2011.6105297\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 11:36:51 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Sheqin Dong; Yuchun Ma; Tao Lin; Yu Wang; Song Chen; Satoshi Goto', display:{Lore:['[{"text": "arXiv:1402.2460", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNetwork flow-based simultaneous retiming and slack budgeting for low power design\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nSheqin Dong\\nYuchun Ma\\n+ 3 others\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2460\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2011.5722236\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 11:49:24 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Sheqin Dong; Song Chen; Satoshi Goto', display:{Lore:['[{"text": "arXiv:1402.2462", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFloorplanning and Topology Generation for Application-Specific Network-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nSheqin Dong\\nSong Chen\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2462\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2010.5419825\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 11:57:04 GMT)\\u00a7r"}']}
{title:'Singh et al. (§72014§r)', author: 'Amandeep Singh; Balwinder Singh', display:{Lore:['[{"text": "arXiv:1402.2536", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Implementation of Bit Transition Counter\\u00a7r\\n\\n\\u00a78\\u00a7oAmandeep Singh\\nBalwinder Singh\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2536\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nCircuits and Systems: An International Journal (CSIJ), Vol. 1, No.\\n  1, January 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 15:51:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Journal Paper\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Xiaoqing Xu; Jhih-Rong Gao; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2635", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMethodology for standard cell compliance and detailed placement for triple patterning lithography\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nXiaoqing Xu\\nJhih-Rong Gao\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2635\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Feb 2014 20:29:09 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Yen-Hung Lin; Gerard Luk-Pat; Duo Ding; Kevin Lucas; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2890", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-Performance Triple Patterning Layout Decomposer with Balanced Density\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nYen-Hung Lin\\nGerard Luk-Pat\\n+ 2 others\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2890\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Feb 2014 16:43:46 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Sheqin Dong; Statoshi Goto', display:{Lore:['[{"text": "arXiv:1402.2894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Voltage and Level-Shifter Assignment Driven Floorplanning\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nSheqin Dong\\nStatoshi Goto\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2894\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASICON.2009.5351219\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Feb 2014 16:55:10 GMT)\\u00a7r"}']}
{title:'Ding et al. (§72014§r)', author: 'Duo Ding; Bei Yu; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2899", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing\\u00a7r\\n\\n\\u00a78\\u00a7oDuo Ding\\nBei Yu\\nDavid Z. Pan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2899\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2012.6165031\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Feb 2014 17:03:22 GMT)\\u00a7r"}']}
{title:'Ding et al. (§72014§r)', author: 'Duo Ding; Bei Yu; Joydeep Ghosh; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.2904", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEPIC: Efficient prediction of IC manufacturing hotspots with a unified meta-classification formulation\\u00a7r\\n\\n\\u00a78\\u00a7oDuo Ding\\nBei Yu\\nJoydeep Ghosh\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2904\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2012.6164956\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Feb 2014 17:25:05 GMT)\\u00a7r"}']}
{title:'Lin et al. (§72014§r)', author: 'Yen-Hung Lin; Bei Yu; David Z. Pan; Yih-Lang Li', display:{Lore:['[{"text": "arXiv:1402.2906", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTRIAD: a triple patterning lithography aware detailed router\\u00a7r\\n\\n\\u00a78\\u00a7oYen-Hung Lin\\nBei Yu\\nDavid Z. Pan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.2906\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2429384.2429408\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Feb 2014 17:34:01 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72014§r)', author: 'Bei Yu; Sheqin Dong; Song Chen; Satoshi Goto', display:{Lore:['[{"text": "arXiv:1402.3149", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVoltage and Level-Shifter Assignment Driven Floorplanning\\u00a7r\\n\\n\\u00a78\\u00a7oBei Yu\\nSheqin Dong\\nSong Chen\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.3149\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1587/transfun.E92.A.2990\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEICE transactions on fundamentals of electronics, communications\\n  and computer sciences 92.12 (2009): 2990-2997\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Feb 2014 14:32:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2009\\u00a7r"}']}
{title:'Gao et al. (§72014§r)', author: 'Jhih-Rong Gao; Bei Yu; David Z. Pan', display:{Lore:['[{"text": "arXiv:1402.3150", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLithography Hotspot Detection and Mitigation in Nanometer VLSI\\u00a7r\\n\\n\\u00a78\\u00a7oJhih-Rong Gao\\nBei Yu\\nDavid Z. Pan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.3150\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Feb 2014 14:32:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oASICON 2013\\u00a7r"}']}
{title:'Valderrama-Cuervo et al. (§72014§r)', author: 'Juan Camilo Valderrama-Cuervo; Alexander López-Parrado', display:{Lore:['[{"text": "arXiv:1402.6005", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpen Cores for Digital Signal Processing\\u00a7r\\n\\n\\u00a78\\u00a7oJuan Camilo Valderrama-Cuervo\\nAlexander L\\u00f3pez-Parrado\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1402.6005\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Feb 2014 22:42:02 GMT)\\u00a7r"}']}
{title:'Haryono et al. (§72014§r)', author: 'Haryono; Jazi Eko Istiyanto; Agus Harjoko; Agfianto Eko Putra', display:{Lore:['[{"text": "arXiv:1403.1928", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFive Modular Redundancy with Mitigation Technique to Recover the Error Module\\u00a7r\\n\\n\\u00a78\\u00a7oHaryono\\nJazi Eko Istiyanto\\nAgus Harjoko\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.1928\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nHaryono, Istiyanto, J.E., Harjoko, A., Putra, A.E., 2014,\\n  International Journal of advanced studies in Computer Science and Engineering\\n  IJASCSE, Volume 3, Issue 2, 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Mar 2014 04:21:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages\\u00a7r"}']}
{title:'Maheshwari (§72014§r)', author: 'Vandana Maheshwari', display:{Lore:['[{"text": "arXiv:1403.2686", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDevelopment of SyReC based expandable reversible logic circuits\\u00a7r\\n\\n\\u00a78\\u00a7oVandana Maheshwari\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.2686\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Mar 2014 18:49:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1110.2574 by other authors\\u00a7r"}']}
{title:'Pirbadian et al. (§72014§r)', author: 'Aras Pirbadian; Muhammad S. Khairy; Ahmed M. Eltawil; Fadi J. Kurdahi', display:{Lore:['[{"text": "arXiv:1403.2785", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lState Dependent Statistical Timing Model for Voltage Scaled Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oAras Pirbadian\\nMuhammad S. Khairy\\nAhmed M. Eltawil\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.2785\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 12 Mar 2014 01:26:16 GMT)\\u00a7r"}']}
{title:'Sharifi et al. (§72014§r)', author: 'Fazel Sharifi; Saba Amanollahi; Mohammad Amin Taherkhani; Omid Hashemipour', display:{Lore:['[{"text": "arXiv:1403.4554", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Flexible Design for Optimization of Hardware Architecture in Distributed Arithmetic based FIR Filters\\u00a7r\\n\\n\\u00a78\\u00a7oFazel Sharifi\\nSaba Amanollahi\\nMohammad Amin Taherkhani\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.4554\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nRadioElectronics & Informatics 4 (2012) 25-30\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 18 Mar 2014 18:02:25 GMT)\\u00a7r"}']}
{title:'Kavvadias et al. (§72014§r)', author: 'Nikolaos Kavvadias; Spiridon Nikolaidis', display:{Lore:['[{"text": "arXiv:1403.6632", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign space exploration tools for the ByoRISC configurable processor family\\u00a7r\\n\\n\\u00a78\\u00a7oNikolaos Kavvadias\\nSpiridon Nikolaidis\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.6632\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 26 Mar 2014 11:24:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 14 figures, 7 tables. Unpublished paper on ByoRISC, an extensible RISC with MIMO CIs that can outperform most mid-range VLIWs. Unfortunately Prof. Jorg Henkel destroyed the potential of this submission by "}','{"text": "using immoral tactics (neglecting his conflict of interest, changing reviewers accepting the paper, and requesting impossible additions for the average lifetime of an Earthling\\u00a7r"}']}
{title:'Ragel et al. (§72014§r)', author: 'R. G. Ragel; Swarnalatha Radhakrishnan; Angelo Ambrose', display:{Lore:['[{"text": "arXiv:1403.7291", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInstruction-set Selection for Multi-application based ASIP Design: An Instruction-level Study\\u00a7r\\n\\n\\u00a78\\u00a7oR. G. Ragel\\nSwarnalatha Radhakrishnan\\nAngelo Ambrose\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.7291\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICIAFS.2012.6419895\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInformation and Automation for Sustainability (ICIAfS), 2012 IEEE\\n  6th International Conference on, 27-29 Sept 2012, pp 141-146, Beijing\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Mar 2014 07:35:09 GMT)\\u00a7r"}']}
{title:'Nawinne et al. (§72014§r)', author: 'I. B. Nawinne; M. S. Wickramasinghe; R. G. Ragel; S. Radhakrishnan', display:{Lore:['[{"text": "arXiv:1403.7299", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHeterogeneous processor pipeline for a product cipher application\\u00a7r\\n\\n\\u00a78\\u00a7oI. B. Nawinne\\nM. S. Wickramasinghe\\nR. G. Ragel\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.7299\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICIINFS.2011.6038036\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIndustrial and Information Systems (ICIIS), 2011 6th IEEE\\n  International Conference on, 16-19 Aug 2011, pp. 32 - 37, Kandy\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Mar 2014 08:13:20 GMT)\\u00a7r"}']}
{title:'Kavvadias (§72014§r)', author: 'Nikolaos Kavvadias', display:{Lore:['[{"text": "arXiv:1403.7380", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGenerating and evaluating application-specific hardware extensions\\u00a7r\\n\\n\\u00a78\\u00a7oNikolaos Kavvadias\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1403.7380\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Mar 2014 14:06:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 15 figures, 5 tables. An unpublished journal paper presenting the YARDstick custom instruction generation environment\\u00a7r"}']}
{title:'Pallister et al. (§72014§r)', author: 'James Pallister; Kerstin Eder; Simon J. Hollis; Jeremy Bennett', display:{Lore:['[{"text": "arXiv:1404.1602", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA high-level model of embedded flash energy consumption\\u00a7r\\n\\n\\u00a78\\u00a7oJames Pallister\\nKerstin Eder\\nSimon J. Hollis\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.1602\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2656106.2656108\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 23 Apr 2014 08:53:35 GMT)\\u00a7r"}']}
{title:'Kröll et al. (§72014§r)', author: 'Harald Kröll; Stefan Zwicky; Reto Odermatt; Lukas Bruderer; Andreas Burg; Qiuting Huang', display:{Lore:['[{"text": "arXiv:1404.3162", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Signal Processor for Gaussian Message Passing\\u00a7r\\n\\n\\u00a78\\u00a7oHarald Kr\\u00f6ll\\nStefan Zwicky\\nReto Odermatt\\n+ 2 others\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.3162\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Apr 2014 17:28:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oaccepted to the IEEE IEEE InternationalSymposium on Circuits and Systems (ISCAS) 2014\\u00a7r"}']}
{title:'De Vogeleer et al. (§72014§r)', author: 'Karel De Vogeleer; Gerard Memmi; Pierre Jouvelot; Fabien Coelho', display:{Lore:['[{"text": "arXiv:1404.3381", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling the Temperature Bias of Power Consumption for Nanometer-Scale CPUs in Application Processors\\u00a7r\\n\\n\\u00a78\\u00a7oKarel De Vogeleer\\nGerard Memmi\\nPierre Jouvelot\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.3381\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 13 Apr 2014 13:07:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted to SAMOS 2014; International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)\\u00a7r"}']}
{title:'Pal et al. (§72014§r)', author: 'Chandrajit Pal; Avik Kotal; Asit Samanta; Amlan Chakrabarti; Ranjan Ghosh', display:{Lore:['[{"text": "arXiv:1404.3877", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign space exploration for image processing architectures on FPGA targets\\u00a7r\\n\\n\\u00a78\\u00a7oChandrajit Pal\\nAvik Kotal\\nAsit Samanta\\nAmlan Chakrabarti\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.3877\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Apr 2014 11:46:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProc.International Doctoral Symposium on Applied Computation and Security Systems(ACSS) pp. 1-19, 2014\\u00a7r"}']}
{title:'Mittal et al. (§72014§r)', author: 'Sparsh Mittal; Jeffrey S. Vetter', display:{Lore:['[{"text": "arXiv:1404.4629", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Survey of Methods For Analyzing and Improving GPU Energy Efficiency\\u00a7r\\n\\n\\u00a78\\u00a7oSparsh Mittal\\nJeffrey S. Vetter\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.4629\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 18 Apr 2014 14:43:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted with minor revision in ACM Computing Survey Journal (impact factor 3.85, five year impact of7.85)\\u00a7r"}']}
{title:'Rafique et al. (§72014§r)', author: 'Omar Rafique; Gangadharaiah S. L', display:{Lore:['[{"text": "arXiv:1404.5885", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Efficient WiMAX Deinterleaver Capable of Address Generation for Random Interleaving Depths\\u00a7r\\n\\n\\u00a78\\u00a7oOmar Rafique\\nGangadharaiah S. L\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.5885\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.14445/22315381/IJETT-V10P235\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIJETT, V10(4),187-190 April 2014.ISSN:2231-5381\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 22 Apr 2014 12:38:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis paper contains seven figures and four tablesspreab over four pages\\u00a7r"}']}
{title:'Franco et al. (§72014§r)', author: 'Maribell Sacanamboy Franco; Fabio G. Guerrero', display:{Lore:['[{"text": "arXiv:1404.5929", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA design of a cdma2000 turbo decoder\\u00a7r\\n\\n\\u00a78\\u00a7oMaribell Sacanamboy Franco\\nFabio G. Guerrero\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.5929\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Apr 2014 19:09:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Spanish, 14 pages, 13 figures\\u00a7r"}']}
{title:'Bayer et al. (§72014§r)', author: 'F. M. Bayer; R. J. Cintra; A. Madanayake; U. S. Potluri', display:{Lore:['[{"text": "arXiv:1405.0413", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MM\\u00a7r, \\u00a7acs.NA\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultiplierless Approximate 4-point DCT VLSI Architectures for Transform Block Coding\\u00a7r\\n\\n\\u00a78\\u00a7oF. M. Bayer\\nR. J. Cintra\\nA. Madanayake\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1405.0413\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1049/el.2013.1352\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nElectronics Letters, vol. 49, no. 24, pp. 1532-1534, 2013\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 2 May 2014 14:29:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 1 figure, corrected Figure 1 (published paper in EL is incorrect)\\u00a7r"}']}
{title:'Lari et al. (§72014§r)', author: 'Vahid Lari; Alexandru Tanase; Frank Hannig; Jürgen Teich', display:{Lore:['[{"text": "arXiv:1405.2907", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMassively Parallel Processor Architectures for Resource-aware Computing\\u00a7r\\n\\n\\u00a78\\u00a7oVahid Lari\\nAlexandru Tanase\\nFrank Hannig\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1405.2907\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 May 2014 16:39:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 1stWorkshop on Resource Awareness and Adaptivity in Multi-Core Computing (Racing 2014) (arXiv:1405.2281)\\u00a7r"}']}
{title:'Glocker et al. (§72014§r)', author: 'Elisabeth Glocker; Qingqing Chen; Asheque M. Zaidi; Ulf Schlichtmann; Doris Schmitt-Landsiedel', display:{Lore:['[{"text": "arXiv:1405.2909", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmulated ASIC Power and Temperature Monitor System for FPGA Prototyping of an Invasive MPSoC Computing Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oElisabeth Glocker\\nQingqing Chen\\nAsheque M. Zaidi\\nUlf Schlichtmann\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1405.2909\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 May 2014 16:40:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 1stWorkshop on Resource Awareness and Adaptivity in Multi-Core Computing (Racing 2014) (arXiv:1405.2281)\\u00a7r"}']}
{title:'Banerji (§72014§r)', author: 'Sourangsu Banerji', display:{Lore:['[{"text": "arXiv:1405.4232", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArchitectural Design of a RAM Arbiter\\u00a7r\\n\\n\\u00a78\\u00a7oSourangsu Banerji\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1405.4232\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 20 May 2014 09:02:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o121 pages, 87 figures, 1 table. Mini Project Report\\u00a7r"}']}
{title:"O'Leary et al. (§72014§r)", author: "John W. O'Leary; David M. Russinoff", display:{Lore:['[{"text": "arXiv:1406.1565", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling Algorithms in SystemC and ACL2\\u00a7r\\n\\n\\u00a78\\u00a7oJohn W. O\'Leary\\nDavid M. Russinoff\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.1565\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.4204/EPTCS.152.12\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEPTCS 152, 2014, pp. 145-162\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 6 Jun 2014 01:48:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings ACL2 2014, arXiv:1406.1238\\u00a7r"}']}
{title:'Rojas (§72014§r)', author: 'Raul Rojas', display:{Lore:['[{"text": "arXiv:1406.1886", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Z1: Architecture and Algorithms of Konrad Zuse\'s First Computer\\u00a7r\\n\\n\\u00a78\\u00a7oRaul Rojas\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.1886\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 7 Jun 2014 11:23:31 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages, 20 figures\\u00a7r"}']}
{title:'Khatwal et al. (§72014§r)', author: 'Ravi Khatwal; Manoj Kumar Jain', display:{Lore:['[{"text": "arXiv:1406.4628", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient Synchronous Static Memory design for Embedded System\\u00a7r\\n\\n\\u00a78\\u00a7oRavi Khatwal\\nManoj Kumar Jain\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.4628\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5120/11187-6411 10.5120/11187-6411\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 18 Jun 2014 07:50:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEmbeddded system, International Journal of Computer Applications(2013)\\u00a7r"}']}
{title:'Khatwal et al. (§72014§r)', author: 'Ravi Khatwal; Manoj Kumar Jain', display:{Lore:['[{"text": "arXiv:1406.5000", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplication Specific Cache Simulation Analysis for Application Specific Instruction set Processor\\u00a7r\\n\\n\\u00a78\\u00a7oRavi Khatwal\\nManoj Kumar Jain\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.5000\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5120/15782-4526\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 19 Jun 2014 10:40:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oASIP simulation\\u00a7r"}']}
{title:'Pai et al. (§72014§r)', author: 'Sreepathi Pai; R. Govindarajan; Matthew J. Thazhuthaveetil', display:{Lore:['[{"text": "arXiv:1406.6037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPreemptive Thread Block Scheduling with Online Structural Runtime Prediction for Concurrent GPGPU Kernels\\u00a7r\\n\\n\\u00a78\\u00a7oSreepathi Pai\\nR. Govindarajan\\nMatthew J. Thazhuthaveetil\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.6037\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 23 Jun 2014 19:44:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, full pre-review version of PACT 2014 poster\\u00a7r"}']}
{title:'Zackriya. et al. (§72014§r)', author: 'V Mohammed Zackriya.; Harish M Kittur', display:{Lore:['[{"text": "arXiv:1406.7662", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSelective Match-Line Energizer Content Addressable Memory(SMLE -CAM)\\u00a7r\\n\\n\\u00a78\\u00a7oV Mohammed Zackriya.\\nHarish M Kittur\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1406.7662\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 30 Jun 2014 10:46:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 12 figures. Accepted for publication, International Journal of applied Engineering Research,Vol. 8 No. 19, 2013\\u00a7r"}']}
{title:'Khatwal et al. (§72014§r)', author: 'Ravi Khatwal; Manoj Kumar Jain', display:{Lore:['[{"text": "arXiv:1407.0147", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplication Specific Hardware Design Simulation for High Performance Embedded System\\u00a7r\\n\\n\\u00a78\\u00a7oRavi Khatwal\\nManoj Kumar Jain\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1407.0147\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5120/16834-6599\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Jul 2014 09:10:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oijca,june(2014)\\u00a7r"}']}
{title:'Bhairannawar et al. (§72014§r)', author: 'Satish S Bhairannawar; Rathan R; Raja K B; Venugopal K R; L M Patnaik', display:{Lore:['[{"text": "arXiv:1407.2082", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Based Efficient Multiplier for Image Processing Applications Using Recursive Error Free Mitchell Log Multiplier and KOM Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSatish S Bhairannawar\\nRathan R\\nRaja K B\\nVenugopal K R\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1407.2082\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Jul 2014 13:46:42 GMT)\\u00a7r"}']}
{title:'Deepu (§72014§r)', author: 'C. J. Deepu', display:{Lore:['[{"text": "arXiv:1407.5173", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn ECG-SoC with 535nW/channel lossless data compression for wearable sensors\\u00a7r\\n\\n\\u00a78\\u00a7oC. J. Deepu\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1407.5173\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 19 Jul 2014 11:42:48 GMT)\\u00a7r"}']}
{title:'Alali et al. (§72014§r)', author: 'Abdelhakim Alali; Ismail Assayad; Mohamed Sadik', display:{Lore:['[{"text": "arXiv:1408.0982", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModeling and simulation of multiprocessor systems MPSoC by SystemC/TLM2\\u00a7r\\n\\n\\u00a78\\u00a7oAbdelhakim Alali\\nIsmail Assayad\\nMohamed Sadik\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1408.0982\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIJCSI International Journal of Computer Science Issues, Vol. 11,\\n  Issue 3, No 2, May 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 5 Aug 2014 14:19:21 GMT)\\u00a7r"}']}
{title:'Véstias et al. (§72014§r)', author: 'Mário Véstias; Horácio Neto', display:{Lore:['[{"text": "arXiv:1408.5401", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Many-Core Overlay for High-Performance Embedded Computing on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oM\\u00e1rio V\\u00e9stias\\nHor\\u00e1cio Neto\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1408.5401\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 21 Aug 2014 11:57:16 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at First International Workshop on FPGAs for Software Programmers(FSP 2014) (arXiv:1408.4423)\\u00a7r"}']}
{title:'Hanumantharaju et al. (§72014§r)', author: 'M. C. Hanumantharaju; M. Ravishankar; D. R. Rameshbabu', display:{Lore:['[{"text": "arXiv:1409.4043", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of Novel Algorithm and Architecture for Gaussian Based Color Image Enhancement System for Real Time Applications\\u00a7r\\n\\n\\u00a78\\u00a7oM. C. Hanumantharaju\\nM. Ravishankar\\nD. R. Rameshbabu\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1409.4043\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-642-36321-4_56\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Sep 2014 10:24:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 15 figures\\u00a7r"}']}
{title:'Lin et al. (§72014§r)', author: 'Jun Lin; Zhiyuan Yan', display:{Lore:['[{"text": "arXiv:1409.4744", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Efficient List Decoder Architecture for Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oJun Lin\\nZhiyuan Yan\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1409.4744\\u00a7r\\n\\nVersion:\\u00a77v2 (Sun, 16 Nov 2014 15:59:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, accepted by IEEE TVLSI Systems\\u00a7r"}']}
{title:'Deepu et al. (§72014§r)', author: 'C. J. Deepu; X. Zhang; W. -S. Liew; D. L. T. Wong; Y. Lian', display:{Lore:['[{"text": "arXiv:1409.8018", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn ECG-on-Chip with 535-nW/Channel Integrated Lossless Data Compressor for Wireless Sensors\\u00a7r\\n\\n\\u00a78\\u00a7oC. J. Deepu\\nX. Zhang\\nW. -S. Liew\\nD. L. T. Wong\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1409.8018\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/JSSC.2014.2349994\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Journal of Solid-State Circuits, Nov 2014\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Sep 2014 08:06:04 GMT)\\u00a7r"}']}
{title:'Deepu et al. (§72014§r)', author: 'C. J. Deepu; X. Y. Xu; X. D. Zou; L. B. Yao; Y. Lian', display:{Lore:['[{"text": "arXiv:1409.8020", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn ECG-on-Chip for Wearable Cardiac Monitoring Devices\\u00a7r\\n\\n\\u00a78\\u00a7oC. J. Deepu\\nX. Y. Xu\\nX. D. Zou\\nL. B. Yao\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1409.8020\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DELTA.2010.43\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n5th IEEE International Symposium on Electronic Design Test and\\n  Applications 2010\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 29 Sep 2014 08:14:15 GMT)\\u00a7r"}']}
{title:'Paul et al. (§72014§r)', author: 'Rourab Paul; Amlan Chakrabarti; Ranjan Ghosh', display:{Lore:['[{"text": "arXiv:1410.7560", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti Core SSL/TLS Security Processor Architecture Prototype Design with automated Preferential Algorithm in FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oRourab Paul\\nAmlan Chakrabarti\\nRanjan Ghosh\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1410.7560\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Oct 2014 09:11:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is Manuscript\\u00a7r"}']}
{title:'Varghese et al. (§72014§r)', author: 'Anish Varghese; Bob Edwards; Gaurav Mitra; Alistair P. Rendell', display:{Lore:['[{"text": "arXiv:1410.8772", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.MS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProgramming the Adapteva Epiphany 64-core Network-on-chip Coprocessor\\u00a7r\\n\\n\\u00a78\\u00a7oAnish Varghese\\nBob Edwards\\nGaurav Mitra\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1410.8772\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 30 Oct 2014 08:29:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, submitted to IJHPCA Journal special edition\\u00a7r"}']}
{title:'Desai (§72014§r)', author: 'Madhav Desai', display:{Lore:['[{"text": "arXiv:1411.0863", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lInner Loop Optimizations in Mapping Single Threaded Programs to Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oMadhav Desai\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.0863\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 4 Nov 2014 11:26:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages double column\\u00a7r"}']}
{title:'Ghorbani et al. (§72014§r)', author: 'Ali Ghorbani; Ghazaleh Ghorbani', display:{Lore:['[{"text": "arXiv:1411.2088", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Efficient Full Adder Cell Design With Using Carbon Nanotube Field Effect Transistors In 32 Nanometer Technology\\u00a7r\\n\\n\\u00a78\\u00a7oAli Ghorbani\\nGhazaleh Ghorbani\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.2088\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2014.5501\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 8 Nov 2014 05:57:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures, International Journal of VLSI design Communication Systems (VLSICS) Vol.5, No.5, October 2014\\u00a7r"}']}
{title:'Masoudi et al. (§72014§r)', author: 'Mehdi Masoudi; Milad Mazaheri; Aliakbar Rezaei; Keivan Navi', display:{Lore:['[{"text": "arXiv:1411.2212", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning high-speed, low-power full adder cells based on carbon nanotube technology\\u00a7r\\n\\n\\u00a78\\u00a7oMehdi Masoudi\\nMilad Mazaheri\\nAliakbar Rezaei\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.2212\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2014.5503\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 9 Nov 2014 09:26:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 Pages, 13 Figures, 2 Tables\\u00a7r"}']}
{title:'Held et al. (§72014§r)', author: 'Stephan Held; Sophie Spirkl', display:{Lore:['[{"text": "arXiv:1411.2917", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast Prefix Adders for Non-Uniform Input Arrival Times\\u00a7r\\n\\n\\u00a78\\u00a7oStephan Held\\nSophie Spirkl\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.2917\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 11 Nov 2014 18:52:26 GMT)\\u00a7r"}']}
{title:'Berejuck et al. (§72014§r)', author: 'Marcelo Daniel Berejuck; Antônio Augusto Fröhlich', display:{Lore:['[{"text": "arXiv:1411.3492", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEvaluation of silicon consumption for a connectionless Network-on-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Daniel Berejuck\\nAnt\\u00f4nio Augusto Fr\\u00f6hlich\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.3492\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 13 Nov 2014 10:37:18 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 9 figures and 3 tables\\u00a7r"}']}
{title:'Athreyas et al. (§72014§r)', author: 'Nihar Athreyas; Zhiguo Lai; Jai Gupta; Dev Gupta', display:{Lore:['[{"text": "arXiv:1411.3929", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAnalog Signal Processing Solution for Image Alignment\\u00a7r\\n\\n\\u00a78\\u00a7oNihar Athreyas\\nZhiguo Lai\\nJai Gupta\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.3929\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 14 Nov 2014 15:07:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThird International Conference on Advanced Information Technologies Applications (ICAITA-2014) November 7 8, Dubai, UAE ISBN : 978-1-921987-17-5\\u00a7r"}']}
{title:'Kornerup (§72014§r)', author: 'Peter Kornerup', display:{Lore:['[{"text": "arXiv:1411.6498", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCorrection to the 2005 paper: \\"Digit Selection for SRT Division and Square Root\\"\\u00a7r\\n\\n\\u00a78\\u00a7oPeter Kornerup\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1411.6498\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Nov 2014 16:00:47 GMT)\\u00a7r"}']}
{title:'Park et al. (§72014§r)', author: 'Dong-hyeon Park; Akhil Bagaria; Fabiha Hannan; Eric Storm; Josef Spjut', display:{Lore:['[{"text": "arXiv:1412.1140", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSphynx: A Shared Instruction Cache Exporatory Study\\u00a7r\\n\\n\\u00a78\\u00a7oDong-hyeon Park\\nAkhil Bagaria\\nFabiha Hannan\\nEric Storm\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.1140\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Dec 2014 00:16:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 6 figures\\u00a7r"}']}
{title:'Onsori et al. (§72014§r)', author: 'Salman Onsori; Farshad Safaei', display:{Lore:['[{"text": "arXiv:1412.2950", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance Enhancement of Routers in Networks-on-Chip Using Dynamic Virtual Channels Allocation\\u00a7r\\n\\n\\u00a78\\u00a7oSalman Onsori\\nFarshad Safaei\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.2950\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Dec 2014 13:14:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 18 figures, Computer Applications: An International Journal (CAIJ), Vol.1, No.2, November 2014\\u00a7r"}']}
{title:'Zhaoyu et al. (§72014§r)', author: 'Dong Zhaoyu; Gao Bing; Zhao Yinliang; Song Shaolong; Du Yanning', display:{Lore:['[{"text": "arXiv:1412.3224", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProphet: A Speculative Multi-threading Execution Model with Architectural Support Based on CMP\\u00a7r\\n\\n\\u00a78\\u00a7oDong Zhaoyu\\nGao Bing\\nZhao Yinliang\\nSong Shaolong\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.3224\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/EmbeddedCom-ScalCom.2009.128\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Dec 2014 08:43:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages\\u00a7r"}']}
{title:'Olofsson et al. (§72014§r)', author: 'Andreas Olofsson; Tomas Nordström; Zain Ul-Abdin', display:{Lore:['[{"text": "arXiv:1412.5538", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lKickstarting High-performance Energy-efficient Manycore Architectures with Epiphany\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Olofsson\\nTomas Nordstr\\u00f6m\\nZain Ul-Abdin\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.5538\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 17 Dec 2014 19:39:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o(to appear in Asilomar Conference on signals, systems, and computers 2014)\\u00a7r"}']}
{title:'Giard et al. (§72014§r)', author: 'Pascal Giard; Gabi Sarkis; Claude Thibeault; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1412.6043", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 237 Gbps Unrolled Hardware Polar Decoder\\u00a7r\\n\\n\\u00a78\\u00a7oPascal Giard\\nGabi Sarkis\\nClaude Thibeault\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.6043\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1049/el.2014.4432\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nElectronics Lett., vol. 51, issue 10, May 2015, pp. 762-763\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 18 Dec 2014 20:07:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 3 figures\\u00a7r"}']}
{title:'Abeysinghe et al. (§72014§r)', author: 'T. M. R. L. B. Abeysinghe; N. Hassan; R. G. Ragel', display:{Lore:['[{"text": "arXiv:1412.7692", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Feasibility Study on Programmer Specific Instruction Set Processors (PSISPs)\\u00a7r\\n\\n\\u00a78\\u00a7oT. M. R. L. B. Abeysinghe\\nN. Hassan\\nR. G. Ragel\\u00a7r\\n\\n\\u00a772014\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.7692\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 24 Dec 2014 15:35:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe 7th International Conference on Information and Automation for Sustainability (ICIAfS) 2014\\u00a7r"}']}
