Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_half_adder_behav xil_defaultlib.tb_half_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sources_1/new/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/half_adder/vivado_prj/half_adder.srcs/sources_1/new/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.tb_half_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_half_adder_behav
