// Seed: 3764584435
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  reg id_2;
  reg id_3;
  reg id_4;
  always @(posedge id_3 or posedge 1'd0) id_4 <= 1;
  always @(posedge 1'b0 or id_2) id_2 <= id_3;
  assign id_3 = id_2;
endmodule
