// This program was cloned from: https://github.com/lvyitian/public_personal_files
// License: Creative Commons Zero v1.0 Universal

module OVERTUREz_2 (clk, rst, arch_output_enable, arch_output_value, arch_input_enable, arch_input_value);
  parameter UUID = 0;
  parameter NAME = "";
  input wire clk;
  input wire rst;

  output  wire [0:0] arch_output_enable;
  output  wire [7:0] arch_output_value;
  output  wire [0:0] arch_input_enable;
  input  wire [7:0] arch_input_value;

  TC_IOSwitch # (.UUID(64'd4 ^ UUID), .BIT_WIDTH(64'd8)) LevelOutputArch_0 (.in(wire_10), .en(wire_47), .out(arch_output_value));
  TC_Switch # (.UUID(64'd3 ^ UUID), .BIT_WIDTH(64'd8)) LevelInputArch_1 (.en(wire_14), .in(arch_input_value), .out(wire_9));
  TC_Decoder3 # (.UUID(64'd4053305677990891180 ^ UUID)) Decoder3_2 (.dis(wire_34), .sel0(wire_6), .sel1(wire_2), .sel2(wire_18), .out0(wire_21), .out1(wire_42), .out2(wire_5), .out3(wire_44), .out4(wire_25), .out5(wire_11), .out6(wire_47), .out7());
  TC_Decoder3 # (.UUID(64'd2939524096225771694 ^ UUID)) Decoder3_3 (.dis(wire_34), .sel0(wire_0), .sel1(wire_26), .sel2(wire_37), .out0(wire_1), .out1(wire_15), .out2(wire_13), .out3(wire_32), .out4(wire_41), .out5(wire_12), .out6(wire_14), .out7());
  TC_Splitter8 # (.UUID(64'd1320618894737551008 ^ UUID)) Splitter8_4 (.in(wire_33), .out0(wire_6), .out1(wire_2), .out2(wire_18), .out3(wire_0), .out4(wire_26), .out5(wire_37), .out6(wire_36), .out7(wire_48));
  TC_Maker8 # (.UUID(64'd3189586602702497120 ^ UUID)) Maker8_5 (.in0(1'd0), .in1(1'd0), .in2(1'd0), .in3(1'd0), .in4(1'd0), .in5(1'd0), .in6(wire_36), .in7(wire_48), .out(wire_50));
  TC_Not # (.UUID(64'd478618607012236654 ^ UUID), .BIT_WIDTH(64'd1)) Not_6 (.in(wire_8), .out(wire_34));
  TC_Maker8 # (.UUID(64'd3043043946245769206 ^ UUID)) Maker8_7 (.in0(wire_6), .in1(wire_2), .in2(wire_18), .in3(1'd0), .in4(1'd0), .in5(1'd0), .in6(1'd0), .in7(1'd0), .out(wire_29));
  TC_Or # (.UUID(64'd3022418375166233711 ^ UUID), .BIT_WIDTH(64'd1)) Or_8 (.in0(wire_44), .in1(wire_45), .out(wire_46));
  TC_Mux # (.UUID(64'd1099724461993398806 ^ UUID), .BIT_WIDTH(64'd8)) Mux8_9 (.sel(wire_45), .in0(wire_10), .in1(wire_51), .out(wire_16));
  TC_Counter # (.UUID(64'd2660306455988799907 ^ UUID), .BIT_WIDTH(64'd8), .count(8'd1)) Counter8_10 (.clk(clk), .rst(rst), .save(wire_28), .in(wire_43), .out(wire_17));
  TC_Maker8 # (.UUID(64'd206178571958271433 ^ UUID)) Maker8_11 (.in0(wire_6), .in1(wire_2), .in2(wire_18), .in3(wire_0), .in4(wire_26), .in5(wire_37), .in6(1'd0), .in7(1'd0), .out(wire_39));
  TC_Switch # (.UUID(64'd2794610099783483379 ^ UUID), .BIT_WIDTH(64'd8)) Switch8_12 (.en(wire_20), .in(wire_39), .out(wire_27));
  TC_Mux # (.UUID(64'd3832429127902270701 ^ UUID), .BIT_WIDTH(64'd8)) Mux8_13 (.sel(wire_20), .in0(wire_9), .in1(wire_27), .out(wire_31));
  TC_Or # (.UUID(64'd3773992369932122270 ^ UUID), .BIT_WIDTH(64'd1)) Or_14 (.in0(wire_21), .in1(wire_20), .out(wire_30));
  TC_Or # (.UUID(64'd1707779249134613013 ^ UUID), .BIT_WIDTH(64'd8)) Or8_15 (.in0(wire_3), .in1(wire_31), .out(wire_10));
  TC_Switch # (.UUID(64'd4288093911554738123 ^ UUID), .BIT_WIDTH(64'd1)) Switch1_16 (.en(wire_23), .in(wire_38), .out(wire_49));
  TC_Not # (.UUID(64'd1174717356322787613 ^ UUID), .BIT_WIDTH(64'd1)) Not_17 (.in(wire_23), .out(wire_7));
  TC_Maker8 # (.UUID(64'd1571914357012295039 ^ UUID)) Maker8_18 (.in0(wire_6), .in1(wire_2), .in2(wire_18), .in3(1'd0), .in4(1'd0), .in5(1'd0), .in6(1'd0), .in7(1'd0), .out(wire_24));
  TC_Not # (.UUID(64'd2890865550521959735 ^ UUID), .BIT_WIDTH(64'd1)) Not_19 (.in(wire_22), .out(wire_35));
  TC_And # (.UUID(64'd2963401396771204859 ^ UUID), .BIT_WIDTH(64'd1)) And_20 (.in0(wire_35), .in1(wire_49), .out(wire_28));
  TC_Decoder3 # (.UUID(64'd3759771637714616433 ^ UUID)) Decoder3_21 (.dis(wire_7), .sel0(wire_6), .sel1(wire_2), .sel2(wire_18), .out0(wire_22), .out1(), .out2(), .out3(), .out4(), .out5(), .out6(), .out7());
  TC_Program8_4 # (.UUID(64'd5 ^ UUID), .DEFAULT_FILE_NAME("Program8_4_5.w8.bin"), .ARG_SIG("Program8_4_5=%s")) Program8_4_22 (.clk(clk), .rst(rst), .address(wire_17), .out0(wire_33), .out1(), .out2(), .out3());
  DEC # (.UUID(64'd2786871522687439001 ^ UUID)) DEC_23 (.clk(clk), .rst(rst), .OPCODE(wire_50), .IMMEDIATE(wire_20), .CALCULATION(wire_45), .COPY(wire_8), .CONDITION(wire_23));
  ALU # (.UUID(64'd4394841055274257672 ^ UUID)) ALU_24 (.clk(clk), .rst(rst), .\æ_____ (wire_29), .\è______1 (wire_4), .\è______2 (wire_40), .Output(wire_51));
  COND # (.UUID(64'd3513967635086646434 ^ UUID)) COND_25 (.clk(clk), .rst(rst), .\æ_____ (wire_24), .\è______1 (wire_19), .\è______2 (wire_38));
  RegisterPlus # (.UUID(64'd100000 ^ UUID)) RegisterPlus_26 (.clk(clk), .rst(rst), .\å_____ (wire_1), .\ä___________ (wire_10), .\ä_____ (wire_30), .\å___________ (wire_43), .Output(wire_3_5));
  RegisterPlus # (.UUID(64'd110000 ^ UUID)) RegisterPlus_27 (.clk(clk), .rst(rst), .\å_____ (wire_15), .\ä___________ (wire_10), .\ä_____ (wire_42), .\å___________ (wire_4), .Output(wire_3_4));
  RegisterPlus # (.UUID(64'd120000 ^ UUID)) RegisterPlus_28 (.clk(clk), .rst(rst), .\å_____ (wire_13), .\ä___________ (wire_10), .\ä_____ (wire_5), .\å___________ (wire_40), .Output(wire_3_3));
  RegisterPlus # (.UUID(64'd130000 ^ UUID)) RegisterPlus_29 (.clk(clk), .rst(rst), .\å_____ (wire_32), .\ä___________ (wire_16), .\ä_____ (wire_46), .\å___________ (wire_19), .Output(wire_3_2));
  RegisterPlus # (.UUID(64'd140000 ^ UUID)) RegisterPlus_30 (.clk(clk), .rst(rst), .\å_____ (wire_41), .\ä___________ (wire_10), .\ä_____ (wire_25), .\å___________ (), .Output(wire_3_0));
  RegisterPlus # (.UUID(64'd150000 ^ UUID)) RegisterPlus_31 (.clk(clk), .rst(rst), .\å_____ (wire_12), .\ä___________ (wire_10), .\ä_____ (wire_11), .\å___________ (), .Output(wire_3_1));

  wire [0:0] wire_0;
  wire [0:0] wire_1;
  wire [0:0] wire_2;
  wire [7:0] wire_3;
  wire [7:0] wire_3_0;
  wire [7:0] wire_3_1;
  wire [7:0] wire_3_2;
  wire [7:0] wire_3_3;
  wire [7:0] wire_3_4;
  wire [7:0] wire_3_5;
  assign wire_3 = wire_3_0|wire_3_1|wire_3_2|wire_3_3|wire_3_4|wire_3_5;
  wire [7:0] wire_4;
  wire [0:0] wire_5;
  wire [0:0] wire_6;
  wire [0:0] wire_7;
  wire [0:0] wire_8;
  wire [7:0] wire_9;
  wire [7:0] wire_10;
  wire [0:0] wire_11;
  wire [0:0] wire_12;
  wire [0:0] wire_13;
  wire [0:0] wire_14;
  assign arch_input_enable = wire_14;
  wire [0:0] wire_15;
  wire [7:0] wire_16;
  wire [7:0] wire_17;
  wire [0:0] wire_18;
  wire [7:0] wire_19;
  wire [0:0] wire_20;
  wire [0:0] wire_21;
  wire [0:0] wire_22;
  wire [0:0] wire_23;
  wire [7:0] wire_24;
  wire [0:0] wire_25;
  wire [0:0] wire_26;
  wire [7:0] wire_27;
  wire [0:0] wire_28;
  wire [7:0] wire_29;
  wire [0:0] wire_30;
  wire [7:0] wire_31;
  wire [0:0] wire_32;
  wire [7:0] wire_33;
  wire [0:0] wire_34;
  wire [0:0] wire_35;
  wire [0:0] wire_36;
  wire [0:0] wire_37;
  wire [0:0] wire_38;
  wire [7:0] wire_39;
  wire [7:0] wire_40;
  wire [0:0] wire_41;
  wire [0:0] wire_42;
  wire [7:0] wire_43;
  wire [0:0] wire_44;
  wire [0:0] wire_45;
  wire [0:0] wire_46;
  wire [0:0] wire_47;
  assign arch_output_enable = wire_47;
  wire [0:0] wire_48;
  wire [0:0] wire_49;
  wire [7:0] wire_50;
  wire [7:0] wire_51;

endmodule
