Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 14 13:58:59 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1056 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.236        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.236        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.247ns (47.147%)  route 2.519ns (52.853%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.519    clk_gen/count20_carry__5_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.853 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.853    clk_gen/count20_carry__6_n_7
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 2.152ns (46.072%)  route 2.519ns (53.928%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.519    clk_gen/count20_carry__5_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.758 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.758    clk_gen/count20_carry__6_n_6
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.136ns (45.887%)  route 2.519ns (54.113%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.519 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.519    clk_gen/count20_carry__5_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.742 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.742    clk_gen/count20_carry__6_n_8
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 2.133ns (45.852%)  route 2.519ns (54.148%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.739 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.739    clk_gen/count20_carry__5_n_7
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 2.112ns (45.606%)  route 2.519ns (54.394%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.718 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.718    clk_gen/count20_carry__5_n_5
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.038ns (44.723%)  route 2.519ns (55.277%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.644 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.644    clk_gen/count20_carry__5_n_6
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.022ns (44.528%)  route 2.519ns (55.472%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.291    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.405    clk_gen/count20_carry__4_n_1
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.628 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.628    clk_gen/count20_carry__5_n_8
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.019ns (44.699%)  route 2.498ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.812     6.355    clk_gen/count2[28]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.289    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.413 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.289    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.413 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.413    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.814 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.814    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.928    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.042    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.156    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.270    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.604 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.604    clk_gen/count20_carry__4_n_7
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.998ns (44.441%)  route 2.498ns (55.559%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.812     6.355    clk_gen/count2[28]
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.479 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.289    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.413 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.289    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.413 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.413    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.814 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.814    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.928 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.928    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.042 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.042    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.156 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.156    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.270 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.270    clk_gen/count20_carry__3_n_1
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.583 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.583    clk_gen/count20_carry__4_n_5
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.905ns (43.061%)  route 2.519ns (56.939%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.377    clk_gen/count2[24]
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  clk_gen/count20_carry_i_6/O
                         net (fo=1, routed)           0.810     7.310    clk_gen/count20_carry_i_6_n_1
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  clk_gen/count20_carry_i_2/O
                         net (fo=6, routed)           0.876     8.310    clk_gen/count20_carry_i_2_n_1
    SLICE_X31Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.434 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.434    clk_gen/count2[4]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.835 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.835    clk_gen/count20_carry_n_1
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.949    clk_gen/count20_carry__0_n_1
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    clk_gen/count20_carry__1_n_1
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.177    clk_gen/count20_carry__2_n_1
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.511 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.511    clk_gen/count20_carry__3_n_7
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.445    14.786    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.705    clk_gen/count2[28]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_gen/count20_carry__5_n_5
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    clk_gen/count2[12]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/count20_carry__1_n_5
    SLICE_X31Y44         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    clk_gen/count2[16]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/count20_carry__2_n_5
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    clk_gen/count2[20]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_gen/count20_carry__3_n_5
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    clk_gen/count2[24]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.816    clk_gen/count20_carry__4_n_5
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.115     1.702    clk_gen/count2[5]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.817    clk_gen/count20_carry__0_n_8
    SLICE_X31Y43         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.704    clk_gen/count2[25]
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_gen/count20_carry__5_n_8
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.704    clk_gen/count2[17]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_gen/count20_carry__3_n_8
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.117     1.705    clk_gen/count2[21]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.820    clk_gen/count20_carry__4_n_8
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.705    clk_gen/count2[29]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.820    clk_gen/count20_carry__6_n_8
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y44   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   reg_hex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   reg_hex_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y32   reg_hex_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y33   reg_hex_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y33   reg_hex_reg[6]/C



