
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.049435                       # Number of seconds simulated
sim_ticks                                 49434756426                       # Number of ticks simulated
final_tick                                49434756426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 580000                       # Simulator instruction rate (inst/s)
host_op_rate                                  1205862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1062854479                       # Simulator tick rate (ticks/s)
host_mem_usage                                2191244                       # Number of bytes of host memory used
host_seconds                                    46.51                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            42336                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data          1092928                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total             1135264                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        42336                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          42336                       # Number of instructions bytes read from this memory
system.mem_ctr1.num_reads::cpu.inst              1323                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data             34154                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total                35477                       # Number of read requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst              856402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data            22108494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total               22964895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst         856402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total            856402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst             856402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data           22108494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total              22964895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                        35477                       # Number of read requests accepted
system.mem_ctr1.writeReqs                           0                       # Number of write requests accepted
system.mem_ctr1.readBursts                      35477                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                 2270528                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                  1135264                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0               1865                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1               2057                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2               2229                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3               2432                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4               2603                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5               2382                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6               2385                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7               2412                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8               2440                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9               2353                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10              2209                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11              1905                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12              1960                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13              2072                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14              2241                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15              1932                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    49434669846                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                  35477                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                    35477                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples         2878                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     788.703266                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    606.496197                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    363.016207                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::0-127           267      9.28%      9.28% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255          234      8.13%     17.41% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383           90      3.13%     20.54% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511           91      3.16%     23.70% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639           49      1.70%     25.40% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767           52      1.81%     27.21% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895          242      8.41%     35.62% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023           15      0.52%     36.14% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151         1838     63.86%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total          2878                       # Bytes accessed per row activation
system.mem_ctr1.totQLat                     347581372                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat               1012775122                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                   177385000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                       9797.37                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 28547.37                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                         45.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                      22.96                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          0.36                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      0.36                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                     32595                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  91.88                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                     1393428.70                       # Average gap between requests
system.mem_ctr1.pageHitRate                     91.88                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                  10153080                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                   5392695                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy                131126100                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy          138908640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy             242250570                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy               9196800                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy        459913620                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy         45342720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy       11466769140                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             12509053365                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             253.041671                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           48879194615                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE       8299659                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF       58826000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF   47752894971                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN    118074532                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT      487985378                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN   1008675886                       # Time in different power states
system.mem_ctr1_1.actEnergy                  10424400                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                   5529315                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy                122179680                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy          126001200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy             224133690                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy               9635040                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy        411261270                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy         44027520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy       11501354460                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             12454546575                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             251.939070                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           48918178331                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE       7894356                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF       53354000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF   47901601698                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN    114651804                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT      455289318                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN    901965250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001706                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        148452722                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  148452722                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            872144                       # number of replacements
system.cpu.dcache.tags.tagsinuse          8116.077572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17787365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            880336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.205200                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154512                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  8116.077572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38215738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38215738                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12967366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12967366                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4819999                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4819999                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      17787365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17787365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     17787365                       # number of overall hits
system.cpu.dcache.overall_hits::total        17787365                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        34340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34340                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       845996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       845996                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       880336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         880336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       880336                       # number of overall misses
system.cpu.dcache.overall_misses::total        880336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    467802729                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    467802729                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   9158595903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9158595903                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9626398632                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9626398632                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9626398632                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9626398632                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667701                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002641                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.149311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.149311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047158                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13622.677024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13622.677024                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10825.814665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10825.814665                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 10934.914205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10934.914205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 10934.914205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10934.914205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       871169                       # number of writebacks
system.cpu.dcache.writebacks::total            871169                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        34340                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34340                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       845996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       845996                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       880336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       880336                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       880336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       880336                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    444932289                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    444932289                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8595162567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8595162567                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9040094856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9040094856                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9040094856                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9040094856                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.149311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.149311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.047158                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047158                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.047158                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047158                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12956.677024                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12956.677024                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10159.814665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10159.814665                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10268.914205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10268.914205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10268.914205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10268.914205                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               191                       # number of replacements
system.cpu.icache.tags.tagsinuse           900.019184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41848656                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31512.542169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   900.019184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.439462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.439462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          799                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.555176                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83701296                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83701296                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41848656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41848656                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41848656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41848656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41848656                       # number of overall hits
system.cpu.icache.overall_hits::total        41848656                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1328                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1328                       # number of overall misses
system.cpu.icache.overall_misses::total          1328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90769806                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90769806                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90769806                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90769806                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90769806                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90769806                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000032                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000032                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68350.757530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68350.757530                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68350.757530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68350.757530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68350.757530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68350.757530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1328                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1328                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89885358                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89885358                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89885358                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89885358                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89885358                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89885358                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67684.757530                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67684.757530                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67684.757530                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67684.757530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67684.757530                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67684.757530                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests        1753999                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       872336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               35668                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        871169                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1166                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             845996                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            845996                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          35668                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2847                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2632816                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2635663                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        42496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     56048160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 56090656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             881664                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000002                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.001506                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   881662    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               881664                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            874180944                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              884448                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           586303776                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse            32790.924290                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1718521                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                35477                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                48.440426                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                69597                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   983.599943                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 31807.324348                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.007504                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.242671                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.250175                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        35477                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          872                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        33669                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.270668                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             14067461                       # Number of tag accesses
system.l2cache.tags.data_accesses            14067461                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks       871169                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       871169                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data        814545                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           814545                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        31637                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31642                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                5                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data           846182                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              846187                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               5                       # number of overall hits
system.l2cache.overall_hits::cpu.data          846182                       # number of overall hits
system.l2cache.overall_hits::total             846187                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        31451                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          31451                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1323                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         2703                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4026                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1323                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          34154                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             35477                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1323                       # number of overall misses
system.l2cache.overall_misses::cpu.data         34154                       # number of overall misses
system.l2cache.overall_misses::total            35477                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   2053899378                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2053899378                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     88522389                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    189389088                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    277911477                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     88522389                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   2243288466                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   2331810855                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     88522389                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   2243288466                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   2331810855                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks       871169                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       871169                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data       845996                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       845996                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1328                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        34340                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        35668                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1328                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data       880336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          881664                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1328                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data       880336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         881664                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.037176                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.037176                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.996235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.078713                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.112874                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.996235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.038797                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.040239                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.996235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.038797                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.040239                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 65304.740008                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65304.740008                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 66910.346939                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 70066.255272                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69029.179583                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 66910.346939                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 65681.573637                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65727.396764                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 66910.346939                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 65681.573637                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65727.396764                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data        31451                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        31451                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1323                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         2703                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4026                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1323                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        34154                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        35477                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1323                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        34154                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        35477                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1844435718                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1844435718                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     79711209                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    171387108                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    251098317                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     79711209                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   2015822826                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2095534035                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     79711209                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   2015822826                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2095534035                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.037176                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.037176                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.996235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.078713                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.112874                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.996235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.038797                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.040239                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.996235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.038797                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.040239                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58644.740008                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58644.740008                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 60250.346939                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 63406.255272                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62369.179583                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60250.346939                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 59021.573637                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59067.396764                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60250.346939                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 59021.573637                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59067.396764                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         35477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  49434756426                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31451                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4026                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port        70954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        70954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port      1135264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1135264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1135264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35477                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11813841                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           42431365                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
