
RADAR_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009f0  0800d108  0800d108  0000e108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800daf8  0800daf8  0000f1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800daf8  0800daf8  0000eaf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db00  0800db00  0000f1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db00  0800db00  0000eb00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800db04  0800db04  0000eb04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800db08  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000056d8  200001e0  0800dce8  0000f1e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200058b8  0800dce8  0000f8b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a87b  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bab  00000000  00000000  00029a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  0002d638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000116d  00000000  00000000  0002eca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191c7  00000000  00000000  0002fe15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018420  00000000  00000000  00048fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bbdd  00000000  00000000  000613fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fcfd9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007444  00000000  00000000  000fd01c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00104460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d0f0 	.word	0x0800d0f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800d0f0 	.word	0x0800d0f0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	807b      	strh	r3, [r7, #2]
    *length = 0;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2200      	movs	r2, #0
 8000f16:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8000f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	68b8      	ldr	r0, [r7, #8]
 8000f20:	f008 ff0a 	bl	8009d38 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8000f24:	f240 4202 	movw	r2, #1026	@ 0x402
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4826      	ldr	r0, [pc, #152]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f2c:	f008 ff04 	bl	8009d38 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000f30:	68f8      	ldr	r0, [r7, #12]
 8000f32:	f7ff f9b5 	bl	80002a0 <strlen>
 8000f36:	4603      	mov	r3, r0
 8000f38:	b29a      	uxth	r2, r3
 8000f3a:	2364      	movs	r3, #100	@ 0x64
 8000f3c:	68f9      	ldr	r1, [r7, #12]
 8000f3e:	4822      	ldr	r0, [pc, #136]	@ (8000fc8 <esp_at_command+0xc4>)
 8000f40:	f004 f97e 	bl	8005240 <HAL_UART_Transmit>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d032      	beq.n	8000fb0 <esp_at_command+0xac>
        return -1;
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	e035      	b.n	8000fbc <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000f50:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f52:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000f56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f5a:	d302      	bcc.n	8000f62 <esp_at_command+0x5e>
            return -2;
 8000f5c:	f06f 0301 	mvn.w	r3, #1
 8000f60:	e02c      	b.n	8000fbc <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 8000f62:	491a      	ldr	r1, [pc, #104]	@ (8000fcc <esp_at_command+0xc8>)
 8000f64:	4817      	ldr	r0, [pc, #92]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f66:	f008 ff6b 	bl	8009e40 <strstr>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <esp_at_command+0x72>
            return -3;
 8000f70:	f06f 0302 	mvn.w	r3, #2
 8000f74:	e022      	b.n	8000fbc <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8000f76:	4916      	ldr	r1, [pc, #88]	@ (8000fd0 <esp_at_command+0xcc>)
 8000f78:	4812      	ldr	r0, [pc, #72]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f7a:	f008 ff61 	bl	8009e40 <strstr>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d00e      	beq.n	8000fa2 <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f86:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	490d      	ldr	r1, [pc, #52]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f8e:	68b8      	ldr	r0, [r7, #8]
 8000f90:	f009 f849 	bl	800a026 <memcpy>
            *length = cb_data.length;
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <esp_at_command+0xc0>)
 8000f96:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	801a      	strh	r2, [r3, #0]
            return 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e00c      	b.n	8000fbc <esp_at_command+0xb8>
        }
        time_out -= 10;
 8000fa2:	887b      	ldrh	r3, [r7, #2]
 8000fa4:	3b0a      	subs	r3, #10
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000faa:	200a      	movs	r0, #10
 8000fac:	f001 fe4a 	bl	8002c44 <HAL_Delay>
    while(time_out > 0)
 8000fb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	dccb      	bgt.n	8000f50 <esp_at_command+0x4c>
    }
    return -4;
 8000fb8:	f06f 0303 	mvn.w	r3, #3
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000644 	.word	0x20000644
 8000fc8:	20000b6c 	.word	0x20000b6c
 8000fcc:	0800d108 	.word	0x0800d108
 8000fd0:	0800d110 	.word	0x0800d110

08000fd4 <esp_reset>:

static int esp_reset(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000fde:	1dba      	adds	r2, r7, #6
 8000fe0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe4:	4909      	ldr	r1, [pc, #36]	@ (800100c <esp_reset+0x38>)
 8000fe6:	480a      	ldr	r0, [pc, #40]	@ (8001010 <esp_reset+0x3c>)
 8000fe8:	f7ff ff8c 	bl	8000f04 <esp_at_command>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <esp_reset+0x24>
    {
    	return -1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	e004      	b.n	8001002 <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8000ff8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ffc:	f001 fe22 	bl	8002c44 <HAL_Delay>
    return 0;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	2000020c 	.word	0x2000020c
 8001010:	0800d114 	.word	0x0800d114

08001014 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 8001022:	f107 020a 	add.w	r2, r7, #10
 8001026:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102a:	492d      	ldr	r1, [pc, #180]	@ (80010e0 <request_ip_addr+0xcc>)
 800102c:	482d      	ldr	r0, [pc, #180]	@ (80010e4 <request_ip_addr+0xd0>)
 800102e:	f7ff ff69 	bl	8000f04 <esp_at_command>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d003      	beq.n	8001040 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8001038:	482b      	ldr	r0, [pc, #172]	@ (80010e8 <request_ip_addr+0xd4>)
 800103a:	f008 fd45 	bl	8009ac8 <puts>
 800103e:	e049      	b.n	80010d4 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8001040:	492a      	ldr	r1, [pc, #168]	@ (80010ec <request_ip_addr+0xd8>)
 8001042:	4827      	ldr	r0, [pc, #156]	@ (80010e0 <request_ip_addr+0xcc>)
 8001044:	f008 fea0 	bl	8009d88 <strtok>
 8001048:	6178      	str	r0, [r7, #20]

        if(is_debug)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d03e      	beq.n	80010ce <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8001050:	2300      	movs	r3, #0
 8001052:	613b      	str	r3, [r7, #16]
 8001054:	e009      	b.n	800106a <request_ip_addr+0x56>
                printf("%c", response[i]);
 8001056:	4a22      	ldr	r2, [pc, #136]	@ (80010e0 <request_ip_addr+0xcc>)
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4413      	add	r3, r2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f008 fcd4 	bl	8009a0c <putchar>
            for(int i = 0 ; i < length ; i++)
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	3301      	adds	r3, #1
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	897b      	ldrh	r3, [r7, #10]
 800106c:	461a      	mov	r2, r3
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4293      	cmp	r3, r2
 8001072:	dbf0      	blt.n	8001056 <request_ip_addr+0x42>
        }

        while(line != NULL)
 8001074:	e02b      	b.n	80010ce <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8001076:	491e      	ldr	r1, [pc, #120]	@ (80010f0 <request_ip_addr+0xdc>)
 8001078:	6978      	ldr	r0, [r7, #20]
 800107a:	f008 fee1 	bl	8009e40 <strstr>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d01f      	beq.n	80010c4 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8001084:	491b      	ldr	r1, [pc, #108]	@ (80010f4 <request_ip_addr+0xe0>)
 8001086:	6978      	ldr	r0, [r7, #20]
 8001088:	f008 fe7e 	bl	8009d88 <strtok>
                ip = strtok(NULL, "\"");
 800108c:	4919      	ldr	r1, [pc, #100]	@ (80010f4 <request_ip_addr+0xe0>)
 800108e:	2000      	movs	r0, #0
 8001090:	f008 fe7a 	bl	8009d88 <strtok>
 8001094:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8001096:	4918      	ldr	r1, [pc, #96]	@ (80010f8 <request_ip_addr+0xe4>)
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f7ff f8a1 	bl	80001e0 <strcmp>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00f      	beq.n	80010c4 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 80010a4:	2210      	movs	r2, #16
 80010a6:	2100      	movs	r1, #0
 80010a8:	4814      	ldr	r0, [pc, #80]	@ (80010fc <request_ip_addr+0xe8>)
 80010aa:	f008 fe45 	bl	8009d38 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff f8f6 	bl	80002a0 <strlen>
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	68f9      	ldr	r1, [r7, #12]
 80010ba:	4810      	ldr	r0, [pc, #64]	@ (80010fc <request_ip_addr+0xe8>)
 80010bc:	f008 ffb3 	bl	800a026 <memcpy>
                    return 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	e009      	b.n	80010d8 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 80010c4:	4909      	ldr	r1, [pc, #36]	@ (80010ec <request_ip_addr+0xd8>)
 80010c6:	2000      	movs	r0, #0
 80010c8:	f008 fe5e 	bl	8009d88 <strtok>
 80010cc:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1d0      	bne.n	8001076 <request_ip_addr+0x62>
        }
    }
    return -1;
 80010d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	2000020c 	.word	0x2000020c
 80010e4:	0800d15c 	.word	0x0800d15c
 80010e8:	0800d168 	.word	0x0800d168
 80010ec:	0800d150 	.word	0x0800d150
 80010f0:	0800d188 	.word	0x0800d188
 80010f4:	0800d158 	.word	0x0800d158
 80010f8:	0800d120 	.word	0x0800d120
 80010fc:	200001fc 	.word	0x200001fc

08001100 <esp_client_conn>:
int esp_client_conn()
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b092      	sub	sp, #72	@ 0x48
 8001104:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2240      	movs	r2, #64	@ 0x40
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f008 fe12 	bl	8009d38 <memset>
  uint16_t length = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 8001118:	f107 0008 	add.w	r0, r7, #8
 800111c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001120:	4a09      	ldr	r2, [pc, #36]	@ (8001148 <esp_client_conn+0x48>)
 8001122:	490a      	ldr	r1, [pc, #40]	@ (800114c <esp_client_conn+0x4c>)
 8001124:	f008 fd0e 	bl	8009b44 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8001128:	1dba      	adds	r2, r7, #6
 800112a:	f107 0008 	add.w	r0, r7, #8
 800112e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001132:	4907      	ldr	r1, [pc, #28]	@ (8001150 <esp_client_conn+0x50>)
 8001134:	f7ff fee6 	bl	8000f04 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8001138:	4806      	ldr	r0, [pc, #24]	@ (8001154 <esp_client_conn+0x54>)
 800113a:	f000 f909 	bl	8001350 <esp_send_data>
	return 0;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3748      	adds	r7, #72	@ 0x48
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	0800d194 	.word	0x0800d194
 800114c:	0800d1a0 	.word	0x0800d1a0
 8001150:	2000020c 	.word	0x2000020c
 8001154:	0800d1bc 	.word	0x0800d1bc

08001158 <esp_get_status>:
int esp_get_status()
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 8001162:	1dba      	adds	r2, r7, #6
 8001164:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001168:	4909      	ldr	r1, [pc, #36]	@ (8001190 <esp_get_status+0x38>)
 800116a:	480a      	ldr	r0, [pc, #40]	@ (8001194 <esp_get_status+0x3c>)
 800116c:	f7ff feca 	bl	8000f04 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8001170:	4909      	ldr	r1, [pc, #36]	@ (8001198 <esp_get_status+0x40>)
 8001172:	4807      	ldr	r0, [pc, #28]	@ (8001190 <esp_get_status+0x38>)
 8001174:	f008 fe64 	bl	8009e40 <strstr>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <esp_get_status+0x2a>
    {
    	return 0;
 800117e:	2300      	movs	r3, #0
 8001180:	e001      	b.n	8001186 <esp_get_status+0x2e>
    }
	return -1;
 8001182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	2000020c 	.word	0x2000020c
 8001194:	0800d1d0 	.word	0x0800d1d0
 8001198:	0800d1e0 	.word	0x0800d1e0

0800119c <drv_esp_init>:
int drv_esp_init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 80011a0:	2210      	movs	r2, #16
 80011a2:	2100      	movs	r1, #0
 80011a4:	4806      	ldr	r0, [pc, #24]	@ (80011c0 <drv_esp_init+0x24>)
 80011a6:	f008 fdc7 	bl	8009d38 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 80011aa:	2201      	movs	r2, #1
 80011ac:	4905      	ldr	r1, [pc, #20]	@ (80011c4 <drv_esp_init+0x28>)
 80011ae:	4806      	ldr	r0, [pc, #24]	@ (80011c8 <drv_esp_init+0x2c>)
 80011b0:	f004 f8d1 	bl	8005356 <HAL_UART_Receive_IT>

    return esp_reset();
 80011b4:	f7ff ff0e 	bl	8000fd4 <esp_reset>
 80011b8:	4603      	mov	r3, r0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200001fc 	.word	0x200001fc
 80011c4:	20000643 	.word	0x20000643
 80011c8:	20000b6c 	.word	0x20000b6c

080011cc <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b094      	sub	sp, #80	@ 0x50
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	2240      	movs	r2, #64	@ 0x40
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f008 fda7 	bl	8009d38 <memset>
  if(ssid == NULL || passwd == NULL)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d002      	beq.n	80011f6 <ap_conn_func+0x2a>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d103      	bne.n	80011fe <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80011f6:	4817      	ldr	r0, [pc, #92]	@ (8001254 <ap_conn_func+0x88>)
 80011f8:	f008 fc66 	bl	8009ac8 <puts>
 80011fc:	e026      	b.n	800124c <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80011fe:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8001202:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001206:	4914      	ldr	r1, [pc, #80]	@ (8001258 <ap_conn_func+0x8c>)
 8001208:	4814      	ldr	r0, [pc, #80]	@ (800125c <ap_conn_func+0x90>)
 800120a:	f7ff fe7b 	bl	8000f04 <esp_at_command>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d002      	beq.n	800121a <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 8001214:	4812      	ldr	r0, [pc, #72]	@ (8001260 <ap_conn_func+0x94>)
 8001216:	f008 fc57 	bl	8009ac8 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 800121a:	f107 000c 	add.w	r0, r7, #12
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	4910      	ldr	r1, [pc, #64]	@ (8001264 <ap_conn_func+0x98>)
 8001224:	f008 fc8e 	bl	8009b44 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 8001228:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 800122c:	f107 000c 	add.w	r0, r7, #12
 8001230:	f241 7370 	movw	r3, #6000	@ 0x1770
 8001234:	4908      	ldr	r1, [pc, #32]	@ (8001258 <ap_conn_func+0x8c>)
 8001236:	f7ff fe65 	bl	8000f04 <esp_at_command>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d005      	beq.n	800124c <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4619      	mov	r1, r3
 8001246:	4808      	ldr	r0, [pc, #32]	@ (8001268 <ap_conn_func+0x9c>)
 8001248:	f008 fbce 	bl	80099e8 <iprintf>
}
 800124c:	3750      	adds	r7, #80	@ 0x50
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	0800d244 	.word	0x0800d244
 8001258:	2000020c 	.word	0x2000020c
 800125c:	0800d270 	.word	0x0800d270
 8001260:	0800d280 	.word	0x0800d280
 8001264:	0800d294 	.word	0x0800d294
 8001268:	0800d2ac 	.word	0x0800d2ac

0800126c <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a23      	ldr	r2, [pc, #140]	@ (8001308 <HAL_UART_RxCpltCallback+0x9c>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d117      	bne.n	80012ae <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 800127e:	4b23      	ldr	r3, [pc, #140]	@ (800130c <HAL_UART_RxCpltCallback+0xa0>)
 8001280:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001288:	d20c      	bcs.n	80012a4 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 800128a:	4b20      	ldr	r3, [pc, #128]	@ (800130c <HAL_UART_RxCpltCallback+0xa0>)
 800128c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001290:	1c5a      	adds	r2, r3, #1
 8001292:	b291      	uxth	r1, r2
 8001294:	4a1d      	ldr	r2, [pc, #116]	@ (800130c <HAL_UART_RxCpltCallback+0xa0>)
 8001296:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 800129a:	461a      	mov	r2, r3
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HAL_UART_RxCpltCallback+0xa4>)
 800129e:	7819      	ldrb	r1, [r3, #0]
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_UART_RxCpltCallback+0xa0>)
 80012a2:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 80012a4:	2201      	movs	r2, #1
 80012a6:	491a      	ldr	r1, [pc, #104]	@ (8001310 <HAL_UART_RxCpltCallback+0xa4>)
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f004 f854 	bl	8005356 <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a18      	ldr	r2, [pc, #96]	@ (8001314 <HAL_UART_RxCpltCallback+0xa8>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d122      	bne.n	80012fe <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 80012b8:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a17      	ldr	r2, [pc, #92]	@ (800131c <HAL_UART_RxCpltCallback+0xb0>)
 80012be:	7811      	ldrb	r1, [r2, #0]
 80012c0:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <HAL_UART_RxCpltCallback+0xb4>)
 80012c2:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 80012c4:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a15      	ldr	r2, [pc, #84]	@ (8001320 <HAL_UART_RxCpltCallback+0xb4>)
 80012ca:	5cd3      	ldrb	r3, [r2, r3]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	2b0d      	cmp	r3, #13
 80012d0:	d10b      	bne.n	80012ea <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <HAL_UART_RxCpltCallback+0xb4>)
 80012d8:	2100      	movs	r1, #0
 80012da:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80012dc:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <HAL_UART_RxCpltCallback+0xb8>)
 80012de:	2201      	movs	r2, #1
 80012e0:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80012e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	e004      	b.n	80012f4 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	3301      	adds	r3, #1
 80012f0:	4a09      	ldr	r2, [pc, #36]	@ (8001318 <HAL_UART_RxCpltCallback+0xac>)
 80012f2:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80012f4:	2201      	movs	r2, #1
 80012f6:	4909      	ldr	r1, [pc, #36]	@ (800131c <HAL_UART_RxCpltCallback+0xb0>)
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f004 f82c 	bl	8005356 <HAL_UART_Receive_IT>
    }
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40011400 	.word	0x40011400
 800130c:	20000644 	.word	0x20000644
 8001310:	20000643 	.word	0x20000643
 8001314:	40004400 	.word	0x40004400
 8001318:	20000a48 	.word	0x20000a48
 800131c:	20000642 	.word	0x20000642
 8001320:	20000610 	.word	0x20000610
 8001324:	2000060c 	.word	0x2000060c

08001328 <AiotClient_Init>:


void AiotClient_Init()
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 800132c:	4906      	ldr	r1, [pc, #24]	@ (8001348 <AiotClient_Init+0x20>)
 800132e:	4807      	ldr	r0, [pc, #28]	@ (800134c <AiotClient_Init+0x24>)
 8001330:	f7ff ff4c 	bl	80011cc <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 8001334:	2001      	movs	r0, #1
 8001336:	f7ff fe6d 	bl	8001014 <request_ip_addr>
	esp_client_conn();
 800133a:	f7ff fee1 	bl	8001100 <esp_client_conn>
	esp_get_status();
 800133e:	f7ff ff0b 	bl	8001158 <esp_get_status>
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	0800d30c 	.word	0x0800d30c
 800134c:	0800d318 	.word	0x0800d318

08001350 <esp_send_data>:

void esp_send_data(char *data)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b094      	sub	sp, #80	@ 0x50
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8001358:	f107 0310 	add.w	r3, r7, #16
 800135c:	2240      	movs	r2, #64	@ 0x40
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f008 fce9 	bl	8009d38 <memset>
	uint16_t length = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7fe ff98 	bl	80002a0 <strlen>
 8001370:	4602      	mov	r2, r0
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	490e      	ldr	r1, [pc, #56]	@ (80013b0 <esp_send_data+0x60>)
 8001378:	4618      	mov	r0, r3
 800137a:	f008 fbe3 	bl	8009b44 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 800137e:	f107 020e 	add.w	r2, r7, #14
 8001382:	f107 0010 	add.w	r0, r7, #16
 8001386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138a:	490a      	ldr	r1, [pc, #40]	@ (80013b4 <esp_send_data+0x64>)
 800138c:	f7ff fdba 	bl	8000f04 <esp_at_command>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d107      	bne.n	80013a6 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8001396:	f107 020e 	add.w	r2, r7, #14
 800139a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800139e:	4905      	ldr	r1, [pc, #20]	@ (80013b4 <esp_send_data+0x64>)
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fdaf 	bl	8000f04 <esp_at_command>
	}
}
 80013a6:	bf00      	nop
 80013a8:	3750      	adds	r7, #80	@ 0x50
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	0800d320 	.word	0x0800d320
 80013b4:	2000020c 	.word	0x2000020c

080013b8 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 80013c0:	1d39      	adds	r1, r7, #4
 80013c2:	230a      	movs	r3, #10
 80013c4:	2201      	movs	r2, #1
 80013c6:	4807      	ldr	r0, [pc, #28]	@ (80013e4 <__io_putchar+0x2c>)
 80013c8:	f003 ff3a 	bl	8005240 <HAL_UART_Transmit>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <__io_putchar+0x1e>
        return ch;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	e001      	b.n	80013da <__io_putchar+0x22>
    return -1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000b24 	.word	0x20000b24

080013e8 <esp_event>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void esp_event(char * recvBuf)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	@ 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  int i=0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  char * pToken;
  char * pArray[ARR_CNT]={0};
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]


  strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7fe ff4b 	bl	80002a0 <strlen>
 800140a:	4603      	mov	r3, r0
 800140c:	3b01      	subs	r3, #1
 800140e:	4a25      	ldr	r2, [pc, #148]	@ (80014a4 <esp_event+0xbc>)
 8001410:	2100      	movs	r1, #0
 8001412:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 8001414:	6879      	ldr	r1, [r7, #4]
 8001416:	4824      	ldr	r0, [pc, #144]	@ (80014a8 <esp_event+0xc0>)
 8001418:	f008 fae6 	bl	80099e8 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 800141c:	4923      	ldr	r1, [pc, #140]	@ (80014ac <esp_event+0xc4>)
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f008 fcb2 	bl	8009d88 <strtok>
 8001424:	6238      	str	r0, [r7, #32]
  while(pToken != NULL)
 8001426:	e011      	b.n	800144c <esp_event+0x64>
  {
    pArray[i] = pToken;
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	3328      	adds	r3, #40	@ 0x28
 800142e:	443b      	add	r3, r7
 8001430:	6a3a      	ldr	r2, [r7, #32]
 8001432:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8001436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001438:	3301      	adds	r3, #1
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
 800143c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143e:	2b04      	cmp	r3, #4
 8001440:	dc08      	bgt.n	8001454 <esp_event+0x6c>
      break;
    pToken = strtok(NULL,"[@]");
 8001442:	491a      	ldr	r1, [pc, #104]	@ (80014ac <esp_event+0xc4>)
 8001444:	2000      	movs	r0, #0
 8001446:	f008 fc9f 	bl	8009d88 <strtok>
 800144a:	6238      	str	r0, [r7, #32]
  while(pToken != NULL)
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d1ea      	bne.n	8001428 <esp_event+0x40>
 8001452:	e000      	b.n	8001456 <esp_event+0x6e>
      break;
 8001454:	bf00      	nop
  }

  if(!strcmp(pArray[1],"OK"))
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4915      	ldr	r1, [pc, #84]	@ (80014b0 <esp_event+0xc8>)
 800145a:	4618      	mov	r0, r3
 800145c:	f7fe fec0 	bl	80001e0 <strcmp>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d103      	bne.n	800146e <esp_event+0x86>
  {
  	shoot_flag = 1;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <esp_event+0xcc>)
 8001468:	2201      	movs	r2, #1
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	e017      	b.n	800149e <esp_event+0xb6>
  }
  else if(!strncmp(pArray[1]," New conn",8))
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	2208      	movs	r2, #8
 8001472:	4911      	ldr	r1, [pc, #68]	@ (80014b8 <esp_event+0xd0>)
 8001474:	4618      	mov	r0, r3
 8001476:	f008 fc74 	bl	8009d62 <strncmp>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00b      	beq.n	8001498 <esp_event+0xb0>
  {
//	   printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
     return;
  }
  else if(!strncmp(pArray[1]," Already log",8))
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	2208      	movs	r2, #8
 8001484:	490d      	ldr	r1, [pc, #52]	@ (80014bc <esp_event+0xd4>)
 8001486:	4618      	mov	r0, r3
 8001488:	f008 fc6b 	bl	8009d62 <strncmp>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d104      	bne.n	800149c <esp_event+0xb4>
  {
// 	    printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
	  esp_client_conn();
 8001492:	f7ff fe35 	bl	8001100 <esp_client_conn>
      return;
 8001496:	e002      	b.n	800149e <esp_event+0xb6>
     return;
 8001498:	bf00      	nop
 800149a:	e000      	b.n	800149e <esp_event+0xb6>
  }
  else
      return;
 800149c:	bf00      	nop

}
 800149e:	3728      	adds	r7, #40	@ 0x28
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000cf0 	.word	0x20000cf0
 80014a8:	0800d354 	.word	0x0800d354
 80014ac:	0800d368 	.word	0x0800d368
 80014b0:	0800d36c 	.word	0x0800d36c
 80014b4:	20000cec 	.word	0x20000cec
 80014b8:	0800d370 	.word	0x0800d370
 80014bc:	0800d37c 	.word	0x0800d37c

080014c0 <calculate_degree>:

void calculate_degree(Pos *pos, double distance, int angle) {
 80014c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	60f8      	str	r0, [r7, #12]
 80014ca:	ed87 0b00 	vstr	d0, [r7]
 80014ce:	60b9      	str	r1, [r7, #8]

	if (distance <= 0.0) {
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014dc:	f7ff fb20 	bl	8000b20 <__aeabi_dcmple>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00e      	beq.n	8001504 <calculate_degree+0x44>
		pos->x = 0.0;
 80014e6:	68f9      	ldr	r1, [r7, #12]
 80014e8:	f04f 0200 	mov.w	r2, #0
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	e9c1 2300 	strd	r2, r3, [r1]
		pos->y = 0.0;
 80014f4:	68f9      	ldr	r1, [r7, #12]
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	e9c1 2302 	strd	r2, r3, [r1, #8]
		return;
 8001502:	e061      	b.n	80015c8 <calculate_degree+0x108>
	} // out-of-range 
	if (angle < 0)
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	2b00      	cmp	r3, #0
 8001508:	da01      	bge.n	800150e <calculate_degree+0x4e>
		angle = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
	if (angle > 180)
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	2bb4      	cmp	r3, #180	@ 0xb4
 8001512:	dd01      	ble.n	8001518 <calculate_degree+0x58>
		angle = 180;
 8001514:	23b4      	movs	r3, #180	@ 0xb4
 8001516:	60bb      	str	r3, [r7, #8]

	double rad = angle * (PI / 180.0);
 8001518:	68b8      	ldr	r0, [r7, #8]
 800151a:	f7ff f81b 	bl	8000554 <__aeabi_i2d>
 800151e:	a32c      	add	r3, pc, #176	@ (adr r3, 80015d0 <calculate_degree+0x110>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7ff f880 	bl	8000628 <__aeabi_dmul>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// 0x=-d, y=0 / 90x=0, y=+d / 180x=+d, y=0
	pos->x = distance * cos(rad); // before -distance
 8001530:	ed97 0b04 	vldr	d0, [r7, #16]
 8001534:	f00a fd64 	bl	800c000 <cos>
 8001538:	ec51 0b10 	vmov	r0, r1, d0
 800153c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001540:	f7ff f872 	bl	8000628 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	68f9      	ldr	r1, [r7, #12]
 800154a:	e9c1 2300 	strd	r2, r3, [r1]
	pos->y = distance * sin(rad);
 800154e:	ed97 0b04 	vldr	d0, [r7, #16]
 8001552:	f00a fda9 	bl	800c0a8 <sin>
 8001556:	ec51 0b10 	vmov	r0, r1, d0
 800155a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800155e:	f7ff f863 	bl	8000628 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	68f9      	ldr	r1, [r7, #12]
 8001568:	e9c1 2302 	strd	r2, r3, [r1, #8]

	//   -0.0000   ()
	if (fabs(pos->x) < 1e-9)
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001572:	4690      	mov	r8, r2
 8001574:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001578:	a317      	add	r3, pc, #92	@ (adr r3, 80015d8 <calculate_degree+0x118>)
 800157a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157e:	4640      	mov	r0, r8
 8001580:	4649      	mov	r1, r9
 8001582:	f7ff fac3 	bl	8000b0c <__aeabi_dcmplt>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d006      	beq.n	800159a <calculate_degree+0xda>
		pos->x = 0.0;
 800158c:	68f9      	ldr	r1, [r7, #12]
 800158e:	f04f 0200 	mov.w	r2, #0
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	e9c1 2300 	strd	r2, r3, [r1]
	if (fabs(pos->y) < 1e-9)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015a0:	4614      	mov	r4, r2
 80015a2:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80015a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80015d8 <calculate_degree+0x118>)
 80015a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ac:	4620      	mov	r0, r4
 80015ae:	4629      	mov	r1, r5
 80015b0:	f7ff faac 	bl	8000b0c <__aeabi_dcmplt>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d006      	beq.n	80015c8 <calculate_degree+0x108>
		pos->y = 0.0;
 80015ba:	68f9      	ldr	r1, [r7, #12]
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015d0:	a50de270 	.word	0xa50de270
 80015d4:	3f91df45 	.word	0x3f91df45
 80015d8:	e826d695 	.word	0xe826d695
 80015dc:	3e112e0b 	.word	0x3e112e0b

080015e0 <dwt_init>:

// DWT    (  1)
static inline void dwt_init(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
    // Trace enable
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80015e4:	4b09      	ldr	r3, [pc, #36]	@ (800160c <dwt_init+0x2c>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	4a08      	ldr	r2, [pc, #32]	@ (800160c <dwt_init+0x2c>)
 80015ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015ee:	60d3      	str	r3, [r2, #12]
    // Reset counter
    DWT->CYCCNT = 0;
 80015f0:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <dwt_init+0x30>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	605a      	str	r2, [r3, #4]
    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80015f6:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <dwt_init+0x30>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a05      	ldr	r2, [pc, #20]	@ (8001610 <dwt_init+0x30>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6013      	str	r3, [r2, #0]
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	e000edf0 	.word	0xe000edf0
 8001610:	e0001000 	.word	0xe0001000

08001614 <delay_us>:

//   (busy-wait)
static inline void delay_us(uint32_t us)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 800161c:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <delay_us+0x44>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000U) * us; // 1us  
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <delay_us+0x48>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <delay_us+0x4c>)
 8001628:	fba2 2303 	umull	r2, r3, r2, r3
 800162c:	0c9a      	lsrs	r2, r3, #18
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	fb02 f303 	mul.w	r3, r2, r3
 8001634:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 8001636:	e000      	b.n	800163a <delay_us+0x26>
 8001638:	bf00      	nop
 800163a:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <delay_us+0x44>)
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	429a      	cmp	r2, r3
 8001646:	d8f7      	bhi.n	8001638 <delay_us+0x24>
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e0001000 	.word	0xe0001000
 800165c:	20000008 	.word	0x20000008
 8001660:	431bde83 	.word	0x431bde83

08001664 <angle_to_ccr>:

uint16_t angle_to_ccr(int angle){
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	if(angle < 0) angle = 0;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	da01      	bge.n	8001676 <angle_to_ccr+0x12>
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
	if(angle > 180) angle = 180;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2bb4      	cmp	r3, #180	@ 0xb4
 800167a:	dd01      	ble.n	8001680 <angle_to_ccr+0x1c>
 800167c:	23b4      	movs	r3, #180	@ 0xb4
 800167e:	607b      	str	r3, [r7, #4]
	return SERVO_MIN + (SERVO_MAX - SERVO_MIN) * angle / 180;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001686:	fb02 f303 	mul.w	r3, r2, r3
 800168a:	4a08      	ldr	r2, [pc, #32]	@ (80016ac <angle_to_ccr+0x48>)
 800168c:	fb82 1203 	smull	r1, r2, r2, r3
 8001690:	441a      	add	r2, r3
 8001692:	11d2      	asrs	r2, r2, #7
 8001694:	17db      	asrs	r3, r3, #31
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	b29b      	uxth	r3, r3
 800169a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800169e:	b29b      	uxth	r3, r3
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	b60b60b7 	.word	0xb60b60b7

080016b0 <sr04_trigger_pulse>:

static inline void sr04_trigger_pulse(){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	//PB1 10us HIGH 
	HAL_GPIO_WritePin(SR04_TRIGGER_GPIO_Port, SR04_TRIGGER_Pin, GPIO_PIN_RESET);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2102      	movs	r1, #2
 80016b8:	480a      	ldr	r0, [pc, #40]	@ (80016e4 <sr04_trigger_pulse+0x34>)
 80016ba:	f001 fddf 	bl	800327c <HAL_GPIO_WritePin>
	delay_us(2);
 80016be:	2002      	movs	r0, #2
 80016c0:	f7ff ffa8 	bl	8001614 <delay_us>
	HAL_GPIO_WritePin(SR04_TRIGGER_GPIO_Port, SR04_TRIGGER_Pin, GPIO_PIN_SET);
 80016c4:	2201      	movs	r2, #1
 80016c6:	2102      	movs	r1, #2
 80016c8:	4806      	ldr	r0, [pc, #24]	@ (80016e4 <sr04_trigger_pulse+0x34>)
 80016ca:	f001 fdd7 	bl	800327c <HAL_GPIO_WritePin>
	delay_us(10);
 80016ce:	200a      	movs	r0, #10
 80016d0:	f7ff ffa0 	bl	8001614 <delay_us>
	HAL_GPIO_WritePin(SR04_TRIGGER_GPIO_Port, SR04_TRIGGER_Pin, GPIO_PIN_RESET);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2102      	movs	r1, #2
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <sr04_trigger_pulse+0x34>)
 80016da:	f001 fdcf 	bl	800327c <HAL_GPIO_WritePin>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40020400 	.word	0x40020400

080016e8 <sr04_start_measure>:

void sr04_start_measure(){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
	//sr04   
	sr04_state &= ~(0x03);
 80016ec:	4b0b      	ldr	r3, [pc, #44]	@ (800171c <sr04_start_measure+0x34>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	f023 0303 	bic.w	r3, r3, #3
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	4b08      	ldr	r3, [pc, #32]	@ (800171c <sr04_start_measure+0x34>)
 80016fa:	701a      	strb	r2, [r3, #0]
	//TIM5 CNT 0 
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <sr04_start_measure+0x38>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2200      	movs	r2, #0
 8001702:	625a      	str	r2, [r3, #36]	@ 0x24

	//    
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1); //  
 8001704:	2100      	movs	r1, #0
 8001706:	4806      	ldr	r0, [pc, #24]	@ (8001720 <sr04_start_measure+0x38>)
 8001708:	f002 fca8 	bl	800405c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2); //  
 800170c:	2104      	movs	r1, #4
 800170e:	4804      	ldr	r0, [pc, #16]	@ (8001720 <sr04_start_measure+0x38>)
 8001710:	f002 fca4 	bl	800405c <HAL_TIM_IC_Start_IT>

	// 
	sr04_trigger_pulse();
 8001714:	f7ff ffcc 	bl	80016b0 <sr04_trigger_pulse>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000bc0 	.word	0x20000bc0
 8001720:	20000a94 	.word	0x20000a94
 8001724:	00000000 	.word	0x00000000

08001728 <sr04_read_cm_rtos>:

double sr04_read_cm_rtos(TickType_t timeout_ticks){
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

	sr04_start_measure();
 8001730:	f7ff ffda 	bl	80016e8 <sr04_start_measure>

	TickType_t start = xTaskGetTickCount();
 8001734:	f006 f87c 	bl	8007830 <xTaskGetTickCount>
 8001738:	6178      	str	r0, [r7, #20]
	for(;;){
		//,     break
		if((sr04_state & 0x03) == 0x03) break;
 800173a:	4b31      	ldr	r3, [pc, #196]	@ (8001800 <sr04_read_cm_rtos+0xd8>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	2b03      	cmp	r3, #3
 8001746:	d017      	beq.n	8001778 <sr04_read_cm_rtos+0x50>

		//
		if((xTaskGetTickCount() - start) > timeout_ticks){
 8001748:	f006 f872 	bl	8007830 <xTaskGetTickCount>
 800174c:	4602      	mov	r2, r0
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	d20b      	bcs.n	8001770 <sr04_read_cm_rtos+0x48>
			HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8001758:	2100      	movs	r1, #0
 800175a:	482a      	ldr	r0, [pc, #168]	@ (8001804 <sr04_read_cm_rtos+0xdc>)
 800175c:	f002 fd98 	bl	8004290 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_2);
 8001760:	2104      	movs	r1, #4
 8001762:	4828      	ldr	r0, [pc, #160]	@ (8001804 <sr04_read_cm_rtos+0xdc>)
 8001764:	f002 fd94 	bl	8004290 <HAL_TIM_IC_Stop_IT>
			return -1.0;
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b26      	ldr	r3, [pc, #152]	@ (8001808 <sr04_read_cm_rtos+0xe0>)
 800176e:	e03a      	b.n	80017e6 <sr04_read_cm_rtos+0xbe>
		}
		vTaskDelay(1);
 8001770:	2001      	movs	r0, #1
 8001772:	f005 ff0b 	bl	800758c <vTaskDelay>
		if((sr04_state & 0x03) == 0x03) break;
 8001776:	e7e0      	b.n	800173a <sr04_read_cm_rtos+0x12>
 8001778:	bf00      	nop
	}

	//  
	HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 800177a:	2100      	movs	r1, #0
 800177c:	4821      	ldr	r0, [pc, #132]	@ (8001804 <sr04_read_cm_rtos+0xdc>)
 800177e:	f002 fd87 	bl	8004290 <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_2);
 8001782:	2104      	movs	r1, #4
 8001784:	481f      	ldr	r0, [pc, #124]	@ (8001804 <sr04_read_cm_rtos+0xdc>)
 8001786:	f002 fd83 	bl	8004290 <HAL_TIM_IC_Stop_IT>

	uint32_t width_us = (uint32_t)(ic_falling - ic_rising);
 800178a:	4b20      	ldr	r3, [pc, #128]	@ (800180c <sr04_read_cm_rtos+0xe4>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <sr04_read_cm_rtos+0xe8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	613b      	str	r3, [r7, #16]

	if (width_us < SR04_MIN_US || width_us > SR04_MAX_US_HW)
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	2b77      	cmp	r3, #119	@ 0x77
 800179a:	d904      	bls.n	80017a6 <sr04_read_cm_rtos+0x7e>
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d903      	bls.n	80017ae <sr04_read_cm_rtos+0x86>
		return -1.0;
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <sr04_read_cm_rtos+0xe0>)
 80017ac:	e01b      	b.n	80017e6 <sr04_read_cm_rtos+0xbe>

	double cm = (double) width_us * 0.01715;   // (cm)
 80017ae:	6938      	ldr	r0, [r7, #16]
 80017b0:	f7fe fec0 	bl	8000534 <__aeabi_ui2d>
 80017b4:	a310      	add	r3, pc, #64	@ (adr r3, 80017f8 <sr04_read_cm_rtos+0xd0>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7fe ff35 	bl	8000628 <__aeabi_dmul>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if (cm > MAX_SCAN_CM)
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	4b12      	ldr	r3, [pc, #72]	@ (8001814 <sr04_read_cm_rtos+0xec>)
 80017cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017d0:	f7ff f9ba 	bl	8000b48 <__aeabi_dcmpgt>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <sr04_read_cm_rtos+0xba>
		return -1.0;
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <sr04_read_cm_rtos+0xe0>)
 80017e0:	e001      	b.n	80017e6 <sr04_read_cm_rtos+0xbe>
	return cm;
 80017e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
	//return (double)width_us * 0.01715f;

}
 80017e6:	ec43 2b17 	vmov	d7, r2, r3
 80017ea:	eeb0 0a47 	vmov.f32	s0, s14
 80017ee:	eef0 0a67 	vmov.f32	s1, s15
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	04816f00 	.word	0x04816f00
 80017fc:	3f918fc5 	.word	0x3f918fc5
 8001800:	20000bc0 	.word	0x20000bc0
 8001804:	20000a94 	.word	0x20000a94
 8001808:	bff00000 	.word	0xbff00000
 800180c:	20000bc8 	.word	0x20000bc8
 8001810:	20000bc4 	.word	0x20000bc4
 8001814:	40690000 	.word	0x40690000

08001818 <bubble_sort>:

static void bubble_sort(double arr[], int n){
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < n - 1; i++){
 8001822:	2300      	movs	r3, #0
 8001824:	617b      	str	r3, [r7, #20]
 8001826:	e03f      	b.n	80018a8 <bubble_sort+0x90>
		for(int j = 0; j < n - 1 - i; j++){
 8001828:	2300      	movs	r3, #0
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	e032      	b.n	8001894 <bubble_sort+0x7c>
			if(arr[j] > arr[j + 1]){
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	e9d3 0100 	ldrd	r0, r1, [r3]
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	3301      	adds	r3, #1
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	4413      	add	r3, r2
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7ff f97e 	bl	8000b48 <__aeabi_dcmpgt>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d01d      	beq.n	800188e <bubble_sort+0x76>
				double temp = arr[j];
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185e:	e9c7 2302 	strd	r2, r3, [r7, #8]
				arr[j] = arr[j + 1];
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	3301      	adds	r3, #1
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	00d2      	lsls	r2, r2, #3
 8001870:	6879      	ldr	r1, [r7, #4]
 8001872:	4411      	add	r1, r2
 8001874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001878:	e9c1 2300 	strd	r2, r3, [r1]
				arr[j + 1] = temp;
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	3301      	adds	r3, #1
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	18d1      	adds	r1, r2, r3
 8001886:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800188a:	e9c1 2300 	strd	r2, r3, [r1]
		for(int j = 0; j < n - 1 - i; j++){
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	3301      	adds	r3, #1
 8001892:	613b      	str	r3, [r7, #16]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	1e5a      	subs	r2, r3, #1
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	429a      	cmp	r2, r3
 80018a0:	dbc5      	blt.n	800182e <bubble_sort+0x16>
	for(int i = 0; i < n - 1; i++){
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	3301      	adds	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	dbba      	blt.n	8001828 <bubble_sort+0x10>
			}
		}
	}
}
 80018b2:	bf00      	nop
 80018b4:	bf00      	nop
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <scan_landform>:

void scan_landform() {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
	//  5 
	for (int i = 0; i < SCAN_CNT; i++) {
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	e00f      	b.n	80018e8 <scan_landform+0x2c>
		scan_buffer[i] = sr04_read_cm_rtos(pdMS_TO_TICKS(SR04_TIMEOUT));
 80018c8:	2064      	movs	r0, #100	@ 0x64
 80018ca:	f7ff ff2d 	bl	8001728 <sr04_read_cm_rtos>
 80018ce:	eeb0 7a40 	vmov.f32	s14, s0
 80018d2:	eef0 7a60 	vmov.f32	s15, s1
 80018d6:	4a29      	ldr	r2, [pc, #164]	@ (800197c <scan_landform+0xc0>)
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	00db      	lsls	r3, r3, #3
 80018dc:	4413      	add	r3, r2
 80018de:	ed83 7b00 	vstr	d7, [r3]
	for (int i = 0; i < SCAN_CNT; i++) {
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	ddec      	ble.n	80018c8 <scan_landform+0xc>
	}

	//   
	bubble_sort(scan_buffer, SCAN_CNT);
 80018ee:	2105      	movs	r1, #5
 80018f0:	4822      	ldr	r0, [pc, #136]	@ (800197c <scan_landform+0xc0>)
 80018f2:	f7ff ff91 	bl	8001818 <bubble_sort>

	//     
	double value = scan_buffer[SCAN_CNT / 2];
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <scan_landform+0xc0>)
 80018f8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80018fc:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if(value == -1.0){
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	4b1e      	ldr	r3, [pc, #120]	@ (8001980 <scan_landform+0xc4>)
 8001906:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800190a:	f7ff f8f5 	bl	8000af8 <__aeabi_dcmpeq>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d01f      	beq.n	8001954 <scan_landform+0x98>
		for(int i = SCAN_CNT / 2 + 1; i < SCAN_CNT; i++){
 8001914:	2303      	movs	r3, #3
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	e019      	b.n	800194e <scan_landform+0x92>
			if(scan_buffer[i] != -1.0){
 800191a:	4a18      	ldr	r2, [pc, #96]	@ (800197c <scan_landform+0xc0>)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4413      	add	r3, r2
 8001922:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	4b15      	ldr	r3, [pc, #84]	@ (8001980 <scan_landform+0xc4>)
 800192c:	f7ff f8e4 	bl	8000af8 <__aeabi_dcmpeq>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d108      	bne.n	8001948 <scan_landform+0x8c>
				value = scan_buffer[i];
 8001936:	4a11      	ldr	r2, [pc, #68]	@ (800197c <scan_landform+0xc0>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001942:	e9c7 2302 	strd	r2, r3, [r7, #8]
				break;
 8001946:	e005      	b.n	8001954 <scan_landform+0x98>
		for(int i = SCAN_CNT / 2 + 1; i < SCAN_CNT; i++){
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3301      	adds	r3, #1
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2b04      	cmp	r3, #4
 8001952:	dde2      	ble.n	800191a <scan_landform+0x5e>
			}
		}
	}
	landform_data[degree / SCAN_DGREE] = value;
 8001954:	4b0b      	ldr	r3, [pc, #44]	@ (8001984 <scan_landform+0xc8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0b      	ldr	r2, [pc, #44]	@ (8001988 <scan_landform+0xcc>)
 800195a:	fb82 1203 	smull	r1, r2, r2, r3
 800195e:	1092      	asrs	r2, r2, #2
 8001960:	17db      	asrs	r3, r3, #31
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	4a09      	ldr	r2, [pc, #36]	@ (800198c <scan_landform+0xd0>)
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	18d1      	adds	r1, r2, r3
 800196a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800196e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001972:	bf00      	nop
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000c80 	.word	0x20000c80
 8001980:	bff00000 	.word	0xbff00000
 8001984:	20000bcc 	.word	0x20000bcc
 8001988:	66666667 	.word	0x66666667
 800198c:	20000be8 	.word	0x20000be8

08001990 <find_object>:

void find_object() {
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0

	//  5 
	for (int i = 0; i < SCAN_CNT; i++) {
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	e00f      	b.n	80019bc <find_object+0x2c>
		scan_buffer[i] = sr04_read_cm_rtos(pdMS_TO_TICKS(SR04_TIMEOUT));
 800199c:	2064      	movs	r0, #100	@ 0x64
 800199e:	f7ff fec3 	bl	8001728 <sr04_read_cm_rtos>
 80019a2:	eeb0 7a40 	vmov.f32	s14, s0
 80019a6:	eef0 7a60 	vmov.f32	s15, s1
 80019aa:	4a50      	ldr	r2, [pc, #320]	@ (8001aec <find_object+0x15c>)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	4413      	add	r3, r2
 80019b2:	ed83 7b00 	vstr	d7, [r3]
	for (int i = 0; i < SCAN_CNT; i++) {
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3301      	adds	r3, #1
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	2b04      	cmp	r3, #4
 80019c0:	ddec      	ble.n	800199c <find_object+0xc>
	}
	//   
	bubble_sort(scan_buffer, SCAN_CNT);
 80019c2:	2105      	movs	r1, #5
 80019c4:	4849      	ldr	r0, [pc, #292]	@ (8001aec <find_object+0x15c>)
 80019c6:	f7ff ff27 	bl	8001818 <bubble_sort>

	//  
	double value = scan_buffer[SCAN_CNT / 2];
 80019ca:	4b48      	ldr	r3, [pc, #288]	@ (8001aec <find_object+0x15c>)
 80019cc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80019d0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if(value == -1.0){
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	4b45      	ldr	r3, [pc, #276]	@ (8001af0 <find_object+0x160>)
 80019da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80019de:	f7ff f88b 	bl	8000af8 <__aeabi_dcmpeq>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d01f      	beq.n	8001a28 <find_object+0x98>
		for(int i = SCAN_CNT / 2 + 1; i < SCAN_CNT; i++){
 80019e8:	2303      	movs	r3, #3
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	e019      	b.n	8001a22 <find_object+0x92>
			if(scan_buffer[i] != -1.0){
 80019ee:	4a3f      	ldr	r2, [pc, #252]	@ (8001aec <find_object+0x15c>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	00db      	lsls	r3, r3, #3
 80019f4:	4413      	add	r3, r2
 80019f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	4b3c      	ldr	r3, [pc, #240]	@ (8001af0 <find_object+0x160>)
 8001a00:	f7ff f87a 	bl	8000af8 <__aeabi_dcmpeq>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d108      	bne.n	8001a1c <find_object+0x8c>
				value = scan_buffer[i];
 8001a0a:	4a38      	ldr	r2, [pc, #224]	@ (8001aec <find_object+0x15c>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	4413      	add	r3, r2
 8001a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a16:	e9c7 2302 	strd	r2, r3, [r7, #8]
				break;
 8001a1a:	e005      	b.n	8001a28 <find_object+0x98>
		for(int i = SCAN_CNT / 2 + 1; i < SCAN_CNT; i++){
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	607b      	str	r3, [r7, #4]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b04      	cmp	r3, #4
 8001a26:	dde2      	ble.n	80019ee <find_object+0x5e>
			}
		}
	}

	distance = value;
 8001a28:	4932      	ldr	r1, [pc, #200]	@ (8001af4 <find_object+0x164>)
 8001a2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a2e:	e9c1 2300 	strd	r2, r3, [r1]
	if(distance < 0.0) return;
 8001a32:	4b30      	ldr	r3, [pc, #192]	@ (8001af4 <find_object+0x164>)
 8001a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	f7ff f864 	bl	8000b0c <__aeabi_dcmplt>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d14c      	bne.n	8001ae4 <find_object+0x154>


	//     
	if (landform_data[degree / SCAN_DGREE] - 10.0 > distance || distance > landform_data[degree / SCAN_DGREE] + 10.0) {
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <find_object+0x168>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a2b      	ldr	r2, [pc, #172]	@ (8001afc <find_object+0x16c>)
 8001a50:	fb82 1203 	smull	r1, r2, r2, r3
 8001a54:	1092      	asrs	r2, r2, #2
 8001a56:	17db      	asrs	r3, r3, #31
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	4a29      	ldr	r2, [pc, #164]	@ (8001b00 <find_object+0x170>)
 8001a5c:	00db      	lsls	r3, r3, #3
 8001a5e:	4413      	add	r3, r2
 8001a60:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	4b26      	ldr	r3, [pc, #152]	@ (8001b04 <find_object+0x174>)
 8001a6a:	f7fe fc25 	bl	80002b8 <__aeabi_dsub>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
 8001a76:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <find_object+0x164>)
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	f7ff f864 	bl	8000b48 <__aeabi_dcmpgt>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d11d      	bne.n	8001ac2 <find_object+0x132>
 8001a86:	4b1c      	ldr	r3, [pc, #112]	@ (8001af8 <find_object+0x168>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001afc <find_object+0x16c>)
 8001a8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a90:	1092      	asrs	r2, r2, #2
 8001a92:	17db      	asrs	r3, r3, #31
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	4a1a      	ldr	r2, [pc, #104]	@ (8001b00 <find_object+0x170>)
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	4b17      	ldr	r3, [pc, #92]	@ (8001b04 <find_object+0x174>)
 8001aa6:	f7fe fc09 	bl	80002bc <__adddf3>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	4610      	mov	r0, r2
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <find_object+0x164>)
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	f7ff f828 	bl	8000b0c <__aeabi_dcmplt>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d011      	beq.n	8001ae6 <find_object+0x156>
		//   
		calculate_degree(&pos, distance, degree);
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <find_object+0x164>)
 8001ac4:	ed93 7b00 	vldr	d7, [r3]
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <find_object+0x168>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4619      	mov	r1, r3
 8001ace:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad2:	eef0 0a67 	vmov.f32	s1, s15
 8001ad6:	480c      	ldr	r0, [pc, #48]	@ (8001b08 <find_object+0x178>)
 8001ad8:	f7ff fcf2 	bl	80014c0 <calculate_degree>

		find_flag = 1;
 8001adc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <find_object+0x17c>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e000      	b.n	8001ae6 <find_object+0x156>
	if(distance < 0.0) return;
 8001ae4:	bf00      	nop

	}
}
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000c80 	.word	0x20000c80
 8001af0:	bff00000 	.word	0xbff00000
 8001af4:	20000000 	.word	0x20000000
 8001af8:	20000bcc 	.word	0x20000bcc
 8001afc:	66666667 	.word	0x66666667
 8001b00:	20000be8 	.word	0x20000be8
 8001b04:	40240000 	.word	0x40240000
 8001b08:	20000bd0 	.word	0x20000bd0
 8001b0c:	20000be0 	.word	0x20000be0

08001b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1a:	f001 f851 	bl	8002bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b1e:	f000 f867 	bl	8001bf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001b22:	f000 fa35 	bl	8001f90 <MX_GPIO_Init>
	MX_TIM1_Init();
 8001b26:	f000 f8cd 	bl	8001cc4 <MX_TIM1_Init>
	MX_USART2_UART_Init();
 8001b2a:	f000 f9dd 	bl	8001ee8 <MX_USART2_UART_Init>
	MX_TIM5_Init();
 8001b2e:	f000 f94d 	bl	8001dcc <MX_TIM5_Init>
	MX_USART1_UART_Init();
 8001b32:	f000 f9af 	bl	8001e94 <MX_USART1_UART_Init>
	MX_USART6_UART_Init();
 8001b36:	f000 fa01 	bl	8001f3c <MX_USART6_UART_Init>
	/* USER CODE BEGIN 2 */
	dwt_init();
 8001b3a:	f7ff fd51 	bl	80015e0 <dwt_init>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001b3e:	2100      	movs	r1, #0
 8001b40:	481d      	ldr	r0, [pc, #116]	@ (8001bb8 <main+0xa8>)
 8001b42:	f002 f98b 	bl	8003e5c <HAL_TIM_PWM_Start>

	//ESP01  
	printf("Start main() - wifi\r\n");
 8001b46:	481d      	ldr	r0, [pc, #116]	@ (8001bbc <main+0xac>)
 8001b48:	f007 ffbe 	bl	8009ac8 <puts>
	//ret |= drv_uart_init();
	ret |= drv_esp_init();
 8001b4c:	f7ff fb26 	bl	800119c <drv_esp_init>
 8001b50:	4602      	mov	r2, r0
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	607b      	str	r3, [r7, #4]
	if (ret != 0) {
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d004      	beq.n	8001b68 <main+0x58>
		printf("Esp response error\r\n");
 8001b5e:	4818      	ldr	r0, [pc, #96]	@ (8001bc0 <main+0xb0>)
 8001b60:	f007 ffb2 	bl	8009ac8 <puts>
		Error_Handler();
 8001b64:	f000 fcc9 	bl	80024fa <Error_Handler>

	}

	AiotClient_Init();
 8001b68:	f7ff fbde 	bl	8001328 <AiotClient_Init>
	txQHandle = osMessageQueueNew(10, sizeof(TxMsg), &txQ_attributes);
 8001b6c:	4a15      	ldr	r2, [pc, #84]	@ (8001bc4 <main+0xb4>)
 8001b6e:	2182      	movs	r1, #130	@ 0x82
 8001b70:	200a      	movs	r0, #10
 8001b72:	f004 fcbc 	bl	80064ee <osMessageQueueNew>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a13      	ldr	r2, [pc, #76]	@ (8001bc8 <main+0xb8>)
 8001b7a:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001b7c:	f004 fbc0 	bl	8006300 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of oledTask */
  oledTaskHandle = osThreadNew(StartDefaultTask, NULL, &oledTask_attributes);
 8001b80:	4a12      	ldr	r2, [pc, #72]	@ (8001bcc <main+0xbc>)
 8001b82:	2100      	movs	r1, #0
 8001b84:	4812      	ldr	r0, [pc, #72]	@ (8001bd0 <main+0xc0>)
 8001b86:	f004 fc05 	bl	8006394 <osThreadNew>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4a11      	ldr	r2, [pc, #68]	@ (8001bd4 <main+0xc4>)
 8001b8e:	6013      	str	r3, [r2, #0]

  /* creation of servoTask */
  servoTaskHandle = osThreadNew(StartTask02, NULL, &servoTask_attributes);
 8001b90:	4a11      	ldr	r2, [pc, #68]	@ (8001bd8 <main+0xc8>)
 8001b92:	2100      	movs	r1, #0
 8001b94:	4811      	ldr	r0, [pc, #68]	@ (8001bdc <main+0xcc>)
 8001b96:	f004 fbfd 	bl	8006394 <osThreadNew>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	4a10      	ldr	r2, [pc, #64]	@ (8001be0 <main+0xd0>)
 8001b9e:	6013      	str	r3, [r2, #0]

  /* creation of btTask */
  btTaskHandle = osThreadNew(StartTask03, NULL, &btTask_attributes);
 8001ba0:	4a10      	ldr	r2, [pc, #64]	@ (8001be4 <main+0xd4>)
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4810      	ldr	r0, [pc, #64]	@ (8001be8 <main+0xd8>)
 8001ba6:	f004 fbf5 	bl	8006394 <osThreadNew>
 8001baa:	4603      	mov	r3, r0
 8001bac:	4a0f      	ldr	r2, [pc, #60]	@ (8001bec <main+0xdc>)
 8001bae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001bb0:	f004 fbca 	bl	8006348 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <main+0xa4>
 8001bb8:	20000a4c 	.word	0x20000a4c
 8001bbc:	0800d38c 	.word	0x0800d38c
 8001bc0:	0800d3a4 	.word	0x0800d3a4
 8001bc4:	0800d51c 	.word	0x0800d51c
 8001bc8:	20000ce8 	.word	0x20000ce8
 8001bcc:	0800d4b0 	.word	0x0800d4b0
 8001bd0:	08002115 	.word	0x08002115
 8001bd4:	20000bb4 	.word	0x20000bb4
 8001bd8:	0800d4d4 	.word	0x0800d4d4
 8001bdc:	08002125 	.word	0x08002125
 8001be0:	20000bb8 	.word	0x20000bb8
 8001be4:	0800d4f8 	.word	0x0800d4f8
 8001be8:	08002451 	.word	0x08002451
 8001bec:	20000bbc 	.word	0x20000bbc

08001bf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b094      	sub	sp, #80	@ 0x50
 8001bf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bf6:	f107 0320 	add.w	r3, r7, #32
 8001bfa:	2230      	movs	r2, #48	@ 0x30
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f008 f89a 	bl	8009d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c04:	f107 030c 	add.w	r3, r7, #12
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c14:	2300      	movs	r3, #0
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	4b28      	ldr	r3, [pc, #160]	@ (8001cbc <SystemClock_Config+0xcc>)
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	4a27      	ldr	r2, [pc, #156]	@ (8001cbc <SystemClock_Config+0xcc>)
 8001c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c22:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c24:	4b25      	ldr	r3, [pc, #148]	@ (8001cbc <SystemClock_Config+0xcc>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c30:	2300      	movs	r3, #0
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	4b22      	ldr	r3, [pc, #136]	@ (8001cc0 <SystemClock_Config+0xd0>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a21      	ldr	r2, [pc, #132]	@ (8001cc0 <SystemClock_Config+0xd0>)
 8001c3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc0 <SystemClock_Config+0xd0>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c48:	607b      	str	r3, [r7, #4]
 8001c4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c50:	2301      	movs	r3, #1
 8001c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c54:	2310      	movs	r3, #16
 8001c56:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001c60:	2310      	movs	r3, #16
 8001c62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c64:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c6e:	2304      	movs	r3, #4
 8001c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c72:	f107 0320 	add.w	r3, r7, #32
 8001c76:	4618      	mov	r0, r3
 8001c78:	f001 fb1a 	bl	80032b0 <HAL_RCC_OscConfig>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001c82:	f000 fc3a 	bl	80024fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c86:	230f      	movs	r3, #15
 8001c88:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	2102      	movs	r1, #2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f001 fd7c 	bl	80037a0 <HAL_RCC_ClockConfig>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cae:	f000 fc24 	bl	80024fa <Error_Handler>
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	3750      	adds	r7, #80	@ 0x50
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40007000 	.word	0x40007000

08001cc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b092      	sub	sp, #72	@ 0x48
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cca:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
 8001ce4:	615a      	str	r2, [r3, #20]
 8001ce6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	2220      	movs	r2, #32
 8001cec:	2100      	movs	r1, #0
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f008 f822 	bl	8009d38 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cf4:	4b33      	ldr	r3, [pc, #204]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001cf6:	4a34      	ldr	r2, [pc, #208]	@ (8001dc8 <MX_TIM1_Init+0x104>)
 8001cf8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001cfa:	4b32      	ldr	r3, [pc, #200]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001cfc:	2253      	movs	r2, #83	@ 0x53
 8001cfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8001d06:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d08:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001d0c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d14:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d1c:	2280      	movs	r2, #128	@ 0x80
 8001d1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d20:	4828      	ldr	r0, [pc, #160]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d22:	f002 f84b 	bl	8003dbc <HAL_TIM_PWM_Init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001d2c:	f000 fbe5 	bl	80024fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d30:	2300      	movs	r3, #0
 8001d32:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d38:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4821      	ldr	r0, [pc, #132]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d40:	f003 f95a 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001d4a:	f000 fbd6 	bl	80024fa <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d4e:	2360      	movs	r3, #96	@ 0x60
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d56:	2300      	movs	r3, #0
 8001d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d62:	2300      	movs	r3, #0
 8001d64:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6e:	2200      	movs	r2, #0
 8001d70:	4619      	mov	r1, r3
 8001d72:	4814      	ldr	r0, [pc, #80]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001d74:	f002 fcc6 	bl	8004704 <HAL_TIM_PWM_ConfigChannel>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001d7e:	f000 fbbc 	bl	80024fa <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d9a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001da0:	1d3b      	adds	r3, r7, #4
 8001da2:	4619      	mov	r1, r3
 8001da4:	4807      	ldr	r0, [pc, #28]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001da6:	f003 f995 	bl	80050d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001db0:	f000 fba3 	bl	80024fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001db4:	4803      	ldr	r0, [pc, #12]	@ (8001dc4 <MX_TIM1_Init+0x100>)
 8001db6:	f000 fc45 	bl	8002644 <HAL_TIM_MspPostInit>

}
 8001dba:	bf00      	nop
 8001dbc:	3748      	adds	r7, #72	@ 0x48
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000a4c 	.word	0x20000a4c
 8001dc8:	40010000 	.word	0x40010000

08001dcc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ddc:	463b      	mov	r3, r7
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001de8:	4b28      	ldr	r3, [pc, #160]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001dea:	4a29      	ldr	r2, [pc, #164]	@ (8001e90 <MX_TIM5_Init+0xc4>)
 8001dec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8001dee:	4b27      	ldr	r3, [pc, #156]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001df0:	2253      	movs	r2, #83	@ 0x53
 8001df2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df4:	4b25      	ldr	r3, [pc, #148]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001dfa:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001e00:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e02:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e08:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001e0e:	481f      	ldr	r0, [pc, #124]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e10:	f002 f8d4 	bl	8003fbc <HAL_TIM_IC_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001e1a:	f000 fb6e 	bl	80024fa <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4817      	ldr	r0, [pc, #92]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e2e:	f003 f8e3 	bl	8004ff8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001e38:	f000 fb5f 	bl	80024fa <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e40:	2301      	movs	r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	2200      	movs	r2, #0
 8001e50:	4619      	mov	r1, r3
 8001e52:	480e      	ldr	r0, [pc, #56]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e54:	f002 fbba 	bl	80045cc <HAL_TIM_IC_ConfigChannel>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8001e5e:	f000 fb4c 	bl	80024fa <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001e62:	2302      	movs	r3, #2
 8001e64:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001e66:	2302      	movs	r3, #2
 8001e68:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e6e:	463b      	mov	r3, r7
 8001e70:	2204      	movs	r2, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_TIM5_Init+0xc0>)
 8001e76:	f002 fba9 	bl	80045cc <HAL_TIM_IC_ConfigChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM5_Init+0xb8>
  {
    Error_Handler();
 8001e80:	f000 fb3b 	bl	80024fa <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000a94 	.word	0x20000a94
 8001e90:	40000c00 	.word	0x40000c00

08001e94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e98:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001e9a:	4a12      	ldr	r2, [pc, #72]	@ (8001ee4 <MX_USART1_UART_Init+0x50>)
 8001e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001ea0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001eca:	4805      	ldr	r0, [pc, #20]	@ (8001ee0 <MX_USART1_UART_Init+0x4c>)
 8001ecc:	f003 f968 	bl	80051a0 <HAL_UART_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ed6:	f000 fb10 	bl	80024fa <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000adc 	.word	0x20000adc
 8001ee4:	40011000 	.word	0x40011000

08001ee8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001eec:	4b11      	ldr	r3, [pc, #68]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001eee:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <MX_USART2_UART_Init+0x50>)
 8001ef0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ef2:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001ef4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ef8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001efa:	4b0e      	ldr	r3, [pc, #56]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f00:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f06:	4b0b      	ldr	r3, [pc, #44]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f0c:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f0e:	220c      	movs	r2, #12
 8001f10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f12:	4b08      	ldr	r3, [pc, #32]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f1e:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <MX_USART2_UART_Init+0x4c>)
 8001f20:	f003 f93e 	bl	80051a0 <HAL_UART_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f2a:	f000 fae6 	bl	80024fa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000b24 	.word	0x20000b24
 8001f38:	40004400 	.word	0x40004400

08001f3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <MX_USART6_UART_Init+0x50>)
 8001f44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f48:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001f4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f60:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f62:	220c      	movs	r2, #12
 8001f64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f66:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f72:	4805      	ldr	r0, [pc, #20]	@ (8001f88 <MX_USART6_UART_Init+0x4c>)
 8001f74:	f003 f914 	bl	80051a0 <HAL_UART_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f7e:	f000 fabc 	bl	80024fa <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000b6c 	.word	0x20000b6c
 8001f8c:	40011400 	.word	0x40011400

08001f90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	@ 0x28
 8001f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
 8001fa4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
 8001faa:	4b37      	ldr	r3, [pc, #220]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a36      	ldr	r2, [pc, #216]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fb0:	f043 0304 	orr.w	r3, r3, #4
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b34      	ldr	r3, [pc, #208]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	4b30      	ldr	r3, [pc, #192]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a2f      	ldr	r2, [pc, #188]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	4b29      	ldr	r3, [pc, #164]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a28      	ldr	r2, [pc, #160]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b26      	ldr	r3, [pc, #152]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	4b22      	ldr	r3, [pc, #136]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a21      	ldr	r2, [pc, #132]	@ (8002088 <MX_GPIO_Init+0xf8>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b1f      	ldr	r3, [pc, #124]	@ (8002088 <MX_GPIO_Init+0xf8>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	2120      	movs	r1, #32
 800201a:	481c      	ldr	r0, [pc, #112]	@ (800208c <MX_GPIO_Init+0xfc>)
 800201c:	f001 f92e 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR04_TRIGGER_GPIO_Port, SR04_TRIGGER_Pin, GPIO_PIN_RESET);
 8002020:	2200      	movs	r2, #0
 8002022:	2102      	movs	r1, #2
 8002024:	481a      	ldr	r0, [pc, #104]	@ (8002090 <MX_GPIO_Init+0x100>)
 8002026:	f001 f929 	bl	800327c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800202a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800202e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002030:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4619      	mov	r1, r3
 8002040:	4814      	ldr	r0, [pc, #80]	@ (8002094 <MX_GPIO_Init+0x104>)
 8002042:	f000 ff97 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002046:	2320      	movs	r3, #32
 8002048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	4619      	mov	r1, r3
 800205c:	480b      	ldr	r0, [pc, #44]	@ (800208c <MX_GPIO_Init+0xfc>)
 800205e:	f000 ff89 	bl	8002f74 <HAL_GPIO_Init>

  /*Configure GPIO pin : SR04_TRIGGER_Pin */
  GPIO_InitStruct.Pin = SR04_TRIGGER_Pin;
 8002062:	2302      	movs	r3, #2
 8002064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002066:	2301      	movs	r3, #1
 8002068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206e:	2300      	movs	r3, #0
 8002070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR04_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	4805      	ldr	r0, [pc, #20]	@ (8002090 <MX_GPIO_Init+0x100>)
 800207a:	f000 ff7b 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800207e:	bf00      	nop
 8002080:	3728      	adds	r7, #40	@ 0x28
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	40023800 	.word	0x40023800
 800208c:	40020000 	.word	0x40020000
 8002090:	40020400 	.word	0x40020400
 8002094:	40020800 	.word	0x40020800

08002098 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	//TIM5  return
    if (htim->Instance != TIM5) return;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a17      	ldr	r2, [pc, #92]	@ (8002104 <HAL_TIM_IC_CaptureCallback+0x6c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d127      	bne.n	80020fa <HAL_TIM_IC_CaptureCallback+0x62>

    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	7f1b      	ldrb	r3, [r3, #28]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d10f      	bne.n	80020d2 <HAL_TIM_IC_CaptureCallback+0x3a>
        ic_rising = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80020b2:	2100      	movs	r1, #0
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f002 fbe7 	bl	8004888 <HAL_TIM_ReadCapturedValue>
 80020ba:	4603      	mov	r3, r0
 80020bc:	4a12      	ldr	r2, [pc, #72]	@ (8002108 <HAL_TIM_IC_CaptureCallback+0x70>)
 80020be:	6013      	str	r3, [r2, #0]
        //__HAL_TIM_SET_COUNTER(htim, 0);
        sr04_state |= 0x01;
 80020c0:	4b12      	ldr	r3, [pc, #72]	@ (800210c <HAL_TIM_IC_CaptureCallback+0x74>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	4b0f      	ldr	r3, [pc, #60]	@ (800210c <HAL_TIM_IC_CaptureCallback+0x74>)
 80020ce:	701a      	strb	r2, [r3, #0]
 80020d0:	e014      	b.n	80020fc <HAL_TIM_IC_CaptureCallback+0x64>
    } else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	7f1b      	ldrb	r3, [r3, #28]
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d110      	bne.n	80020fc <HAL_TIM_IC_CaptureCallback+0x64>
        ic_falling = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80020da:	2104      	movs	r1, #4
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f002 fbd3 	bl	8004888 <HAL_TIM_ReadCapturedValue>
 80020e2:	4603      	mov	r3, r0
 80020e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002110 <HAL_TIM_IC_CaptureCallback+0x78>)
 80020e6:	6013      	str	r3, [r2, #0]
        sr04_state |= 0x02;
 80020e8:	4b08      	ldr	r3, [pc, #32]	@ (800210c <HAL_TIM_IC_CaptureCallback+0x74>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <HAL_TIM_IC_CaptureCallback+0x74>)
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	e000      	b.n	80020fc <HAL_TIM_IC_CaptureCallback+0x64>
    if (htim->Instance != TIM5) return;
 80020fa:	bf00      	nop
    }
}
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40000c00 	.word	0x40000c00
 8002108:	20000bc4 	.word	0x20000bc4
 800210c:	20000bc0 	.word	0x20000bc0
 8002110:	20000bc8 	.word	0x20000bc8

08002114 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 800211c:	2001      	movs	r0, #1
 800211e:	f004 f9cb 	bl	80064b8 <osDelay>
 8002122:	e7fb      	b.n	800211c <StartDefaultTask+0x8>

08002124 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8002124:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002128:	b0af      	sub	sp, #188	@ 0xbc
 800212a:	af08      	add	r7, sp, #32
 800212c:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;) {

		// 
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, angle_to_ccr(degree));
 800212e:	4ba4      	ldr	r3, [pc, #656]	@ (80023c0 <StartTask02+0x29c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fa96 	bl	8001664 <angle_to_ccr>
 8002138:	4603      	mov	r3, r0
 800213a:	461a      	mov	r2, r3
 800213c:	4ba1      	ldr	r3, [pc, #644]	@ (80023c4 <StartTask02+0x2a0>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	635a      	str	r2, [r3, #52]	@ 0x34
		vTaskDelay(pdMS_TO_TICKS(100)); //  (, 10~20ms )
 8002142:	2064      	movs	r0, #100	@ 0x64
 8002144:	f005 fa22 	bl	800758c <vTaskDelay>

		switch (radar_state) {
 8002148:	4b9f      	ldr	r3, [pc, #636]	@ (80023c8 <StartTask02+0x2a4>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <StartTask02+0x34>
 8002152:	2b01      	cmp	r3, #1
 8002154:	d03c      	beq.n	80021d0 <StartTask02+0xac>
 8002156:	e0f2      	b.n	800233e <StartTask02+0x21a>
			case get_landform:
				scan_landform();
 8002158:	f7ff fbb0 	bl	80018bc <scan_landform>
#if DEBUG_MODE
				if (radar_state == get_landform && (degree % 10) == 0) {
 800215c:	4b9a      	ldr	r3, [pc, #616]	@ (80023c8 <StartTask02+0x2a4>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	f040 80e8 	bne.w	8002338 <StartTask02+0x214>
 8002168:	4b95      	ldr	r3, [pc, #596]	@ (80023c0 <StartTask02+0x29c>)
 800216a:	6819      	ldr	r1, [r3, #0]
 800216c:	4b97      	ldr	r3, [pc, #604]	@ (80023cc <StartTask02+0x2a8>)
 800216e:	fb83 2301 	smull	r2, r3, r3, r1
 8002172:	109a      	asrs	r2, r3, #2
 8002174:	17cb      	asrs	r3, r1, #31
 8002176:	1ad2      	subs	r2, r2, r3
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	1aca      	subs	r2, r1, r3
 8002182:	2a00      	cmp	r2, #0
 8002184:	f040 80d8 	bne.w	8002338 <StartTask02+0x214>
					char b[48];
					int len = snprintf(b, sizeof(b), "[cal] deg=%3d, dist = %.2f\n", degree, landform_data[degree / SCAN_DGREE]);
 8002188:	4b8d      	ldr	r3, [pc, #564]	@ (80023c0 <StartTask02+0x29c>)
 800218a:	6819      	ldr	r1, [r3, #0]
 800218c:	4b8c      	ldr	r3, [pc, #560]	@ (80023c0 <StartTask02+0x29c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a8e      	ldr	r2, [pc, #568]	@ (80023cc <StartTask02+0x2a8>)
 8002192:	fb82 0203 	smull	r0, r2, r2, r3
 8002196:	1092      	asrs	r2, r2, #2
 8002198:	17db      	asrs	r3, r3, #31
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	4a8c      	ldr	r2, [pc, #560]	@ (80023d0 <StartTask02+0x2ac>)
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4413      	add	r3, r2
 80021a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a6:	f107 000c 	add.w	r0, r7, #12
 80021aa:	e9cd 2300 	strd	r2, r3, [sp]
 80021ae:	460b      	mov	r3, r1
 80021b0:	4a88      	ldr	r2, [pc, #544]	@ (80023d4 <StartTask02+0x2b0>)
 80021b2:	2130      	movs	r1, #48	@ 0x30
 80021b4:	f007 fc90 	bl	8009ad8 <sniprintf>
 80021b8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					HAL_UART_Transmit(&huart2, (uint8_t*)b, len, 50);
 80021bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	f107 010c 	add.w	r1, r7, #12
 80021c6:	2332      	movs	r3, #50	@ 0x32
 80021c8:	4883      	ldr	r0, [pc, #524]	@ (80023d8 <StartTask02+0x2b4>)
 80021ca:	f003 f839 	bl	8005240 <HAL_UART_Transmit>
				}
#endif

				break;
 80021ce:	e0b3      	b.n	8002338 <StartTask02+0x214>

			case scan_object:

				find_object();
 80021d0:	f7ff fbde 	bl	8001990 <find_object>
				if (find_flag == 1) {
 80021d4:	4b81      	ldr	r3, [pc, #516]	@ (80023dc <StartTask02+0x2b8>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	f040 80af 	bne.w	800233c <StartTask02+0x218>

					sprintf(sendBuf, "[%s]%.2f@%.2f\n", "TURRET_1", pos.x, pos.y);
 80021de:	4b80      	ldr	r3, [pc, #512]	@ (80023e0 <StartTask02+0x2bc>)
 80021e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e4:	497e      	ldr	r1, [pc, #504]	@ (80023e0 <StartTask02+0x2bc>)
 80021e6:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80021ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80021ee:	e9cd 2300 	strd	r2, r3, [sp]
 80021f2:	4a7c      	ldr	r2, [pc, #496]	@ (80023e4 <StartTask02+0x2c0>)
 80021f4:	497c      	ldr	r1, [pc, #496]	@ (80023e8 <StartTask02+0x2c4>)
 80021f6:	487d      	ldr	r0, [pc, #500]	@ (80023ec <StartTask02+0x2c8>)
 80021f8:	f007 fca4 	bl	8009b44 <siprintf>
					esp_send_data(sendBuf);
 80021fc:	487b      	ldr	r0, [pc, #492]	@ (80023ec <StartTask02+0x2c8>)
 80021fe:	f7ff f8a7 	bl	8001350 <esp_send_data>
					vTaskDelay(pdMS_TO_TICKS(5));
 8002202:	2005      	movs	r0, #5
 8002204:	f005 f9c2 	bl	800758c <vTaskDelay>
					memset(sendBuf, 0, sizeof(sendBuf));
 8002208:	2240      	movs	r2, #64	@ 0x40
 800220a:	2100      	movs	r1, #0
 800220c:	4877      	ldr	r0, [pc, #476]	@ (80023ec <StartTask02+0x2c8>)
 800220e:	f007 fd93 	bl	8009d38 <memset>
					sprintf(sendBuf, "[%s]SETDB@%s@%.2f,%.2f\n", "SQL", "RADAR", pos.x, pos.y);
 8002212:	4b73      	ldr	r3, [pc, #460]	@ (80023e0 <StartTask02+0x2bc>)
 8002214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002218:	4971      	ldr	r1, [pc, #452]	@ (80023e0 <StartTask02+0x2bc>)
 800221a:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 800221e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002222:	e9cd 2300 	strd	r2, r3, [sp]
 8002226:	4b72      	ldr	r3, [pc, #456]	@ (80023f0 <StartTask02+0x2cc>)
 8002228:	4a72      	ldr	r2, [pc, #456]	@ (80023f4 <StartTask02+0x2d0>)
 800222a:	4973      	ldr	r1, [pc, #460]	@ (80023f8 <StartTask02+0x2d4>)
 800222c:	486f      	ldr	r0, [pc, #444]	@ (80023ec <StartTask02+0x2c8>)
 800222e:	f007 fc89 	bl	8009b44 <siprintf>
					esp_send_data(sendBuf);
 8002232:	486e      	ldr	r0, [pc, #440]	@ (80023ec <StartTask02+0x2c8>)
 8002234:	f7ff f88c 	bl	8001350 <esp_send_data>
					vTaskDelay(pdMS_TO_TICKS(5));
 8002238:	2005      	movs	r0, #5
 800223a:	f005 f9a7 	bl	800758c <vTaskDelay>
					memset(sendBuf, 0, sizeof(sendBuf));
 800223e:	2240      	movs	r2, #64	@ 0x40
 8002240:	2100      	movs	r1, #0
 8002242:	486a      	ldr	r0, [pc, #424]	@ (80023ec <StartTask02+0x2c8>)
 8002244:	f007 fd78 	bl	8009d38 <memset>
					sprintf(sendBuf, "[%s]%.2f@%.2f\n", "13", pos.x, pos.y);
 8002248:	4b65      	ldr	r3, [pc, #404]	@ (80023e0 <StartTask02+0x2bc>)
 800224a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224e:	4964      	ldr	r1, [pc, #400]	@ (80023e0 <StartTask02+0x2bc>)
 8002250:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8002254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002258:	e9cd 2300 	strd	r2, r3, [sp]
 800225c:	4a67      	ldr	r2, [pc, #412]	@ (80023fc <StartTask02+0x2d8>)
 800225e:	4962      	ldr	r1, [pc, #392]	@ (80023e8 <StartTask02+0x2c4>)
 8002260:	4862      	ldr	r0, [pc, #392]	@ (80023ec <StartTask02+0x2c8>)
 8002262:	f007 fc6f 	bl	8009b44 <siprintf>
					esp_send_data(sendBuf);
 8002266:	4861      	ldr	r0, [pc, #388]	@ (80023ec <StartTask02+0x2c8>)
 8002268:	f7ff f872 	bl	8001350 <esp_send_data>

					while(shoot_flag == 0){
 800226c:	e002      	b.n	8002274 <StartTask02+0x150>
						vTaskDelay(5);  //   : busy-wait 
 800226e:	2005      	movs	r0, #5
 8002270:	f005 f98c 	bl	800758c <vTaskDelay>
					while(shoot_flag == 0){
 8002274:	4b62      	ldr	r3, [pc, #392]	@ (8002400 <StartTask02+0x2dc>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0f7      	beq.n	800226e <StartTask02+0x14a>
					}
					shoot_flag = 0;
 800227e:	4b60      	ldr	r3, [pc, #384]	@ (8002400 <StartTask02+0x2dc>)
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]

#if DEBUG_MODE
					char buffer[128];
					if (distance < 0.0) {
 8002284:	4b5f      	ldr	r3, [pc, #380]	@ (8002404 <StartTask02+0x2e0>)
 8002286:	e9d3 0100 	ldrd	r0, r1, [r3]
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	f04f 0300 	mov.w	r3, #0
 8002292:	f7fe fc3b 	bl	8000b0c <__aeabi_dcmplt>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d014      	beq.n	80022c6 <StartTask02+0x1a2>
						int len = snprintf(buffer, sizeof(buffer), "deg=%3d, dist=out-of-range\r\n", degree);
 800229c:	4b48      	ldr	r3, [pc, #288]	@ (80023c0 <StartTask02+0x29c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f107 000c 	add.w	r0, r7, #12
 80022a4:	4a58      	ldr	r2, [pc, #352]	@ (8002408 <StartTask02+0x2e4>)
 80022a6:	2180      	movs	r1, #128	@ 0x80
 80022a8:	f007 fc16 	bl	8009ad8 <sniprintf>
 80022ac:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
						HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, HAL_MAX_DELAY);
 80022b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	f107 010c 	add.w	r1, r7, #12
 80022ba:	f04f 33ff 	mov.w	r3, #4294967295
 80022be:	4846      	ldr	r0, [pc, #280]	@ (80023d8 <StartTask02+0x2b4>)
 80022c0:	f002 ffbe 	bl	8005240 <HAL_UART_Transmit>
 80022c4:	e034      	b.n	8002330 <StartTask02+0x20c>
					} else {
						int len = snprintf(buffer, sizeof(buffer), "deg=%3d, landform =%.2f cm, dist=%.2f cm, xPos=%.2f cm, yPos=%.2f cm\r\n", degree, landform_data[degree / SCAN_DGREE], distance, pos.x,
 80022c6:	4b3e      	ldr	r3, [pc, #248]	@ (80023c0 <StartTask02+0x29c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	4b3c      	ldr	r3, [pc, #240]	@ (80023c0 <StartTask02+0x29c>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a3e      	ldr	r2, [pc, #248]	@ (80023cc <StartTask02+0x2a8>)
 80022d2:	fb82 1203 	smull	r1, r2, r2, r3
 80022d6:	1092      	asrs	r2, r2, #2
 80022d8:	17db      	asrs	r3, r3, #31
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	4a3c      	ldr	r2, [pc, #240]	@ (80023d0 <StartTask02+0x2ac>)
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4413      	add	r3, r2
 80022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e6:	4947      	ldr	r1, [pc, #284]	@ (8002404 <StartTask02+0x2e0>)
 80022e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022ec:	4c3c      	ldr	r4, [pc, #240]	@ (80023e0 <StartTask02+0x2bc>)
 80022ee:	e9d4 4500 	ldrd	r4, r5, [r4]
 80022f2:	4e3b      	ldr	r6, [pc, #236]	@ (80023e0 <StartTask02+0x2bc>)
 80022f4:	e9d6 8902 	ldrd	r8, r9, [r6, #8]
 80022f8:	f107 060c 	add.w	r6, r7, #12
 80022fc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002300:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002308:	e9cd 2300 	strd	r2, r3, [sp]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	4a3f      	ldr	r2, [pc, #252]	@ (800240c <StartTask02+0x2e8>)
 8002310:	2180      	movs	r1, #128	@ 0x80
 8002312:	4630      	mov	r0, r6
 8002314:	f007 fbe0 	bl	8009ad8 <sniprintf>
 8002318:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
								pos.y);
						HAL_UART_Transmit(&huart2, (uint8_t*) buffer, len, HAL_MAX_DELAY);
 800231c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002320:	b29a      	uxth	r2, r3
 8002322:	f107 010c 	add.w	r1, r7, #12
 8002326:	f04f 33ff 	mov.w	r3, #4294967295
 800232a:	482b      	ldr	r0, [pc, #172]	@ (80023d8 <StartTask02+0x2b4>)
 800232c:	f002 ff88 	bl	8005240 <HAL_UART_Transmit>
					}
#endif
					find_flag = 0;
 8002330:	4b2a      	ldr	r3, [pc, #168]	@ (80023dc <StartTask02+0x2b8>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
				}




				break;
 8002336:	e001      	b.n	800233c <StartTask02+0x218>
				break;
 8002338:	bf00      	nop
 800233a:	e000      	b.n	800233e <StartTask02+0x21a>
				break;
 800233c:	bf00      	nop

		}

		//    
		if ((sr04_state & 0x04) == 0x00) {
 800233e:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <StartTask02+0x2ec>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b2db      	uxtb	r3, r3
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b00      	cmp	r3, #0
 800234a:	d114      	bne.n	8002376 <StartTask02+0x252>
			degree += SCAN_DGREE;
 800234c:	4b1c      	ldr	r3, [pc, #112]	@ (80023c0 <StartTask02+0x29c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	330a      	adds	r3, #10
 8002352:	4a1b      	ldr	r2, [pc, #108]	@ (80023c0 <StartTask02+0x29c>)
 8002354:	6013      	str	r3, [r2, #0]
			//180 
			if (degree >= 180) {
 8002356:	4b1a      	ldr	r3, [pc, #104]	@ (80023c0 <StartTask02+0x29c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2bb3      	cmp	r3, #179	@ 0xb3
 800235c:	dd6f      	ble.n	800243e <StartTask02+0x31a>
				//  (degree )
				degree = 180;
 800235e:	4b18      	ldr	r3, [pc, #96]	@ (80023c0 <StartTask02+0x29c>)
 8002360:	22b4      	movs	r2, #180	@ 0xb4
 8002362:	601a      	str	r2, [r3, #0]
				sr04_state |= 0x04;
 8002364:	4b2a      	ldr	r3, [pc, #168]	@ (8002410 <StartTask02+0x2ec>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	f043 0304 	orr.w	r3, r3, #4
 800236e:	b2da      	uxtb	r2, r3
 8002370:	4b27      	ldr	r3, [pc, #156]	@ (8002410 <StartTask02+0x2ec>)
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	e063      	b.n	800243e <StartTask02+0x31a>
			}
		}
		else if ((sr04_state & 0x04) == 0x04) {
 8002376:	4b26      	ldr	r3, [pc, #152]	@ (8002410 <StartTask02+0x2ec>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b04      	cmp	r3, #4
 8002382:	d15c      	bne.n	800243e <StartTask02+0x31a>
			degree -= SCAN_DGREE;
 8002384:	4b0e      	ldr	r3, [pc, #56]	@ (80023c0 <StartTask02+0x29c>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	3b0a      	subs	r3, #10
 800238a:	4a0d      	ldr	r2, [pc, #52]	@ (80023c0 <StartTask02+0x29c>)
 800238c:	6013      	str	r3, [r2, #0]
			//0 
			if (degree <= 0) {
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <StartTask02+0x29c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	dc49      	bgt.n	800242a <StartTask02+0x306>
				//  (degree )
				degree = 0;
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <StartTask02+0x29c>)
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
				sr04_state &= ~(0x04);
 800239c:	4b1c      	ldr	r3, [pc, #112]	@ (8002410 <StartTask02+0x2ec>)
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	f023 0304 	bic.w	r3, r3, #4
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	4b19      	ldr	r3, [pc, #100]	@ (8002410 <StartTask02+0x2ec>)
 80023aa:	701a      	strb	r2, [r3, #0]
				//     
				if (radar_state == get_landform)
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <StartTask02+0x2a4>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d12e      	bne.n	8002414 <StartTask02+0x2f0>
					//   
					radar_state = scan_object;
 80023b6:	4b04      	ldr	r3, [pc, #16]	@ (80023c8 <StartTask02+0x2a4>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	701a      	strb	r2, [r3, #0]
 80023bc:	e035      	b.n	800242a <StartTask02+0x306>
 80023be:	bf00      	nop
 80023c0:	20000bcc 	.word	0x20000bcc
 80023c4:	20000a4c 	.word	0x20000a4c
 80023c8:	20000be1 	.word	0x20000be1
 80023cc:	66666667 	.word	0x66666667
 80023d0:	20000be8 	.word	0x20000be8
 80023d4:	0800d3b8 	.word	0x0800d3b8
 80023d8:	20000b24 	.word	0x20000b24
 80023dc:	20000be0 	.word	0x20000be0
 80023e0:	20000bd0 	.word	0x20000bd0
 80023e4:	0800d3d4 	.word	0x0800d3d4
 80023e8:	0800d3e0 	.word	0x0800d3e0
 80023ec:	20000ca8 	.word	0x20000ca8
 80023f0:	0800d3f0 	.word	0x0800d3f0
 80023f4:	0800d3f8 	.word	0x0800d3f8
 80023f8:	0800d3fc 	.word	0x0800d3fc
 80023fc:	0800d414 	.word	0x0800d414
 8002400:	20000cec 	.word	0x20000cec
 8002404:	20000000 	.word	0x20000000
 8002408:	0800d418 	.word	0x0800d418
 800240c:	0800d438 	.word	0x0800d438
 8002410:	20000bc0 	.word	0x20000bc0

				//  
				else if (radar_state == scan_object)
 8002414:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <StartTask02+0x324>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b01      	cmp	r3, #1
 800241c:	d105      	bne.n	800242a <StartTask02+0x306>
					//  1 
					scan_tick++;
 800241e:	4b0b      	ldr	r3, [pc, #44]	@ (800244c <StartTask02+0x328>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	3301      	adds	r3, #1
 8002424:	b2da      	uxtb	r2, r3
 8002426:	4b09      	ldr	r3, [pc, #36]	@ (800244c <StartTask02+0x328>)
 8002428:	701a      	strb	r2, [r3, #0]
			}

			if (scan_tick > SCAN_TICK) {
 800242a:	4b08      	ldr	r3, [pc, #32]	@ (800244c <StartTask02+0x328>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b05      	cmp	r3, #5
 8002430:	d905      	bls.n	800243e <StartTask02+0x31a>
				scan_tick = 0;
 8002432:	4b06      	ldr	r3, [pc, #24]	@ (800244c <StartTask02+0x328>)
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
				radar_state = get_landform;
 8002438:	4b03      	ldr	r3, [pc, #12]	@ (8002448 <StartTask02+0x324>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
				//memset(landform_data, 0, sizeof(landform_data));
			}
		}

		vTaskDelay(pdMS_TO_TICKS(50));
 800243e:	2032      	movs	r0, #50	@ 0x32
 8002440:	f005 f8a4 	bl	800758c <vTaskDelay>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, angle_to_ccr(degree));
 8002444:	e673      	b.n	800212e <StartTask02+0xa>
 8002446:	bf00      	nop
 8002448:	20000be1 	.word	0x20000be1
 800244c:	20000d30 	.word	0x20000d30

08002450 <StartTask03>:
* @brief Function implementing the btTask thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask03 */

	/* Infinite loop */
	for (;;) {
		if (strstr((char*) cb_data.buf, "+IPD") && cb_data.buf[cb_data.length - 1] == '\n') {
 8002458:	491a      	ldr	r1, [pc, #104]	@ (80024c4 <StartTask03+0x74>)
 800245a:	481b      	ldr	r0, [pc, #108]	@ (80024c8 <StartTask03+0x78>)
 800245c:	f007 fcf0 	bl	8009e40 <strstr>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d01d      	beq.n	80024a2 <StartTask03+0x52>
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <StartTask03+0x78>)
 8002468:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800246c:	3b01      	subs	r3, #1
 800246e:	4a16      	ldr	r2, [pc, #88]	@ (80024c8 <StartTask03+0x78>)
 8002470:	5cd3      	ldrb	r3, [r2, r3]
 8002472:	2b0a      	cmp	r3, #10
 8002474:	d115      	bne.n	80024a2 <StartTask03+0x52>
			strcpy(strBuff, strchr((char*) cb_data.buf, '['));
 8002476:	215b      	movs	r1, #91	@ 0x5b
 8002478:	4813      	ldr	r0, [pc, #76]	@ (80024c8 <StartTask03+0x78>)
 800247a:	f007 fc65 	bl	8009d48 <strchr>
 800247e:	4603      	mov	r3, r0
 8002480:	4619      	mov	r1, r3
 8002482:	4812      	ldr	r0, [pc, #72]	@ (80024cc <StartTask03+0x7c>)
 8002484:	f007 fdc7 	bl	800a016 <strcpy>
			memset(cb_data.buf, 0x0, sizeof(cb_data.buf));
 8002488:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800248c:	2100      	movs	r1, #0
 800248e:	480e      	ldr	r0, [pc, #56]	@ (80024c8 <StartTask03+0x78>)
 8002490:	f007 fc52 	bl	8009d38 <memset>
			cb_data.length = 0;
 8002494:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <StartTask03+0x78>)
 8002496:	2200      	movs	r2, #0
 8002498:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 800249c:	480b      	ldr	r0, [pc, #44]	@ (80024cc <StartTask03+0x7c>)
 800249e:	f7fe ffa3 	bl	80013e8 <esp_event>
		}
		if (rx2Flag) {
 80024a2:	4b0b      	ldr	r3, [pc, #44]	@ (80024d0 <StartTask03+0x80>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <StartTask03+0x6a>
			printf("recv2 : %s\r\n", rx2Data);
 80024ac:	4909      	ldr	r1, [pc, #36]	@ (80024d4 <StartTask03+0x84>)
 80024ae:	480a      	ldr	r0, [pc, #40]	@ (80024d8 <StartTask03+0x88>)
 80024b0:	f007 fa9a 	bl	80099e8 <iprintf>
			rx2Flag = 0;
 80024b4:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <StartTask03+0x80>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
		}
		vTaskDelay(10);
 80024ba:	200a      	movs	r0, #10
 80024bc:	f005 f866 	bl	800758c <vTaskDelay>
		if (strstr((char*) cb_data.buf, "+IPD") && cb_data.buf[cb_data.length - 1] == '\n') {
 80024c0:	e7ca      	b.n	8002458 <StartTask03+0x8>
 80024c2:	bf00      	nop
 80024c4:	0800d480 	.word	0x0800d480
 80024c8:	20000644 	.word	0x20000644
 80024cc:	20000cf0 	.word	0x20000cf0
 80024d0:	2000060c 	.word	0x2000060c
 80024d4:	20000610 	.word	0x20000610
 80024d8:	0800d488 	.word	0x0800d488

080024dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024ec:	d101      	bne.n	80024f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80024ee:	f000 fb89 	bl	8002c04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024fe:	b672      	cpsid	i
}
 8002500:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002502:	bf00      	nop
 8002504:	e7fd      	b.n	8002502 <Error_Handler+0x8>
	...

08002508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
 8002512:	4b12      	ldr	r3, [pc, #72]	@ (800255c <HAL_MspInit+0x54>)
 8002514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002516:	4a11      	ldr	r2, [pc, #68]	@ (800255c <HAL_MspInit+0x54>)
 8002518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800251c:	6453      	str	r3, [r2, #68]	@ 0x44
 800251e:	4b0f      	ldr	r3, [pc, #60]	@ (800255c <HAL_MspInit+0x54>)
 8002520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002526:	607b      	str	r3, [r7, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <HAL_MspInit+0x54>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <HAL_MspInit+0x54>)
 8002534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002538:	6413      	str	r3, [r2, #64]	@ 0x40
 800253a:	4b08      	ldr	r3, [pc, #32]	@ (800255c <HAL_MspInit+0x54>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002542:	603b      	str	r3, [r7, #0]
 8002544:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	210f      	movs	r1, #15
 800254a:	f06f 0001 	mvn.w	r0, #1
 800254e:	f000 fc55 	bl	8002dfc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002552:	bf00      	nop
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800

08002560 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0b      	ldr	r2, [pc, #44]	@ (800259c <HAL_TIM_PWM_MspInit+0x3c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d10d      	bne.n	800258e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	4b0a      	ldr	r3, [pc, #40]	@ (80025a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a09      	ldr	r2, [pc, #36]	@ (80025a0 <HAL_TIM_PWM_MspInit+0x40>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b07      	ldr	r3, [pc, #28]	@ (80025a0 <HAL_TIM_PWM_MspInit+0x40>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	40010000 	.word	0x40010000
 80025a0:	40023800 	.word	0x40023800

080025a4 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	@ 0x28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 0314 	add.w	r3, r7, #20
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002638 <HAL_TIM_IC_MspInit+0x94>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d133      	bne.n	800262e <HAL_TIM_IC_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	4b1c      	ldr	r3, [pc, #112]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	4a1b      	ldr	r2, [pc, #108]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025d0:	f043 0308 	orr.w	r3, r3, #8
 80025d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025d6:	4b19      	ldr	r3, [pc, #100]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b15      	ldr	r3, [pc, #84]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	4a14      	ldr	r2, [pc, #80]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025f2:	4b12      	ldr	r3, [pc, #72]	@ (800263c <HAL_TIM_IC_MspInit+0x98>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025fe:	2301      	movs	r3, #1
 8002600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002606:	2302      	movs	r3, #2
 8002608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800260e:	2302      	movs	r3, #2
 8002610:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	4619      	mov	r1, r3
 8002618:	4809      	ldr	r0, [pc, #36]	@ (8002640 <HAL_TIM_IC_MspInit+0x9c>)
 800261a:	f000 fcab 	bl	8002f74 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	2105      	movs	r1, #5
 8002622:	2032      	movs	r0, #50	@ 0x32
 8002624:	f000 fbea 	bl	8002dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002628:	2032      	movs	r0, #50	@ 0x32
 800262a:	f000 fc03 	bl	8002e34 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 800262e:	bf00      	nop
 8002630:	3728      	adds	r7, #40	@ 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40000c00 	.word	0x40000c00
 800263c:	40023800 	.word	0x40023800
 8002640:	40020000 	.word	0x40020000

08002644 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b088      	sub	sp, #32
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 030c 	add.w	r3, r7, #12
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a12      	ldr	r2, [pc, #72]	@ (80026ac <HAL_TIM_MspPostInit+0x68>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d11e      	bne.n	80026a4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_TIM_MspPostInit+0x6c>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	4a10      	ldr	r2, [pc, #64]	@ (80026b0 <HAL_TIM_MspPostInit+0x6c>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6313      	str	r3, [r2, #48]	@ 0x30
 8002676:	4b0e      	ldr	r3, [pc, #56]	@ (80026b0 <HAL_TIM_MspPostInit+0x6c>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002682:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002686:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002688:	2302      	movs	r3, #2
 800268a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002694:	2301      	movs	r3, #1
 8002696:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002698:	f107 030c 	add.w	r3, r7, #12
 800269c:	4619      	mov	r1, r3
 800269e:	4805      	ldr	r0, [pc, #20]	@ (80026b4 <HAL_TIM_MspPostInit+0x70>)
 80026a0:	f000 fc68 	bl	8002f74 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80026a4:	bf00      	nop
 80026a6:	3720      	adds	r7, #32
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40010000 	.word	0x40010000
 80026b0:	40023800 	.word	0x40023800
 80026b4:	40020000 	.word	0x40020000

080026b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08e      	sub	sp, #56	@ 0x38
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a53      	ldr	r2, [pc, #332]	@ (8002824 <HAL_UART_MspInit+0x16c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d135      	bne.n	8002746 <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	623b      	str	r3, [r7, #32]
 80026de:	4b52      	ldr	r3, [pc, #328]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	4a51      	ldr	r2, [pc, #324]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80026e4:	f043 0310 	orr.w	r3, r3, #16
 80026e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	623b      	str	r3, [r7, #32]
 80026f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
 80026fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002700:	f043 0301 	orr.w	r3, r3, #1
 8002704:	6313      	str	r3, [r2, #48]	@ 0x30
 8002706:	4b48      	ldr	r3, [pc, #288]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002712:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002716:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002718:	2302      	movs	r3, #2
 800271a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002720:	2303      	movs	r3, #3
 8002722:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002724:	2307      	movs	r3, #7
 8002726:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800272c:	4619      	mov	r1, r3
 800272e:	483f      	ldr	r0, [pc, #252]	@ (800282c <HAL_UART_MspInit+0x174>)
 8002730:	f000 fc20 	bl	8002f74 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002734:	2200      	movs	r2, #0
 8002736:	2105      	movs	r1, #5
 8002738:	2025      	movs	r0, #37	@ 0x25
 800273a:	f000 fb5f 	bl	8002dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800273e:	2025      	movs	r0, #37	@ 0x25
 8002740:	f000 fb78 	bl	8002e34 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002744:	e06a      	b.n	800281c <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART2)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a39      	ldr	r2, [pc, #228]	@ (8002830 <HAL_UART_MspInit+0x178>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d12c      	bne.n	80027aa <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002750:	2300      	movs	r3, #0
 8002752:	61bb      	str	r3, [r7, #24]
 8002754:	4b34      	ldr	r3, [pc, #208]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	4a33      	ldr	r2, [pc, #204]	@ (8002828 <HAL_UART_MspInit+0x170>)
 800275a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800275e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002760:	4b31      	ldr	r3, [pc, #196]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002768:	61bb      	str	r3, [r7, #24]
 800276a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	4b2d      	ldr	r3, [pc, #180]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002774:	4a2c      	ldr	r2, [pc, #176]	@ (8002828 <HAL_UART_MspInit+0x170>)
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	6313      	str	r3, [r2, #48]	@ 0x30
 800277c:	4b2a      	ldr	r3, [pc, #168]	@ (8002828 <HAL_UART_MspInit+0x170>)
 800277e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002780:	f003 0301 	and.w	r3, r3, #1
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002788:	230c      	movs	r3, #12
 800278a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278c:	2302      	movs	r3, #2
 800278e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002794:	2303      	movs	r3, #3
 8002796:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002798:	2307      	movs	r3, #7
 800279a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80027a0:	4619      	mov	r1, r3
 80027a2:	4822      	ldr	r0, [pc, #136]	@ (800282c <HAL_UART_MspInit+0x174>)
 80027a4:	f000 fbe6 	bl	8002f74 <HAL_GPIO_Init>
}
 80027a8:	e038      	b.n	800281c <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART6)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a21      	ldr	r2, [pc, #132]	@ (8002834 <HAL_UART_MspInit+0x17c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d133      	bne.n	800281c <HAL_UART_MspInit+0x164>
    __HAL_RCC_USART6_CLK_ENABLE();
 80027b4:	2300      	movs	r3, #0
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027bc:	4a1a      	ldr	r2, [pc, #104]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027be:	f043 0320 	orr.w	r3, r3, #32
 80027c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c4:	4b18      	ldr	r3, [pc, #96]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c8:	f003 0320 	and.w	r3, r3, #32
 80027cc:	613b      	str	r3, [r7, #16]
 80027ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	4b14      	ldr	r3, [pc, #80]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027da:	f043 0304 	orr.w	r3, r3, #4
 80027de:	6313      	str	r3, [r2, #48]	@ 0x30
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <HAL_UART_MspInit+0x170>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e4:	f003 0304 	and.w	r3, r3, #4
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027ec:	23c0      	movs	r3, #192	@ 0xc0
 80027ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027fc:	2308      	movs	r3, #8
 80027fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002800:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002804:	4619      	mov	r1, r3
 8002806:	480c      	ldr	r0, [pc, #48]	@ (8002838 <HAL_UART_MspInit+0x180>)
 8002808:	f000 fbb4 	bl	8002f74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800280c:	2200      	movs	r2, #0
 800280e:	2105      	movs	r1, #5
 8002810:	2047      	movs	r0, #71	@ 0x47
 8002812:	f000 faf3 	bl	8002dfc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002816:	2047      	movs	r0, #71	@ 0x47
 8002818:	f000 fb0c 	bl	8002e34 <HAL_NVIC_EnableIRQ>
}
 800281c:	bf00      	nop
 800281e:	3738      	adds	r7, #56	@ 0x38
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40011000 	.word	0x40011000
 8002828:	40023800 	.word	0x40023800
 800282c:	40020000 	.word	0x40020000
 8002830:	40004400 	.word	0x40004400
 8002834:	40011400 	.word	0x40011400
 8002838:	40020800 	.word	0x40020800

0800283c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08e      	sub	sp, #56	@ 0x38
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800284c:	2300      	movs	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	4b34      	ldr	r3, [pc, #208]	@ (8002924 <HAL_InitTick+0xe8>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	4a33      	ldr	r2, [pc, #204]	@ (8002924 <HAL_InitTick+0xe8>)
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	6413      	str	r3, [r2, #64]	@ 0x40
 800285c:	4b31      	ldr	r3, [pc, #196]	@ (8002924 <HAL_InitTick+0xe8>)
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002868:	f107 0210 	add.w	r2, r7, #16
 800286c:	f107 0314 	add.w	r3, r7, #20
 8002870:	4611      	mov	r1, r2
 8002872:	4618      	mov	r0, r3
 8002874:	f001 f9b4 	bl	8003be0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002878:	6a3b      	ldr	r3, [r7, #32]
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800287c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287e:	2b00      	cmp	r3, #0
 8002880:	d103      	bne.n	800288a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002882:	f001 f985 	bl	8003b90 <HAL_RCC_GetPCLK1Freq>
 8002886:	6378      	str	r0, [r7, #52]	@ 0x34
 8002888:	e004      	b.n	8002894 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800288a:	f001 f981 	bl	8003b90 <HAL_RCC_GetPCLK1Freq>
 800288e:	4603      	mov	r3, r0
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002896:	4a24      	ldr	r2, [pc, #144]	@ (8002928 <HAL_InitTick+0xec>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	0c9b      	lsrs	r3, r3, #18
 800289e:	3b01      	subs	r3, #1
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80028a2:	4b22      	ldr	r3, [pc, #136]	@ (800292c <HAL_InitTick+0xf0>)
 80028a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80028a8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80028aa:	4b20      	ldr	r3, [pc, #128]	@ (800292c <HAL_InitTick+0xf0>)
 80028ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80028b0:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80028b2:	4a1e      	ldr	r2, [pc, #120]	@ (800292c <HAL_InitTick+0xf0>)
 80028b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b6:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80028b8:	4b1c      	ldr	r3, [pc, #112]	@ (800292c <HAL_InitTick+0xf0>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028be:	4b1b      	ldr	r3, [pc, #108]	@ (800292c <HAL_InitTick+0xf0>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c4:	4b19      	ldr	r3, [pc, #100]	@ (800292c <HAL_InitTick+0xf0>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80028ca:	4818      	ldr	r0, [pc, #96]	@ (800292c <HAL_InitTick+0xf0>)
 80028cc:	f001 f9ba 	bl	8003c44 <HAL_TIM_Base_Init>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80028d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d11b      	bne.n	8002916 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80028de:	4813      	ldr	r0, [pc, #76]	@ (800292c <HAL_InitTick+0xf0>)
 80028e0:	f001 fa0a 	bl	8003cf8 <HAL_TIM_Base_Start_IT>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80028ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d111      	bne.n	8002916 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028f2:	201c      	movs	r0, #28
 80028f4:	f000 fa9e 	bl	8002e34 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2b0f      	cmp	r3, #15
 80028fc:	d808      	bhi.n	8002910 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80028fe:	2200      	movs	r2, #0
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	201c      	movs	r0, #28
 8002904:	f000 fa7a 	bl	8002dfc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002908:	4a09      	ldr	r2, [pc, #36]	@ (8002930 <HAL_InitTick+0xf4>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e002      	b.n	8002916 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002916:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800291a:	4618      	mov	r0, r3
 800291c:	3738      	adds	r7, #56	@ 0x38
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40023800 	.word	0x40023800
 8002928:	431bde83 	.word	0x431bde83
 800292c:	20000d34 	.word	0x20000d34
 8002930:	2000000c 	.word	0x2000000c

08002934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002938:	bf00      	nop
 800293a:	e7fd      	b.n	8002938 <NMI_Handler+0x4>

0800293c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <HardFault_Handler+0x4>

08002944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <MemManage_Handler+0x4>

0800294c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <BusFault_Handler+0x4>

08002954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002958:	bf00      	nop
 800295a:	e7fd      	b.n	8002958 <UsageFault_Handler+0x4>

0800295c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002970:	4802      	ldr	r0, [pc, #8]	@ (800297c <TIM2_IRQHandler+0x10>)
 8002972:	f001 fd3b 	bl	80043ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	20000d34 	.word	0x20000d34

08002980 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002984:	4802      	ldr	r0, [pc, #8]	@ (8002990 <USART1_IRQHandler+0x10>)
 8002986:	f002 fd0b 	bl	80053a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000adc 	.word	0x20000adc

08002994 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002998:	4802      	ldr	r0, [pc, #8]	@ (80029a4 <TIM5_IRQHandler+0x10>)
 800299a:	f001 fd27 	bl	80043ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20000a94 	.word	0x20000a94

080029a8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80029ac:	4802      	ldr	r0, [pc, #8]	@ (80029b8 <USART6_IRQHandler+0x10>)
 80029ae:	f002 fcf7 	bl	80053a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	20000b6c 	.word	0x20000b6c

080029bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return 1;
 80029c0:	2301      	movs	r3, #1
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <_kill>:

int _kill(int pid, int sig)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029d6:	f007 faf1 	bl	8009fbc <__errno>
 80029da:	4603      	mov	r3, r0
 80029dc:	2216      	movs	r2, #22
 80029de:	601a      	str	r2, [r3, #0]
  return -1;
 80029e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <_exit>:

void _exit (int status)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029f4:	f04f 31ff 	mov.w	r1, #4294967295
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ffe7 	bl	80029cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80029fe:	bf00      	nop
 8002a00:	e7fd      	b.n	80029fe <_exit+0x12>

08002a02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	60f8      	str	r0, [r7, #12]
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	e00a      	b.n	8002a2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a14:	f3af 8000 	nop.w
 8002a18:	4601      	mov	r1, r0
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	60ba      	str	r2, [r7, #8]
 8002a20:	b2ca      	uxtb	r2, r1
 8002a22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	dbf0      	blt.n	8002a14 <_read+0x12>
  }

  return len;
 8002a32:	687b      	ldr	r3, [r7, #4]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	e009      	b.n	8002a62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	1c5a      	adds	r2, r3, #1
 8002a52:	60ba      	str	r2, [r7, #8]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fe fcae 	bl	80013b8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	dbf1      	blt.n	8002a4e <_write+0x12>
  }
  return len;
 8002a6a:	687b      	ldr	r3, [r7, #4]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <_close>:

int _close(int file)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a9c:	605a      	str	r2, [r3, #4]
  return 0;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <_isatty>:

int _isatty(int file)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ab4:	2301      	movs	r3, #1
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b085      	sub	sp, #20
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae4:	4a14      	ldr	r2, [pc, #80]	@ (8002b38 <_sbrk+0x5c>)
 8002ae6:	4b15      	ldr	r3, [pc, #84]	@ (8002b3c <_sbrk+0x60>)
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af0:	4b13      	ldr	r3, [pc, #76]	@ (8002b40 <_sbrk+0x64>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d102      	bne.n	8002afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af8:	4b11      	ldr	r3, [pc, #68]	@ (8002b40 <_sbrk+0x64>)
 8002afa:	4a12      	ldr	r2, [pc, #72]	@ (8002b44 <_sbrk+0x68>)
 8002afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002afe:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <_sbrk+0x64>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4413      	add	r3, r2
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d207      	bcs.n	8002b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b0c:	f007 fa56 	bl	8009fbc <__errno>
 8002b10:	4603      	mov	r3, r0
 8002b12:	220c      	movs	r2, #12
 8002b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1a:	e009      	b.n	8002b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b1c:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <_sbrk+0x64>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b22:	4b07      	ldr	r3, [pc, #28]	@ (8002b40 <_sbrk+0x64>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4413      	add	r3, r2
 8002b2a:	4a05      	ldr	r2, [pc, #20]	@ (8002b40 <_sbrk+0x64>)
 8002b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20020000 	.word	0x20020000
 8002b3c:	00000400 	.word	0x00000400
 8002b40:	20000d7c 	.word	0x20000d7c
 8002b44:	200058b8 	.word	0x200058b8

08002b48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <SystemInit+0x20>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	4a05      	ldr	r2, [pc, #20]	@ (8002b68 <SystemInit+0x20>)
 8002b54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ba4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b70:	f7ff ffea 	bl	8002b48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b74:	480c      	ldr	r0, [pc, #48]	@ (8002ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b76:	490d      	ldr	r1, [pc, #52]	@ (8002bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b78:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b7c:	e002      	b.n	8002b84 <LoopCopyDataInit>

08002b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b82:	3304      	adds	r3, #4

08002b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b88:	d3f9      	bcc.n	8002b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b8c:	4c0a      	ldr	r4, [pc, #40]	@ (8002bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b90:	e001      	b.n	8002b96 <LoopFillZerobss>

08002b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b94:	3204      	adds	r2, #4

08002b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b98:	d3fb      	bcc.n	8002b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b9a:	f007 fa15 	bl	8009fc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b9e:	f7fe ffb7 	bl	8001b10 <main>
  bx  lr    
 8002ba2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ba4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002bb0:	0800db08 	.word	0x0800db08
  ldr r2, =_sbss
 8002bb4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002bb8:	200058b8 	.word	0x200058b8

08002bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bbc:	e7fe      	b.n	8002bbc <ADC_IRQHandler>
	...

08002bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c00 <HAL_Init+0x40>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <HAL_Init+0x40>)
 8002bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_Init+0x40>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <HAL_Init+0x40>)
 8002bd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bdc:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <HAL_Init+0x40>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a07      	ldr	r2, [pc, #28]	@ (8002c00 <HAL_Init+0x40>)
 8002be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002be8:	2003      	movs	r0, #3
 8002bea:	f000 f8fc 	bl	8002de6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bee:	200f      	movs	r0, #15
 8002bf0:	f7ff fe24 	bl	800283c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bf4:	f7ff fc88 	bl	8002508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023c00 	.word	0x40023c00

08002c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c08:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_IncTick+0x20>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_IncTick+0x24>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4413      	add	r3, r2
 8002c14:	4a04      	ldr	r2, [pc, #16]	@ (8002c28 <HAL_IncTick+0x24>)
 8002c16:	6013      	str	r3, [r2, #0]
}
 8002c18:	bf00      	nop
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000010 	.word	0x20000010
 8002c28:	20000d80 	.word	0x20000d80

08002c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c30:	4b03      	ldr	r3, [pc, #12]	@ (8002c40 <HAL_GetTick+0x14>)
 8002c32:	681b      	ldr	r3, [r3, #0]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000d80 	.word	0x20000d80

08002c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c4c:	f7ff ffee 	bl	8002c2c <HAL_GetTick>
 8002c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c5c:	d005      	beq.n	8002c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c88 <HAL_Delay+0x44>)
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	461a      	mov	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c6a:	bf00      	nop
 8002c6c:	f7ff ffde 	bl	8002c2c <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d8f7      	bhi.n	8002c6c <HAL_Delay+0x28>
  {
  }
}
 8002c7c:	bf00      	nop
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000010 	.word	0x20000010

08002c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ca8:	4013      	ands	r3, r2
 8002caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cbe:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	60d3      	str	r3, [r2, #12]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	e000ed00 	.word	0xe000ed00

08002cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cd8:	4b04      	ldr	r3, [pc, #16]	@ (8002cec <__NVIC_GetPriorityGrouping+0x18>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	0a1b      	lsrs	r3, r3, #8
 8002cde:	f003 0307 	and.w	r3, r3, #7
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	db0b      	blt.n	8002d1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	f003 021f 	and.w	r2, r3, #31
 8002d08:	4907      	ldr	r1, [pc, #28]	@ (8002d28 <__NVIC_EnableIRQ+0x38>)
 8002d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	2001      	movs	r0, #1
 8002d12:	fa00 f202 	lsl.w	r2, r0, r2
 8002d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	e000e100 	.word	0xe000e100

08002d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	6039      	str	r1, [r7, #0]
 8002d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	db0a      	blt.n	8002d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	490c      	ldr	r1, [pc, #48]	@ (8002d78 <__NVIC_SetPriority+0x4c>)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	440b      	add	r3, r1
 8002d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d54:	e00a      	b.n	8002d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	4908      	ldr	r1, [pc, #32]	@ (8002d7c <__NVIC_SetPriority+0x50>)
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	3b04      	subs	r3, #4
 8002d64:	0112      	lsls	r2, r2, #4
 8002d66:	b2d2      	uxtb	r2, r2
 8002d68:	440b      	add	r3, r1
 8002d6a:	761a      	strb	r2, [r3, #24]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	e000e100 	.word	0xe000e100
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b089      	sub	sp, #36	@ 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f1c3 0307 	rsb	r3, r3, #7
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	bf28      	it	cs
 8002d9e:	2304      	movcs	r3, #4
 8002da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	3304      	adds	r3, #4
 8002da6:	2b06      	cmp	r3, #6
 8002da8:	d902      	bls.n	8002db0 <NVIC_EncodePriority+0x30>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	3b03      	subs	r3, #3
 8002dae:	e000      	b.n	8002db2 <NVIC_EncodePriority+0x32>
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	f04f 32ff 	mov.w	r2, #4294967295
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43da      	mvns	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	401a      	ands	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd2:	43d9      	mvns	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	4313      	orrs	r3, r2
         );
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3724      	adds	r7, #36	@ 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ff4c 	bl	8002c8c <__NVIC_SetPriorityGrouping>
}
 8002df4:	bf00      	nop
 8002df6:	3708      	adds	r7, #8
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e0e:	f7ff ff61 	bl	8002cd4 <__NVIC_GetPriorityGrouping>
 8002e12:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	68b9      	ldr	r1, [r7, #8]
 8002e18:	6978      	ldr	r0, [r7, #20]
 8002e1a:	f7ff ffb1 	bl	8002d80 <NVIC_EncodePriority>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e24:	4611      	mov	r1, r2
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff ff80 	bl	8002d2c <__NVIC_SetPriority>
}
 8002e2c:	bf00      	nop
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff ff54 	bl	8002cf0 <__NVIC_EnableIRQ>
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e5c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e5e:	f7ff fee5 	bl	8002c2c <HAL_GetTick>
 8002e62:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d008      	beq.n	8002e82 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2280      	movs	r2, #128	@ 0x80
 8002e74:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e052      	b.n	8002f28 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0216 	bic.w	r2, r2, #22
 8002e90:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	695a      	ldr	r2, [r3, #20]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ea0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d103      	bne.n	8002eb2 <HAL_DMA_Abort+0x62>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d007      	beq.n	8002ec2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0208 	bic.w	r2, r2, #8
 8002ec0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0201 	bic.w	r2, r2, #1
 8002ed0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ed2:	e013      	b.n	8002efc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ed4:	f7ff feaa 	bl	8002c2c <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b05      	cmp	r3, #5
 8002ee0:	d90c      	bls.n	8002efc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2203      	movs	r2, #3
 8002eec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e015      	b.n	8002f28 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1e4      	bne.n	8002ed4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0e:	223f      	movs	r2, #63	@ 0x3f
 8002f10:	409a      	lsls	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d004      	beq.n	8002f4e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2280      	movs	r2, #128	@ 0x80
 8002f48:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e00c      	b.n	8002f68 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2205      	movs	r2, #5
 8002f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0201 	bic.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b089      	sub	sp, #36	@ 0x24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f82:	2300      	movs	r3, #0
 8002f84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	e159      	b.n	8003244 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f90:	2201      	movs	r2, #1
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	f040 8148 	bne.w	800323e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d005      	beq.n	8002fc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d130      	bne.n	8003028 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4013      	ands	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 0201 	and.w	r2, r3, #1
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	2b03      	cmp	r3, #3
 8003032:	d017      	beq.n	8003064 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	2203      	movs	r2, #3
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	4013      	ands	r3, r2
 800304a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d123      	bne.n	80030b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	08da      	lsrs	r2, r3, #3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3208      	adds	r2, #8
 8003078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800307c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	f003 0307 	and.w	r3, r3, #7
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	220f      	movs	r2, #15
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4013      	ands	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	08da      	lsrs	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3208      	adds	r2, #8
 80030b2:	69b9      	ldr	r1, [r7, #24]
 80030b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	2203      	movs	r2, #3
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	4013      	ands	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0203 	and.w	r2, r3, #3
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f000 80a2 	beq.w	800323e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	60fb      	str	r3, [r7, #12]
 80030fe:	4b57      	ldr	r3, [pc, #348]	@ (800325c <HAL_GPIO_Init+0x2e8>)
 8003100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003102:	4a56      	ldr	r2, [pc, #344]	@ (800325c <HAL_GPIO_Init+0x2e8>)
 8003104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003108:	6453      	str	r3, [r2, #68]	@ 0x44
 800310a:	4b54      	ldr	r3, [pc, #336]	@ (800325c <HAL_GPIO_Init+0x2e8>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003116:	4a52      	ldr	r2, [pc, #328]	@ (8003260 <HAL_GPIO_Init+0x2ec>)
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	089b      	lsrs	r3, r3, #2
 800311c:	3302      	adds	r3, #2
 800311e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	f003 0303 	and.w	r3, r3, #3
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	220f      	movs	r2, #15
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43db      	mvns	r3, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4013      	ands	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a49      	ldr	r2, [pc, #292]	@ (8003264 <HAL_GPIO_Init+0x2f0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d019      	beq.n	8003176 <HAL_GPIO_Init+0x202>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a48      	ldr	r2, [pc, #288]	@ (8003268 <HAL_GPIO_Init+0x2f4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d013      	beq.n	8003172 <HAL_GPIO_Init+0x1fe>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a47      	ldr	r2, [pc, #284]	@ (800326c <HAL_GPIO_Init+0x2f8>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00d      	beq.n	800316e <HAL_GPIO_Init+0x1fa>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a46      	ldr	r2, [pc, #280]	@ (8003270 <HAL_GPIO_Init+0x2fc>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d007      	beq.n	800316a <HAL_GPIO_Init+0x1f6>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a45      	ldr	r2, [pc, #276]	@ (8003274 <HAL_GPIO_Init+0x300>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d101      	bne.n	8003166 <HAL_GPIO_Init+0x1f2>
 8003162:	2304      	movs	r3, #4
 8003164:	e008      	b.n	8003178 <HAL_GPIO_Init+0x204>
 8003166:	2307      	movs	r3, #7
 8003168:	e006      	b.n	8003178 <HAL_GPIO_Init+0x204>
 800316a:	2303      	movs	r3, #3
 800316c:	e004      	b.n	8003178 <HAL_GPIO_Init+0x204>
 800316e:	2302      	movs	r3, #2
 8003170:	e002      	b.n	8003178 <HAL_GPIO_Init+0x204>
 8003172:	2301      	movs	r3, #1
 8003174:	e000      	b.n	8003178 <HAL_GPIO_Init+0x204>
 8003176:	2300      	movs	r3, #0
 8003178:	69fa      	ldr	r2, [r7, #28]
 800317a:	f002 0203 	and.w	r2, r2, #3
 800317e:	0092      	lsls	r2, r2, #2
 8003180:	4093      	lsls	r3, r2
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003188:	4935      	ldr	r1, [pc, #212]	@ (8003260 <HAL_GPIO_Init+0x2ec>)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	3302      	adds	r3, #2
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003196:	4b38      	ldr	r3, [pc, #224]	@ (8003278 <HAL_GPIO_Init+0x304>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003278 <HAL_GPIO_Init+0x304>)
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003278 <HAL_GPIO_Init+0x304>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031e4:	4a24      	ldr	r2, [pc, #144]	@ (8003278 <HAL_GPIO_Init+0x304>)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031ea:	4b23      	ldr	r3, [pc, #140]	@ (8003278 <HAL_GPIO_Init+0x304>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4013      	ands	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800320e:	4a1a      	ldr	r2, [pc, #104]	@ (8003278 <HAL_GPIO_Init+0x304>)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003214:	4b18      	ldr	r3, [pc, #96]	@ (8003278 <HAL_GPIO_Init+0x304>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003238:	4a0f      	ldr	r2, [pc, #60]	@ (8003278 <HAL_GPIO_Init+0x304>)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3301      	adds	r3, #1
 8003242:	61fb      	str	r3, [r7, #28]
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	2b0f      	cmp	r3, #15
 8003248:	f67f aea2 	bls.w	8002f90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800324c:	bf00      	nop
 800324e:	bf00      	nop
 8003250:	3724      	adds	r7, #36	@ 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40023800 	.word	0x40023800
 8003260:	40013800 	.word	0x40013800
 8003264:	40020000 	.word	0x40020000
 8003268:	40020400 	.word	0x40020400
 800326c:	40020800 	.word	0x40020800
 8003270:	40020c00 	.word	0x40020c00
 8003274:	40021000 	.word	0x40021000
 8003278:	40013c00 	.word	0x40013c00

0800327c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	807b      	strh	r3, [r7, #2]
 8003288:	4613      	mov	r3, r2
 800328a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800328c:	787b      	ldrb	r3, [r7, #1]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003292:	887a      	ldrh	r2, [r7, #2]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003298:	e003      	b.n	80032a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800329a:	887b      	ldrh	r3, [r7, #2]
 800329c:	041a      	lsls	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	619a      	str	r2, [r3, #24]
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
	...

080032b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e267      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d075      	beq.n	80033ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80032ce:	4b88      	ldr	r3, [pc, #544]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
 80032d6:	2b04      	cmp	r3, #4
 80032d8:	d00c      	beq.n	80032f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032da:	4b85      	ldr	r3, [pc, #532]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80032e2:	2b08      	cmp	r3, #8
 80032e4:	d112      	bne.n	800330c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032e6:	4b82      	ldr	r3, [pc, #520]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032f2:	d10b      	bne.n	800330c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f4:	4b7e      	ldr	r3, [pc, #504]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d05b      	beq.n	80033b8 <HAL_RCC_OscConfig+0x108>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d157      	bne.n	80033b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e242      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003314:	d106      	bne.n	8003324 <HAL_RCC_OscConfig+0x74>
 8003316:	4b76      	ldr	r3, [pc, #472]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a75      	ldr	r2, [pc, #468]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800331c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003320:	6013      	str	r3, [r2, #0]
 8003322:	e01d      	b.n	8003360 <HAL_RCC_OscConfig+0xb0>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800332c:	d10c      	bne.n	8003348 <HAL_RCC_OscConfig+0x98>
 800332e:	4b70      	ldr	r3, [pc, #448]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a6f      	ldr	r2, [pc, #444]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	4b6d      	ldr	r3, [pc, #436]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a6c      	ldr	r2, [pc, #432]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	e00b      	b.n	8003360 <HAL_RCC_OscConfig+0xb0>
 8003348:	4b69      	ldr	r3, [pc, #420]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a68      	ldr	r2, [pc, #416]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800334e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	4b66      	ldr	r3, [pc, #408]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a65      	ldr	r2, [pc, #404]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800335a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800335e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d013      	beq.n	8003390 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003368:	f7ff fc60 	bl	8002c2c <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003370:	f7ff fc5c 	bl	8002c2c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b64      	cmp	r3, #100	@ 0x64
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e207      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003382:	4b5b      	ldr	r3, [pc, #364]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d0f0      	beq.n	8003370 <HAL_RCC_OscConfig+0xc0>
 800338e:	e014      	b.n	80033ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003390:	f7ff fc4c 	bl	8002c2c <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003398:	f7ff fc48 	bl	8002c2c <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b64      	cmp	r3, #100	@ 0x64
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e1f3      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033aa:	4b51      	ldr	r3, [pc, #324]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1f0      	bne.n	8003398 <HAL_RCC_OscConfig+0xe8>
 80033b6:	e000      	b.n	80033ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d063      	beq.n	800348e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80033c6:	4b4a      	ldr	r3, [pc, #296]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 030c 	and.w	r3, r3, #12
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00b      	beq.n	80033ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033d2:	4b47      	ldr	r3, [pc, #284]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80033da:	2b08      	cmp	r3, #8
 80033dc:	d11c      	bne.n	8003418 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033de:	4b44      	ldr	r3, [pc, #272]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d116      	bne.n	8003418 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ea:	4b41      	ldr	r3, [pc, #260]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d005      	beq.n	8003402 <HAL_RCC_OscConfig+0x152>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d001      	beq.n	8003402 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e1c7      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003402:	4b3b      	ldr	r3, [pc, #236]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	4937      	ldr	r1, [pc, #220]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003412:	4313      	orrs	r3, r2
 8003414:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003416:	e03a      	b.n	800348e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d020      	beq.n	8003462 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003420:	4b34      	ldr	r3, [pc, #208]	@ (80034f4 <HAL_RCC_OscConfig+0x244>)
 8003422:	2201      	movs	r2, #1
 8003424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003426:	f7ff fc01 	bl	8002c2c <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800342c:	e008      	b.n	8003440 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800342e:	f7ff fbfd 	bl	8002c2c <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d901      	bls.n	8003440 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e1a8      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003440:	4b2b      	ldr	r3, [pc, #172]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0f0      	beq.n	800342e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800344c:	4b28      	ldr	r3, [pc, #160]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	4925      	ldr	r1, [pc, #148]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 800345c:	4313      	orrs	r3, r2
 800345e:	600b      	str	r3, [r1, #0]
 8003460:	e015      	b.n	800348e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003462:	4b24      	ldr	r3, [pc, #144]	@ (80034f4 <HAL_RCC_OscConfig+0x244>)
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003468:	f7ff fbe0 	bl	8002c2c <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003470:	f7ff fbdc 	bl	8002c2c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e187      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003482:	4b1b      	ldr	r3, [pc, #108]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0308 	and.w	r3, r3, #8
 8003496:	2b00      	cmp	r3, #0
 8003498:	d036      	beq.n	8003508 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d016      	beq.n	80034d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034a2:	4b15      	ldr	r3, [pc, #84]	@ (80034f8 <HAL_RCC_OscConfig+0x248>)
 80034a4:	2201      	movs	r2, #1
 80034a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a8:	f7ff fbc0 	bl	8002c2c <HAL_GetTick>
 80034ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ae:	e008      	b.n	80034c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034b0:	f7ff fbbc 	bl	8002c2c <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e167      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034c2:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <HAL_RCC_OscConfig+0x240>)
 80034c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0f0      	beq.n	80034b0 <HAL_RCC_OscConfig+0x200>
 80034ce:	e01b      	b.n	8003508 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034d0:	4b09      	ldr	r3, [pc, #36]	@ (80034f8 <HAL_RCC_OscConfig+0x248>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d6:	f7ff fba9 	bl	8002c2c <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034dc:	e00e      	b.n	80034fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034de:	f7ff fba5 	bl	8002c2c <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d907      	bls.n	80034fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e150      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
 80034f0:	40023800 	.word	0x40023800
 80034f4:	42470000 	.word	0x42470000
 80034f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034fc:	4b88      	ldr	r3, [pc, #544]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80034fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003500:	f003 0302 	and.w	r3, r3, #2
 8003504:	2b00      	cmp	r3, #0
 8003506:	d1ea      	bne.n	80034de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	f000 8097 	beq.w	8003644 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003516:	2300      	movs	r3, #0
 8003518:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800351a:	4b81      	ldr	r3, [pc, #516]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d10f      	bne.n	8003546 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003526:	2300      	movs	r3, #0
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	4b7d      	ldr	r3, [pc, #500]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 800352c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352e:	4a7c      	ldr	r2, [pc, #496]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003534:	6413      	str	r3, [r2, #64]	@ 0x40
 8003536:	4b7a      	ldr	r3, [pc, #488]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003542:	2301      	movs	r3, #1
 8003544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003546:	4b77      	ldr	r3, [pc, #476]	@ (8003724 <HAL_RCC_OscConfig+0x474>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354e:	2b00      	cmp	r3, #0
 8003550:	d118      	bne.n	8003584 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003552:	4b74      	ldr	r3, [pc, #464]	@ (8003724 <HAL_RCC_OscConfig+0x474>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a73      	ldr	r2, [pc, #460]	@ (8003724 <HAL_RCC_OscConfig+0x474>)
 8003558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800355c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800355e:	f7ff fb65 	bl	8002c2c <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003566:	f7ff fb61 	bl	8002c2c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e10c      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003578:	4b6a      	ldr	r3, [pc, #424]	@ (8003724 <HAL_RCC_OscConfig+0x474>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d106      	bne.n	800359a <HAL_RCC_OscConfig+0x2ea>
 800358c:	4b64      	ldr	r3, [pc, #400]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 800358e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003590:	4a63      	ldr	r2, [pc, #396]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003592:	f043 0301 	orr.w	r3, r3, #1
 8003596:	6713      	str	r3, [r2, #112]	@ 0x70
 8003598:	e01c      	b.n	80035d4 <HAL_RCC_OscConfig+0x324>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	2b05      	cmp	r3, #5
 80035a0:	d10c      	bne.n	80035bc <HAL_RCC_OscConfig+0x30c>
 80035a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035a8:	f043 0304 	orr.w	r3, r3, #4
 80035ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035b4:	f043 0301 	orr.w	r3, r3, #1
 80035b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ba:	e00b      	b.n	80035d4 <HAL_RCC_OscConfig+0x324>
 80035bc:	4b58      	ldr	r3, [pc, #352]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c0:	4a57      	ldr	r2, [pc, #348]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035c2:	f023 0301 	bic.w	r3, r3, #1
 80035c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80035c8:	4b55      	ldr	r3, [pc, #340]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035cc:	4a54      	ldr	r2, [pc, #336]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035ce:	f023 0304 	bic.w	r3, r3, #4
 80035d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d015      	beq.n	8003608 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035dc:	f7ff fb26 	bl	8002c2c <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e4:	f7ff fb22 	bl	8002c2c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e0cb      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035fa:	4b49      	ldr	r3, [pc, #292]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80035fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0ee      	beq.n	80035e4 <HAL_RCC_OscConfig+0x334>
 8003606:	e014      	b.n	8003632 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003608:	f7ff fb10 	bl	8002c2c <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800360e:	e00a      	b.n	8003626 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003610:	f7ff fb0c 	bl	8002c2c <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361e:	4293      	cmp	r3, r2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e0b5      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003626:	4b3e      	ldr	r3, [pc, #248]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1ee      	bne.n	8003610 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d105      	bne.n	8003644 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003638:	4b39      	ldr	r3, [pc, #228]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 800363a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363c:	4a38      	ldr	r2, [pc, #224]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 800363e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003642:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 80a1 	beq.w	8003790 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800364e:	4b34      	ldr	r3, [pc, #208]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 030c 	and.w	r3, r3, #12
 8003656:	2b08      	cmp	r3, #8
 8003658:	d05c      	beq.n	8003714 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d141      	bne.n	80036e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003662:	4b31      	ldr	r3, [pc, #196]	@ (8003728 <HAL_RCC_OscConfig+0x478>)
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7ff fae0 	bl	8002c2c <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003670:	f7ff fadc 	bl	8002c2c <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e087      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003682:	4b27      	ldr	r3, [pc, #156]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69da      	ldr	r2, [r3, #28]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	019b      	lsls	r3, r3, #6
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a4:	085b      	lsrs	r3, r3, #1
 80036a6:	3b01      	subs	r3, #1
 80036a8:	041b      	lsls	r3, r3, #16
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	061b      	lsls	r3, r3, #24
 80036b2:	491b      	ldr	r1, [pc, #108]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003728 <HAL_RCC_OscConfig+0x478>)
 80036ba:	2201      	movs	r2, #1
 80036bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036be:	f7ff fab5 	bl	8002c2c <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c6:	f7ff fab1 	bl	8002c2c <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e05c      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036d8:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0f0      	beq.n	80036c6 <HAL_RCC_OscConfig+0x416>
 80036e4:	e054      	b.n	8003790 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036e6:	4b10      	ldr	r3, [pc, #64]	@ (8003728 <HAL_RCC_OscConfig+0x478>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ec:	f7ff fa9e 	bl	8002c2c <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036f2:	e008      	b.n	8003706 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f4:	f7ff fa9a 	bl	8002c2c <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e045      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003706:	4b06      	ldr	r3, [pc, #24]	@ (8003720 <HAL_RCC_OscConfig+0x470>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <HAL_RCC_OscConfig+0x444>
 8003712:	e03d      	b.n	8003790 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d107      	bne.n	800372c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e038      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
 8003720:	40023800 	.word	0x40023800
 8003724:	40007000 	.word	0x40007000
 8003728:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800372c:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <HAL_RCC_OscConfig+0x4ec>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d028      	beq.n	800378c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003744:	429a      	cmp	r2, r3
 8003746:	d121      	bne.n	800378c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	429a      	cmp	r2, r3
 8003754:	d11a      	bne.n	800378c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800375c:	4013      	ands	r3, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003762:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003764:	4293      	cmp	r3, r2
 8003766:	d111      	bne.n	800378c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003772:	085b      	lsrs	r3, r3, #1
 8003774:	3b01      	subs	r3, #1
 8003776:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003778:	429a      	cmp	r2, r3
 800377a:	d107      	bne.n	800378c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003786:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e000      	b.n	8003792 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40023800 	.word	0x40023800

080037a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e0cc      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037b4:	4b68      	ldr	r3, [pc, #416]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d90c      	bls.n	80037dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c2:	4b65      	ldr	r3, [pc, #404]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	b2d2      	uxtb	r2, r2
 80037c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ca:	4b63      	ldr	r3, [pc, #396]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d001      	beq.n	80037dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e0b8      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d020      	beq.n	800382a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0304 	and.w	r3, r3, #4
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037f4:	4b59      	ldr	r3, [pc, #356]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	4a58      	ldr	r2, [pc, #352]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0308 	and.w	r3, r3, #8
 8003808:	2b00      	cmp	r3, #0
 800380a:	d005      	beq.n	8003818 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800380c:	4b53      	ldr	r3, [pc, #332]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	4a52      	ldr	r2, [pc, #328]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003812:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003816:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003818:	4b50      	ldr	r3, [pc, #320]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	494d      	ldr	r1, [pc, #308]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003826:	4313      	orrs	r3, r2
 8003828:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d044      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d107      	bne.n	800384e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383e:	4b47      	ldr	r3, [pc, #284]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d119      	bne.n	800387e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e07f      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d003      	beq.n	800385e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800385a:	2b03      	cmp	r3, #3
 800385c:	d107      	bne.n	800386e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800385e:	4b3f      	ldr	r3, [pc, #252]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d109      	bne.n	800387e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e06f      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800386e:	4b3b      	ldr	r3, [pc, #236]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e067      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800387e:	4b37      	ldr	r3, [pc, #220]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f023 0203 	bic.w	r2, r3, #3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4934      	ldr	r1, [pc, #208]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	4313      	orrs	r3, r2
 800388e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003890:	f7ff f9cc 	bl	8002c2c <HAL_GetTick>
 8003894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003896:	e00a      	b.n	80038ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003898:	f7ff f9c8 	bl	8002c2c <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e04f      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ae:	4b2b      	ldr	r3, [pc, #172]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 020c 	and.w	r2, r3, #12
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	429a      	cmp	r2, r3
 80038be:	d1eb      	bne.n	8003898 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038c0:	4b25      	ldr	r3, [pc, #148]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0307 	and.w	r3, r3, #7
 80038c8:	683a      	ldr	r2, [r7, #0]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d20c      	bcs.n	80038e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ce:	4b22      	ldr	r3, [pc, #136]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d6:	4b20      	ldr	r3, [pc, #128]	@ (8003958 <HAL_RCC_ClockConfig+0x1b8>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	683a      	ldr	r2, [r7, #0]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d001      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e032      	b.n	800394e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d008      	beq.n	8003906 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038f4:	4b19      	ldr	r3, [pc, #100]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	4916      	ldr	r1, [pc, #88]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	4313      	orrs	r3, r2
 8003904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0308 	and.w	r3, r3, #8
 800390e:	2b00      	cmp	r3, #0
 8003910:	d009      	beq.n	8003926 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003912:	4b12      	ldr	r3, [pc, #72]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	490e      	ldr	r1, [pc, #56]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 8003922:	4313      	orrs	r3, r2
 8003924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003926:	f000 f821 	bl	800396c <HAL_RCC_GetSysClockFreq>
 800392a:	4602      	mov	r2, r0
 800392c:	4b0b      	ldr	r3, [pc, #44]	@ (800395c <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	091b      	lsrs	r3, r3, #4
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	490a      	ldr	r1, [pc, #40]	@ (8003960 <HAL_RCC_ClockConfig+0x1c0>)
 8003938:	5ccb      	ldrb	r3, [r1, r3]
 800393a:	fa22 f303 	lsr.w	r3, r2, r3
 800393e:	4a09      	ldr	r2, [pc, #36]	@ (8003964 <HAL_RCC_ClockConfig+0x1c4>)
 8003940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003942:	4b09      	ldr	r3, [pc, #36]	@ (8003968 <HAL_RCC_ClockConfig+0x1c8>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f7fe ff78 	bl	800283c <HAL_InitTick>

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40023c00 	.word	0x40023c00
 800395c:	40023800 	.word	0x40023800
 8003960:	0800d534 	.word	0x0800d534
 8003964:	20000008 	.word	0x20000008
 8003968:	2000000c 	.word	0x2000000c

0800396c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800396c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003970:	b094      	sub	sp, #80	@ 0x50
 8003972:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003984:	4b79      	ldr	r3, [pc, #484]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 030c 	and.w	r3, r3, #12
 800398c:	2b08      	cmp	r3, #8
 800398e:	d00d      	beq.n	80039ac <HAL_RCC_GetSysClockFreq+0x40>
 8003990:	2b08      	cmp	r3, #8
 8003992:	f200 80e1 	bhi.w	8003b58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003996:	2b00      	cmp	r3, #0
 8003998:	d002      	beq.n	80039a0 <HAL_RCC_GetSysClockFreq+0x34>
 800399a:	2b04      	cmp	r3, #4
 800399c:	d003      	beq.n	80039a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800399e:	e0db      	b.n	8003b58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039a0:	4b73      	ldr	r3, [pc, #460]	@ (8003b70 <HAL_RCC_GetSysClockFreq+0x204>)
 80039a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039a4:	e0db      	b.n	8003b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039a6:	4b73      	ldr	r3, [pc, #460]	@ (8003b74 <HAL_RCC_GetSysClockFreq+0x208>)
 80039a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039aa:	e0d8      	b.n	8003b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039ac:	4b6f      	ldr	r3, [pc, #444]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039b6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d063      	beq.n	8003a8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039c2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	099b      	lsrs	r3, r3, #6
 80039c8:	2200      	movs	r2, #0
 80039ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80039cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80039ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80039d6:	2300      	movs	r3, #0
 80039d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80039da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80039de:	4622      	mov	r2, r4
 80039e0:	462b      	mov	r3, r5
 80039e2:	f04f 0000 	mov.w	r0, #0
 80039e6:	f04f 0100 	mov.w	r1, #0
 80039ea:	0159      	lsls	r1, r3, #5
 80039ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039f0:	0150      	lsls	r0, r2, #5
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	4621      	mov	r1, r4
 80039f8:	1a51      	subs	r1, r2, r1
 80039fa:	6139      	str	r1, [r7, #16]
 80039fc:	4629      	mov	r1, r5
 80039fe:	eb63 0301 	sbc.w	r3, r3, r1
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a10:	4659      	mov	r1, fp
 8003a12:	018b      	lsls	r3, r1, #6
 8003a14:	4651      	mov	r1, sl
 8003a16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a1a:	4651      	mov	r1, sl
 8003a1c:	018a      	lsls	r2, r1, #6
 8003a1e:	4651      	mov	r1, sl
 8003a20:	ebb2 0801 	subs.w	r8, r2, r1
 8003a24:	4659      	mov	r1, fp
 8003a26:	eb63 0901 	sbc.w	r9, r3, r1
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	f04f 0300 	mov.w	r3, #0
 8003a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a3e:	4690      	mov	r8, r2
 8003a40:	4699      	mov	r9, r3
 8003a42:	4623      	mov	r3, r4
 8003a44:	eb18 0303 	adds.w	r3, r8, r3
 8003a48:	60bb      	str	r3, [r7, #8]
 8003a4a:	462b      	mov	r3, r5
 8003a4c:	eb49 0303 	adc.w	r3, r9, r3
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	f04f 0200 	mov.w	r2, #0
 8003a56:	f04f 0300 	mov.w	r3, #0
 8003a5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a5e:	4629      	mov	r1, r5
 8003a60:	024b      	lsls	r3, r1, #9
 8003a62:	4621      	mov	r1, r4
 8003a64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a68:	4621      	mov	r1, r4
 8003a6a:	024a      	lsls	r2, r1, #9
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	4619      	mov	r1, r3
 8003a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a72:	2200      	movs	r2, #0
 8003a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a7c:	f7fd f8ac 	bl	8000bd8 <__aeabi_uldivmod>
 8003a80:	4602      	mov	r2, r0
 8003a82:	460b      	mov	r3, r1
 8003a84:	4613      	mov	r3, r2
 8003a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a88:	e058      	b.n	8003b3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a8a:	4b38      	ldr	r3, [pc, #224]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	099b      	lsrs	r3, r3, #6
 8003a90:	2200      	movs	r2, #0
 8003a92:	4618      	mov	r0, r3
 8003a94:	4611      	mov	r1, r2
 8003a96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a9a:	623b      	str	r3, [r7, #32]
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aa0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003aa4:	4642      	mov	r2, r8
 8003aa6:	464b      	mov	r3, r9
 8003aa8:	f04f 0000 	mov.w	r0, #0
 8003aac:	f04f 0100 	mov.w	r1, #0
 8003ab0:	0159      	lsls	r1, r3, #5
 8003ab2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ab6:	0150      	lsls	r0, r2, #5
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4641      	mov	r1, r8
 8003abe:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ac2:	4649      	mov	r1, r9
 8003ac4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	f04f 0300 	mov.w	r3, #0
 8003ad0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ad4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ad8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003adc:	ebb2 040a 	subs.w	r4, r2, sl
 8003ae0:	eb63 050b 	sbc.w	r5, r3, fp
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f04f 0300 	mov.w	r3, #0
 8003aec:	00eb      	lsls	r3, r5, #3
 8003aee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003af2:	00e2      	lsls	r2, r4, #3
 8003af4:	4614      	mov	r4, r2
 8003af6:	461d      	mov	r5, r3
 8003af8:	4643      	mov	r3, r8
 8003afa:	18e3      	adds	r3, r4, r3
 8003afc:	603b      	str	r3, [r7, #0]
 8003afe:	464b      	mov	r3, r9
 8003b00:	eb45 0303 	adc.w	r3, r5, r3
 8003b04:	607b      	str	r3, [r7, #4]
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	f04f 0300 	mov.w	r3, #0
 8003b0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b12:	4629      	mov	r1, r5
 8003b14:	028b      	lsls	r3, r1, #10
 8003b16:	4621      	mov	r1, r4
 8003b18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b1c:	4621      	mov	r1, r4
 8003b1e:	028a      	lsls	r2, r1, #10
 8003b20:	4610      	mov	r0, r2
 8003b22:	4619      	mov	r1, r3
 8003b24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b26:	2200      	movs	r2, #0
 8003b28:	61bb      	str	r3, [r7, #24]
 8003b2a:	61fa      	str	r2, [r7, #28]
 8003b2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b30:	f7fd f852 	bl	8000bd8 <__aeabi_uldivmod>
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	4613      	mov	r3, r2
 8003b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b6c <HAL_RCC_GetSysClockFreq+0x200>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	0c1b      	lsrs	r3, r3, #16
 8003b42:	f003 0303 	and.w	r3, r3, #3
 8003b46:	3301      	adds	r3, #1
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b56:	e002      	b.n	8003b5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3750      	adds	r7, #80	@ 0x50
 8003b64:	46bd      	mov	sp, r7
 8003b66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	00f42400 	.word	0x00f42400
 8003b74:	007a1200 	.word	0x007a1200

08003b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b7c:	4b03      	ldr	r3, [pc, #12]	@ (8003b8c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	20000008 	.word	0x20000008

08003b90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b94:	f7ff fff0 	bl	8003b78 <HAL_RCC_GetHCLKFreq>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	4b05      	ldr	r3, [pc, #20]	@ (8003bb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	0a9b      	lsrs	r3, r3, #10
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	4903      	ldr	r1, [pc, #12]	@ (8003bb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ba6:	5ccb      	ldrb	r3, [r1, r3]
 8003ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	0800d544 	.word	0x0800d544

08003bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bbc:	f7ff ffdc 	bl	8003b78 <HAL_RCC_GetHCLKFreq>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	0b5b      	lsrs	r3, r3, #13
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	4903      	ldr	r1, [pc, #12]	@ (8003bdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bce:	5ccb      	ldrb	r3, [r1, r3]
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	0800d544 	.word	0x0800d544

08003be0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	220f      	movs	r2, #15
 8003bee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003bf0:	4b12      	ldr	r3, [pc, #72]	@ (8003c3c <HAL_RCC_GetClockConfig+0x5c>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0203 	and.w	r2, r3, #3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8003c3c <HAL_RCC_GetClockConfig+0x5c>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003c08:	4b0c      	ldr	r3, [pc, #48]	@ (8003c3c <HAL_RCC_GetClockConfig+0x5c>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003c14:	4b09      	ldr	r3, [pc, #36]	@ (8003c3c <HAL_RCC_GetClockConfig+0x5c>)
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	08db      	lsrs	r3, r3, #3
 8003c1a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003c22:	4b07      	ldr	r3, [pc, #28]	@ (8003c40 <HAL_RCC_GetClockConfig+0x60>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0207 	and.w	r2, r3, #7
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	601a      	str	r2, [r3, #0]
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	40023c00 	.word	0x40023c00

08003c44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e041      	b.n	8003cda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f839 	bl	8003ce2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2202      	movs	r2, #2
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	3304      	adds	r3, #4
 8003c80:	4619      	mov	r1, r3
 8003c82:	4610      	mov	r0, r2
 8003c84:	f000 fe62 	bl	800494c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
	...

08003cf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b085      	sub	sp, #20
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d001      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e044      	b.n	8003d9a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1e      	ldr	r2, [pc, #120]	@ (8003da8 <HAL_TIM_Base_Start_IT+0xb0>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d018      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x6c>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d3a:	d013      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x6c>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a1a      	ldr	r2, [pc, #104]	@ (8003dac <HAL_TIM_Base_Start_IT+0xb4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00e      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x6c>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a19      	ldr	r2, [pc, #100]	@ (8003db0 <HAL_TIM_Base_Start_IT+0xb8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d009      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x6c>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a17      	ldr	r2, [pc, #92]	@ (8003db4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d004      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x6c>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a16      	ldr	r2, [pc, #88]	@ (8003db8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d111      	bne.n	8003d88 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d010      	beq.n	8003d98 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f042 0201 	orr.w	r2, r2, #1
 8003d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d86:	e007      	b.n	8003d98 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0201 	orr.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40010000 	.word	0x40010000
 8003dac:	40000400 	.word	0x40000400
 8003db0:	40000800 	.word	0x40000800
 8003db4:	40000c00 	.word	0x40000c00
 8003db8:	40014000 	.word	0x40014000

08003dbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e041      	b.n	8003e52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d106      	bne.n	8003de8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7fe fbbc 	bl	8002560 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2202      	movs	r2, #2
 8003dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3304      	adds	r3, #4
 8003df8:	4619      	mov	r1, r3
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	f000 fda6 	bl	800494c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2201      	movs	r2, #1
 8003e3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
	...

08003e5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d109      	bne.n	8003e80 <HAL_TIM_PWM_Start+0x24>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	bf14      	ite	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	2300      	moveq	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e022      	b.n	8003ec6 <HAL_TIM_PWM_Start+0x6a>
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d109      	bne.n	8003e9a <HAL_TIM_PWM_Start+0x3e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	bf14      	ite	ne
 8003e92:	2301      	movne	r3, #1
 8003e94:	2300      	moveq	r3, #0
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	e015      	b.n	8003ec6 <HAL_TIM_PWM_Start+0x6a>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	d109      	bne.n	8003eb4 <HAL_TIM_PWM_Start+0x58>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	bf14      	ite	ne
 8003eac:	2301      	movne	r3, #1
 8003eae:	2300      	moveq	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	e008      	b.n	8003ec6 <HAL_TIM_PWM_Start+0x6a>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	bf14      	ite	ne
 8003ec0:	2301      	movne	r3, #1
 8003ec2:	2300      	moveq	r3, #0
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e068      	b.n	8003fa0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d104      	bne.n	8003ede <HAL_TIM_PWM_Start+0x82>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003edc:	e013      	b.n	8003f06 <HAL_TIM_PWM_Start+0xaa>
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b04      	cmp	r3, #4
 8003ee2:	d104      	bne.n	8003eee <HAL_TIM_PWM_Start+0x92>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eec:	e00b      	b.n	8003f06 <HAL_TIM_PWM_Start+0xaa>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d104      	bne.n	8003efe <HAL_TIM_PWM_Start+0xa2>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003efc:	e003      	b.n	8003f06 <HAL_TIM_PWM_Start+0xaa>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2202      	movs	r2, #2
 8003f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	6839      	ldr	r1, [r7, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f001 f84c 	bl	8004fac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a23      	ldr	r2, [pc, #140]	@ (8003fa8 <HAL_TIM_PWM_Start+0x14c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d107      	bne.n	8003f2e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a1d      	ldr	r2, [pc, #116]	@ (8003fa8 <HAL_TIM_PWM_Start+0x14c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d018      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x10e>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f40:	d013      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x10e>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a19      	ldr	r2, [pc, #100]	@ (8003fac <HAL_TIM_PWM_Start+0x150>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d00e      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x10e>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <HAL_TIM_PWM_Start+0x154>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d009      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x10e>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a16      	ldr	r2, [pc, #88]	@ (8003fb4 <HAL_TIM_PWM_Start+0x158>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d004      	beq.n	8003f6a <HAL_TIM_PWM_Start+0x10e>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a14      	ldr	r2, [pc, #80]	@ (8003fb8 <HAL_TIM_PWM_Start+0x15c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d111      	bne.n	8003f8e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b06      	cmp	r3, #6
 8003f7a:	d010      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0201 	orr.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f8c:	e007      	b.n	8003f9e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0201 	orr.w	r2, r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40010000 	.word	0x40010000
 8003fac:	40000400 	.word	0x40000400
 8003fb0:	40000800 	.word	0x40000800
 8003fb4:	40000c00 	.word	0x40000c00
 8003fb8:	40014000 	.word	0x40014000

08003fbc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e041      	b.n	8004052 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d106      	bne.n	8003fe8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7fe fade 	bl	80025a4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2202      	movs	r2, #2
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	f000 fca6 	bl	800494c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
	...

0800405c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d104      	bne.n	800407a <HAL_TIM_IC_Start_IT+0x1e>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004076:	b2db      	uxtb	r3, r3
 8004078:	e013      	b.n	80040a2 <HAL_TIM_IC_Start_IT+0x46>
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	2b04      	cmp	r3, #4
 800407e:	d104      	bne.n	800408a <HAL_TIM_IC_Start_IT+0x2e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004086:	b2db      	uxtb	r3, r3
 8004088:	e00b      	b.n	80040a2 <HAL_TIM_IC_Start_IT+0x46>
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b08      	cmp	r3, #8
 800408e:	d104      	bne.n	800409a <HAL_TIM_IC_Start_IT+0x3e>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004096:	b2db      	uxtb	r3, r3
 8004098:	e003      	b.n	80040a2 <HAL_TIM_IC_Start_IT+0x46>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d104      	bne.n	80040b4 <HAL_TIM_IC_Start_IT+0x58>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	e013      	b.n	80040dc <HAL_TIM_IC_Start_IT+0x80>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d104      	bne.n	80040c4 <HAL_TIM_IC_Start_IT+0x68>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	e00b      	b.n	80040dc <HAL_TIM_IC_Start_IT+0x80>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d104      	bne.n	80040d4 <HAL_TIM_IC_Start_IT+0x78>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	e003      	b.n	80040dc <HAL_TIM_IC_Start_IT+0x80>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80040de:	7bbb      	ldrb	r3, [r7, #14]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d102      	bne.n	80040ea <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80040e4:	7b7b      	ldrb	r3, [r7, #13]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d001      	beq.n	80040ee <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e0c2      	b.n	8004274 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d104      	bne.n	80040fe <HAL_TIM_IC_Start_IT+0xa2>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040fc:	e013      	b.n	8004126 <HAL_TIM_IC_Start_IT+0xca>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b04      	cmp	r3, #4
 8004102:	d104      	bne.n	800410e <HAL_TIM_IC_Start_IT+0xb2>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800410c:	e00b      	b.n	8004126 <HAL_TIM_IC_Start_IT+0xca>
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2b08      	cmp	r3, #8
 8004112:	d104      	bne.n	800411e <HAL_TIM_IC_Start_IT+0xc2>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2202      	movs	r2, #2
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800411c:	e003      	b.n	8004126 <HAL_TIM_IC_Start_IT+0xca>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2202      	movs	r2, #2
 8004122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d104      	bne.n	8004136 <HAL_TIM_IC_Start_IT+0xda>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2202      	movs	r2, #2
 8004130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004134:	e013      	b.n	800415e <HAL_TIM_IC_Start_IT+0x102>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b04      	cmp	r3, #4
 800413a:	d104      	bne.n	8004146 <HAL_TIM_IC_Start_IT+0xea>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004144:	e00b      	b.n	800415e <HAL_TIM_IC_Start_IT+0x102>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b08      	cmp	r3, #8
 800414a:	d104      	bne.n	8004156 <HAL_TIM_IC_Start_IT+0xfa>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004154:	e003      	b.n	800415e <HAL_TIM_IC_Start_IT+0x102>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2202      	movs	r2, #2
 800415a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b0c      	cmp	r3, #12
 8004162:	d841      	bhi.n	80041e8 <HAL_TIM_IC_Start_IT+0x18c>
 8004164:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <HAL_TIM_IC_Start_IT+0x110>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	080041a1 	.word	0x080041a1
 8004170:	080041e9 	.word	0x080041e9
 8004174:	080041e9 	.word	0x080041e9
 8004178:	080041e9 	.word	0x080041e9
 800417c:	080041b3 	.word	0x080041b3
 8004180:	080041e9 	.word	0x080041e9
 8004184:	080041e9 	.word	0x080041e9
 8004188:	080041e9 	.word	0x080041e9
 800418c:	080041c5 	.word	0x080041c5
 8004190:	080041e9 	.word	0x080041e9
 8004194:	080041e9 	.word	0x080041e9
 8004198:	080041e9 	.word	0x080041e9
 800419c:	080041d7 	.word	0x080041d7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0202 	orr.w	r2, r2, #2
 80041ae:	60da      	str	r2, [r3, #12]
      break;
 80041b0:	e01d      	b.n	80041ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68da      	ldr	r2, [r3, #12]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f042 0204 	orr.w	r2, r2, #4
 80041c0:	60da      	str	r2, [r3, #12]
      break;
 80041c2:	e014      	b.n	80041ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0208 	orr.w	r2, r2, #8
 80041d2:	60da      	str	r2, [r3, #12]
      break;
 80041d4:	e00b      	b.n	80041ee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f042 0210 	orr.w	r2, r2, #16
 80041e4:	60da      	str	r2, [r3, #12]
      break;
 80041e6:	e002      	b.n	80041ee <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73fb      	strb	r3, [r7, #15]
      break;
 80041ec:	bf00      	nop
  }

  if (status == HAL_OK)
 80041ee:	7bfb      	ldrb	r3, [r7, #15]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d13e      	bne.n	8004272 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2201      	movs	r2, #1
 80041fa:	6839      	ldr	r1, [r7, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fed5 	bl	8004fac <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a1d      	ldr	r2, [pc, #116]	@ (800427c <HAL_TIM_IC_Start_IT+0x220>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d018      	beq.n	800423e <HAL_TIM_IC_Start_IT+0x1e2>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004214:	d013      	beq.n	800423e <HAL_TIM_IC_Start_IT+0x1e2>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a19      	ldr	r2, [pc, #100]	@ (8004280 <HAL_TIM_IC_Start_IT+0x224>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00e      	beq.n	800423e <HAL_TIM_IC_Start_IT+0x1e2>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a17      	ldr	r2, [pc, #92]	@ (8004284 <HAL_TIM_IC_Start_IT+0x228>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d009      	beq.n	800423e <HAL_TIM_IC_Start_IT+0x1e2>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a16      	ldr	r2, [pc, #88]	@ (8004288 <HAL_TIM_IC_Start_IT+0x22c>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d004      	beq.n	800423e <HAL_TIM_IC_Start_IT+0x1e2>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a14      	ldr	r2, [pc, #80]	@ (800428c <HAL_TIM_IC_Start_IT+0x230>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d111      	bne.n	8004262 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 0307 	and.w	r3, r3, #7
 8004248:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	2b06      	cmp	r3, #6
 800424e:	d010      	beq.n	8004272 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f042 0201 	orr.w	r2, r2, #1
 800425e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004260:	e007      	b.n	8004272 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f042 0201 	orr.w	r2, r2, #1
 8004270:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004272:	7bfb      	ldrb	r3, [r7, #15]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3710      	adds	r7, #16
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40010000 	.word	0x40010000
 8004280:	40000400 	.word	0x40000400
 8004284:	40000800 	.word	0x40000800
 8004288:	40000c00 	.word	0x40000c00
 800428c:	40014000 	.word	0x40014000

08004290 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b0c      	cmp	r3, #12
 80042a2:	d841      	bhi.n	8004328 <HAL_TIM_IC_Stop_IT+0x98>
 80042a4:	a201      	add	r2, pc, #4	@ (adr r2, 80042ac <HAL_TIM_IC_Stop_IT+0x1c>)
 80042a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042aa:	bf00      	nop
 80042ac:	080042e1 	.word	0x080042e1
 80042b0:	08004329 	.word	0x08004329
 80042b4:	08004329 	.word	0x08004329
 80042b8:	08004329 	.word	0x08004329
 80042bc:	080042f3 	.word	0x080042f3
 80042c0:	08004329 	.word	0x08004329
 80042c4:	08004329 	.word	0x08004329
 80042c8:	08004329 	.word	0x08004329
 80042cc:	08004305 	.word	0x08004305
 80042d0:	08004329 	.word	0x08004329
 80042d4:	08004329 	.word	0x08004329
 80042d8:	08004329 	.word	0x08004329
 80042dc:	08004317 	.word	0x08004317
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68da      	ldr	r2, [r3, #12]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0202 	bic.w	r2, r2, #2
 80042ee:	60da      	str	r2, [r3, #12]
      break;
 80042f0:	e01d      	b.n	800432e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68da      	ldr	r2, [r3, #12]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f022 0204 	bic.w	r2, r2, #4
 8004300:	60da      	str	r2, [r3, #12]
      break;
 8004302:	e014      	b.n	800432e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0208 	bic.w	r2, r2, #8
 8004312:	60da      	str	r2, [r3, #12]
      break;
 8004314:	e00b      	b.n	800432e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68da      	ldr	r2, [r3, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 0210 	bic.w	r2, r2, #16
 8004324:	60da      	str	r2, [r3, #12]
      break;
 8004326:	e002      	b.n	800432e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
      break;
 800432c:	bf00      	nop
  }

  if (status == HAL_OK)
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d156      	bne.n	80043e2 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2200      	movs	r2, #0
 800433a:	6839      	ldr	r1, [r7, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f000 fe35 	bl	8004fac <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6a1a      	ldr	r2, [r3, #32]
 8004348:	f241 1311 	movw	r3, #4369	@ 0x1111
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10f      	bne.n	8004372 <HAL_TIM_IC_Stop_IT+0xe2>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6a1a      	ldr	r2, [r3, #32]
 8004358:	f240 4344 	movw	r3, #1092	@ 0x444
 800435c:	4013      	ands	r3, r2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d107      	bne.n	8004372 <HAL_TIM_IC_Stop_IT+0xe2>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0201 	bic.w	r2, r2, #1
 8004370:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d104      	bne.n	8004382 <HAL_TIM_IC_Stop_IT+0xf2>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004380:	e013      	b.n	80043aa <HAL_TIM_IC_Stop_IT+0x11a>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b04      	cmp	r3, #4
 8004386:	d104      	bne.n	8004392 <HAL_TIM_IC_Stop_IT+0x102>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004390:	e00b      	b.n	80043aa <HAL_TIM_IC_Stop_IT+0x11a>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b08      	cmp	r3, #8
 8004396:	d104      	bne.n	80043a2 <HAL_TIM_IC_Stop_IT+0x112>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a0:	e003      	b.n	80043aa <HAL_TIM_IC_Stop_IT+0x11a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d104      	bne.n	80043ba <HAL_TIM_IC_Stop_IT+0x12a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b8:	e013      	b.n	80043e2 <HAL_TIM_IC_Stop_IT+0x152>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d104      	bne.n	80043ca <HAL_TIM_IC_Stop_IT+0x13a>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043c8:	e00b      	b.n	80043e2 <HAL_TIM_IC_Stop_IT+0x152>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d104      	bne.n	80043da <HAL_TIM_IC_Stop_IT+0x14a>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043d8:	e003      	b.n	80043e2 <HAL_TIM_IC_Stop_IT+0x152>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d020      	beq.n	8004450 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d01b      	beq.n	8004450 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f06f 0202 	mvn.w	r2, #2
 8004420:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fd fe2e 	bl	8002098 <HAL_TIM_IC_CaptureCallback>
 800443c:	e005      	b.n	800444a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 fa66 	bl	8004910 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 fa6d 	bl	8004924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d020      	beq.n	800449c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01b      	beq.n	800449c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f06f 0204 	mvn.w	r2, #4
 800446c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2202      	movs	r2, #2
 8004472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fd fe08 	bl	8002098 <HAL_TIM_IC_CaptureCallback>
 8004488:	e005      	b.n	8004496 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f000 fa40 	bl	8004910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 fa47 	bl	8004924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d020      	beq.n	80044e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d01b      	beq.n	80044e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f06f 0208 	mvn.w	r2, #8
 80044b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2204      	movs	r2, #4
 80044be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fd fde2 	bl	8002098 <HAL_TIM_IC_CaptureCallback>
 80044d4:	e005      	b.n	80044e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fa1a 	bl	8004910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 fa21 	bl	8004924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0310 	and.w	r3, r3, #16
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d020      	beq.n	8004534 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0310 	and.w	r3, r3, #16
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01b      	beq.n	8004534 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0210 	mvn.w	r2, #16
 8004504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2208      	movs	r2, #8
 800450a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f7fd fdbc 	bl	8002098 <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f9f4 	bl	8004910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f9fb 	bl	8004924 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00c      	beq.n	8004558 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d007      	beq.n	8004558 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0201 	mvn.w	r2, #1
 8004550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7fd ffc2 	bl	80024dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00c      	beq.n	800457c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004568:	2b00      	cmp	r3, #0
 800456a:	d007      	beq.n	800457c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fe08 	bl	800518c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00c      	beq.n	80045a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458c:	2b00      	cmp	r3, #0
 800458e:	d007      	beq.n	80045a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f9cc 	bl	8004938 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00c      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f003 0320 	and.w	r3, r3, #32
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d007      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0220 	mvn.w	r2, #32
 80045bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fdda 	bl	8005178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045c4:	bf00      	nop
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_TIM_IC_ConfigChannel+0x1e>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e088      	b.n	80046fc <HAL_TIM_IC_ConfigChannel+0x130>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d11b      	bne.n	8004630 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004608:	f000 fbb2 	bl	8004d70 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 020c 	bic.w	r2, r2, #12
 800461a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6999      	ldr	r1, [r3, #24]
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	689a      	ldr	r2, [r3, #8]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	430a      	orrs	r2, r1
 800462c:	619a      	str	r2, [r3, #24]
 800462e:	e060      	b.n	80046f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b04      	cmp	r3, #4
 8004634:	d11c      	bne.n	8004670 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004646:	f000 fbfb 	bl	8004e40 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	699a      	ldr	r2, [r3, #24]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004658:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6999      	ldr	r1, [r3, #24]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	021a      	lsls	r2, r3, #8
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	619a      	str	r2, [r3, #24]
 800466e:	e040      	b.n	80046f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b08      	cmp	r3, #8
 8004674:	d11b      	bne.n	80046ae <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004686:	f000 fc18 	bl	8004eba <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 020c 	bic.w	r2, r2, #12
 8004698:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	69d9      	ldr	r1, [r3, #28]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	689a      	ldr	r2, [r3, #8]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	430a      	orrs	r2, r1
 80046aa:	61da      	str	r2, [r3, #28]
 80046ac:	e021      	b.n	80046f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	d11c      	bne.n	80046ee <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80046c4:	f000 fc35 	bl	8004f32 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	69da      	ldr	r2, [r3, #28]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80046d6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	69d9      	ldr	r1, [r3, #28]
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	021a      	lsls	r2, r3, #8
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	61da      	str	r2, [r3, #28]
 80046ec:	e001      	b.n	80046f2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3718      	adds	r7, #24
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004710:	2300      	movs	r3, #0
 8004712:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800471e:	2302      	movs	r3, #2
 8004720:	e0ae      	b.n	8004880 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b0c      	cmp	r3, #12
 800472e:	f200 809f 	bhi.w	8004870 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004732:	a201      	add	r2, pc, #4	@ (adr r2, 8004738 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004738:	0800476d 	.word	0x0800476d
 800473c:	08004871 	.word	0x08004871
 8004740:	08004871 	.word	0x08004871
 8004744:	08004871 	.word	0x08004871
 8004748:	080047ad 	.word	0x080047ad
 800474c:	08004871 	.word	0x08004871
 8004750:	08004871 	.word	0x08004871
 8004754:	08004871 	.word	0x08004871
 8004758:	080047ef 	.word	0x080047ef
 800475c:	08004871 	.word	0x08004871
 8004760:	08004871 	.word	0x08004871
 8004764:	08004871 	.word	0x08004871
 8004768:	0800482f 	.word	0x0800482f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f970 	bl	8004a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699a      	ldr	r2, [r3, #24]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0208 	orr.w	r2, r2, #8
 8004786:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	699a      	ldr	r2, [r3, #24]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 0204 	bic.w	r2, r2, #4
 8004796:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	6999      	ldr	r1, [r3, #24]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	691a      	ldr	r2, [r3, #16]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	619a      	str	r2, [r3, #24]
      break;
 80047aa:	e064      	b.n	8004876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68b9      	ldr	r1, [r7, #8]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 f9b6 	bl	8004b24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699a      	ldr	r2, [r3, #24]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699a      	ldr	r2, [r3, #24]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6999      	ldr	r1, [r3, #24]
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	021a      	lsls	r2, r3, #8
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	619a      	str	r2, [r3, #24]
      break;
 80047ec:	e043      	b.n	8004876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68b9      	ldr	r1, [r7, #8]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fa01 	bl	8004bfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	69da      	ldr	r2, [r3, #28]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f042 0208 	orr.w	r2, r2, #8
 8004808:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	69da      	ldr	r2, [r3, #28]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0204 	bic.w	r2, r2, #4
 8004818:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69d9      	ldr	r1, [r3, #28]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	691a      	ldr	r2, [r3, #16]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	61da      	str	r2, [r3, #28]
      break;
 800482c:	e023      	b.n	8004876 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68b9      	ldr	r1, [r7, #8]
 8004834:	4618      	mov	r0, r3
 8004836:	f000 fa4b 	bl	8004cd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004848:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69da      	ldr	r2, [r3, #28]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004858:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69d9      	ldr	r1, [r3, #28]
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	021a      	lsls	r2, r3, #8
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	61da      	str	r2, [r3, #28]
      break;
 800486e:	e002      	b.n	8004876 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	75fb      	strb	r3, [r7, #23]
      break;
 8004874:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800487e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004892:	2300      	movs	r3, #0
 8004894:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2b0c      	cmp	r3, #12
 800489a:	d831      	bhi.n	8004900 <HAL_TIM_ReadCapturedValue+0x78>
 800489c:	a201      	add	r2, pc, #4	@ (adr r2, 80048a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800489e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048a2:	bf00      	nop
 80048a4:	080048d9 	.word	0x080048d9
 80048a8:	08004901 	.word	0x08004901
 80048ac:	08004901 	.word	0x08004901
 80048b0:	08004901 	.word	0x08004901
 80048b4:	080048e3 	.word	0x080048e3
 80048b8:	08004901 	.word	0x08004901
 80048bc:	08004901 	.word	0x08004901
 80048c0:	08004901 	.word	0x08004901
 80048c4:	080048ed 	.word	0x080048ed
 80048c8:	08004901 	.word	0x08004901
 80048cc:	08004901 	.word	0x08004901
 80048d0:	08004901 	.word	0x08004901
 80048d4:	080048f7 	.word	0x080048f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048de:	60fb      	str	r3, [r7, #12]

      break;
 80048e0:	e00f      	b.n	8004902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e8:	60fb      	str	r3, [r7, #12]

      break;
 80048ea:	e00a      	b.n	8004902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f2:	60fb      	str	r3, [r7, #12]

      break;
 80048f4:	e005      	b.n	8004902 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fc:	60fb      	str	r3, [r7, #12]

      break;
 80048fe:	e000      	b.n	8004902 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004900:	bf00      	nop
  }

  return tmpreg;
 8004902:	68fb      	ldr	r3, [r7, #12]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800492c:	bf00      	nop
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a37      	ldr	r2, [pc, #220]	@ (8004a3c <TIM_Base_SetConfig+0xf0>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d00f      	beq.n	8004984 <TIM_Base_SetConfig+0x38>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496a:	d00b      	beq.n	8004984 <TIM_Base_SetConfig+0x38>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a34      	ldr	r2, [pc, #208]	@ (8004a40 <TIM_Base_SetConfig+0xf4>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_Base_SetConfig+0x38>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a33      	ldr	r2, [pc, #204]	@ (8004a44 <TIM_Base_SetConfig+0xf8>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_Base_SetConfig+0x38>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a32      	ldr	r2, [pc, #200]	@ (8004a48 <TIM_Base_SetConfig+0xfc>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d108      	bne.n	8004996 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a28      	ldr	r2, [pc, #160]	@ (8004a3c <TIM_Base_SetConfig+0xf0>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d01b      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a4:	d017      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a25      	ldr	r2, [pc, #148]	@ (8004a40 <TIM_Base_SetConfig+0xf4>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d013      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a24      	ldr	r2, [pc, #144]	@ (8004a44 <TIM_Base_SetConfig+0xf8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d00f      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a23      	ldr	r2, [pc, #140]	@ (8004a48 <TIM_Base_SetConfig+0xfc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00b      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a22      	ldr	r2, [pc, #136]	@ (8004a4c <TIM_Base_SetConfig+0x100>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a21      	ldr	r2, [pc, #132]	@ (8004a50 <TIM_Base_SetConfig+0x104>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d003      	beq.n	80049d6 <TIM_Base_SetConfig+0x8a>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a20      	ldr	r2, [pc, #128]	@ (8004a54 <TIM_Base_SetConfig+0x108>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d108      	bne.n	80049e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a0c      	ldr	r2, [pc, #48]	@ (8004a3c <TIM_Base_SetConfig+0xf0>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d103      	bne.n	8004a16 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	691a      	ldr	r2, [r3, #16]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f043 0204 	orr.w	r2, r3, #4
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	601a      	str	r2, [r3, #0]
}
 8004a2e:	bf00      	nop
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	40010000 	.word	0x40010000
 8004a40:	40000400 	.word	0x40000400
 8004a44:	40000800 	.word	0x40000800
 8004a48:	40000c00 	.word	0x40000c00
 8004a4c:	40014000 	.word	0x40014000
 8004a50:	40014400 	.word	0x40014400
 8004a54:	40014800 	.word	0x40014800

08004a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b087      	sub	sp, #28
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	f023 0201 	bic.w	r2, r3, #1
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0303 	bic.w	r3, r3, #3
 8004a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f023 0302 	bic.w	r3, r3, #2
 8004aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a1c      	ldr	r2, [pc, #112]	@ (8004b20 <TIM_OC1_SetConfig+0xc8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d10c      	bne.n	8004ace <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 0308 	bic.w	r3, r3, #8
 8004aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f023 0304 	bic.w	r3, r3, #4
 8004acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a13      	ldr	r2, [pc, #76]	@ (8004b20 <TIM_OC1_SetConfig+0xc8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d111      	bne.n	8004afa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	621a      	str	r2, [r3, #32]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	40010000 	.word	0x40010000

08004b24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f023 0210 	bic.w	r2, r3, #16
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0320 	bic.w	r3, r3, #32
 8004b6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bf8 <TIM_OC2_SetConfig+0xd4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d10d      	bne.n	8004ba0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a15      	ldr	r2, [pc, #84]	@ (8004bf8 <TIM_OC2_SetConfig+0xd4>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d113      	bne.n	8004bd0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	621a      	str	r2, [r3, #32]
}
 8004bea:	bf00      	nop
 8004bec:	371c      	adds	r7, #28
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40010000 	.word	0x40010000

08004bfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0303 	bic.w	r3, r3, #3
 8004c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	021b      	lsls	r3, r3, #8
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a1d      	ldr	r2, [pc, #116]	@ (8004ccc <TIM_OC3_SetConfig+0xd0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d10d      	bne.n	8004c76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	021b      	lsls	r3, r3, #8
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a14      	ldr	r2, [pc, #80]	@ (8004ccc <TIM_OC3_SetConfig+0xd0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d113      	bne.n	8004ca6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	011b      	lsls	r3, r3, #4
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	621a      	str	r2, [r3, #32]
}
 8004cc0:	bf00      	nop
 8004cc2:	371c      	adds	r7, #28
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr
 8004ccc:	40010000 	.word	0x40010000

08004cd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	031b      	lsls	r3, r3, #12
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a10      	ldr	r2, [pc, #64]	@ (8004d6c <TIM_OC4_SetConfig+0x9c>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d109      	bne.n	8004d44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	695b      	ldr	r3, [r3, #20]
 8004d3c:	019b      	lsls	r3, r3, #6
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	621a      	str	r2, [r3, #32]
}
 8004d5e:	bf00      	nop
 8004d60:	371c      	adds	r7, #28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40010000 	.word	0x40010000

08004d70 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
 8004d7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	f023 0201 	bic.w	r2, r3, #1
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	699b      	ldr	r3, [r3, #24]
 8004d94:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	4a24      	ldr	r2, [pc, #144]	@ (8004e2c <TIM_TI1_SetConfig+0xbc>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d013      	beq.n	8004dc6 <TIM_TI1_SetConfig+0x56>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da4:	d00f      	beq.n	8004dc6 <TIM_TI1_SetConfig+0x56>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	4a21      	ldr	r2, [pc, #132]	@ (8004e30 <TIM_TI1_SetConfig+0xc0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d00b      	beq.n	8004dc6 <TIM_TI1_SetConfig+0x56>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	4a20      	ldr	r2, [pc, #128]	@ (8004e34 <TIM_TI1_SetConfig+0xc4>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d007      	beq.n	8004dc6 <TIM_TI1_SetConfig+0x56>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <TIM_TI1_SetConfig+0xc8>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d003      	beq.n	8004dc6 <TIM_TI1_SetConfig+0x56>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	4a1e      	ldr	r2, [pc, #120]	@ (8004e3c <TIM_TI1_SetConfig+0xcc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d101      	bne.n	8004dca <TIM_TI1_SetConfig+0x5a>
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e000      	b.n	8004dcc <TIM_TI1_SetConfig+0x5c>
 8004dca:	2300      	movs	r3, #0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d008      	beq.n	8004de2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f023 0303 	bic.w	r3, r3, #3
 8004dd6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
 8004de0:	e003      	b.n	8004dea <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	f043 0301 	orr.w	r3, r3, #1
 8004de8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	011b      	lsls	r3, r3, #4
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	f023 030a 	bic.w	r3, r3, #10
 8004e04:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	f003 030a 	and.w	r3, r3, #10
 8004e0c:	693a      	ldr	r2, [r7, #16]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	621a      	str	r2, [r3, #32]
}
 8004e1e:	bf00      	nop
 8004e20:	371c      	adds	r7, #28
 8004e22:	46bd      	mov	sp, r7
 8004e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	40010000 	.word	0x40010000
 8004e30:	40000400 	.word	0x40000400
 8004e34:	40000800 	.word	0x40000800
 8004e38:	40000c00 	.word	0x40000c00
 8004e3c:	40014000 	.word	0x40014000

08004e40 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b087      	sub	sp, #28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	f023 0210 	bic.w	r2, r3, #16
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	021b      	lsls	r3, r3, #8
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	031b      	lsls	r3, r3, #12
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e92:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b087      	sub	sp, #28
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	607a      	str	r2, [r7, #4]
 8004ec6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f023 0303 	bic.w	r3, r3, #3
 8004ee6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004f0a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	621a      	str	r2, [r3, #32]
}
 8004f26:	bf00      	nop
 8004f28:	371c      	adds	r7, #28
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b087      	sub	sp, #28
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	60f8      	str	r0, [r7, #12]
 8004f3a:	60b9      	str	r1, [r7, #8]
 8004f3c:	607a      	str	r2, [r7, #4]
 8004f3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	021b      	lsls	r3, r3, #8
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f70:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	031b      	lsls	r3, r3, #12
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004f84:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	031b      	lsls	r3, r3, #12
 8004f8a:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	621a      	str	r2, [r3, #32]
}
 8004fa0:	bf00      	nop
 8004fa2:	371c      	adds	r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1a      	ldr	r2, [r3, #32]
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	401a      	ands	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a1a      	ldr	r2, [r3, #32]
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 031f 	and.w	r3, r3, #31
 8004fde:	6879      	ldr	r1, [r7, #4]
 8004fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe4:	431a      	orrs	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	621a      	str	r2, [r3, #32]
}
 8004fea:	bf00      	nop
 8004fec:	371c      	adds	r7, #28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
	...

08004ff8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005008:	2b01      	cmp	r3, #1
 800500a:	d101      	bne.n	8005010 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800500c:	2302      	movs	r3, #2
 800500e:	e050      	b.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005036:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a1c      	ldr	r2, [pc, #112]	@ (80050c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d018      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505c:	d013      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a18      	ldr	r2, [pc, #96]	@ (80050c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d00e      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a16      	ldr	r2, [pc, #88]	@ (80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d009      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a15      	ldr	r2, [pc, #84]	@ (80050cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d004      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a13      	ldr	r2, [pc, #76]	@ (80050d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d10c      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800508c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40010000 	.word	0x40010000
 80050c4:	40000400 	.word	0x40000400
 80050c8:	40000800 	.word	0x40000800
 80050cc:	40000c00 	.word	0x40000c00
 80050d0:	40014000 	.word	0x40014000

080050d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d101      	bne.n	80050f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80050ec:	2302      	movs	r3, #2
 80050ee:	e03d      	b.n	800516c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	4313      	orrs	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	4313      	orrs	r3, r2
 8005112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	4313      	orrs	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	4313      	orrs	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	4313      	orrs	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e042      	b.n	8005238 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fd fa76 	bl	80026b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	@ 0x24
 80051d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fdd3 	bl	8005d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695a      	ldr	r2, [r3, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005208:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005218:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3708      	adds	r7, #8
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b08a      	sub	sp, #40	@ 0x28
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005250:	2300      	movs	r3, #0
 8005252:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b20      	cmp	r3, #32
 800525e:	d175      	bne.n	800534c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d002      	beq.n	800526c <HAL_UART_Transmit+0x2c>
 8005266:	88fb      	ldrh	r3, [r7, #6]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e06e      	b.n	800534e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2200      	movs	r2, #0
 8005274:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2221      	movs	r2, #33	@ 0x21
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800527e:	f7fd fcd5 	bl	8002c2c <HAL_GetTick>
 8005282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	88fa      	ldrh	r2, [r7, #6]
 8005288:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	88fa      	ldrh	r2, [r7, #6]
 800528e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005298:	d108      	bne.n	80052ac <HAL_UART_Transmit+0x6c>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d104      	bne.n	80052ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052a2:	2300      	movs	r3, #0
 80052a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	61bb      	str	r3, [r7, #24]
 80052aa:	e003      	b.n	80052b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052b4:	e02e      	b.n	8005314 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2200      	movs	r2, #0
 80052be:	2180      	movs	r1, #128	@ 0x80
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f000 fb37 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 80052c6:	4603      	mov	r3, r0
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d005      	beq.n	80052d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e03a      	b.n	800534e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	461a      	mov	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	3302      	adds	r3, #2
 80052f2:	61bb      	str	r3, [r7, #24]
 80052f4:	e007      	b.n	8005306 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	781a      	ldrb	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	3301      	adds	r3, #1
 8005304:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005318:	b29b      	uxth	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1cb      	bne.n	80052b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	2200      	movs	r2, #0
 8005326:	2140      	movs	r1, #64	@ 0x40
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 fb03 	bl	8005934 <UART_WaitOnFlagUntilTimeout>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e006      	b.n	800534e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2220      	movs	r2, #32
 8005344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005348:	2300      	movs	r3, #0
 800534a:	e000      	b.n	800534e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800534c:	2302      	movs	r3, #2
  }
}
 800534e:	4618      	mov	r0, r3
 8005350:	3720      	adds	r7, #32
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b084      	sub	sp, #16
 800535a:	af00      	add	r7, sp, #0
 800535c:	60f8      	str	r0, [r7, #12]
 800535e:	60b9      	str	r1, [r7, #8]
 8005360:	4613      	mov	r3, r2
 8005362:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b20      	cmp	r3, #32
 800536e:	d112      	bne.n	8005396 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d002      	beq.n	800537c <HAL_UART_Receive_IT+0x26>
 8005376:	88fb      	ldrh	r3, [r7, #6]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e00b      	b.n	8005398 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005386:	88fb      	ldrh	r3, [r7, #6]
 8005388:	461a      	mov	r2, r3
 800538a:	68b9      	ldr	r1, [r7, #8]
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 fb2a 	bl	80059e6 <UART_Start_Receive_IT>
 8005392:	4603      	mov	r3, r0
 8005394:	e000      	b.n	8005398 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005396:	2302      	movs	r3, #2
  }
}
 8005398:	4618      	mov	r0, r3
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b0ba      	sub	sp, #232	@ 0xe8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053d6:	f003 030f 	and.w	r3, r3, #15
 80053da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10f      	bne.n	8005406 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <HAL_UART_IRQHandler+0x66>
 80053f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f6:	f003 0320 	and.w	r3, r3, #32
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fc07 	bl	8005c12 <UART_Receive_IT>
      return;
 8005404:	e273      	b.n	80058ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005406:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800540a:	2b00      	cmp	r3, #0
 800540c:	f000 80de 	beq.w	80055cc <HAL_UART_IRQHandler+0x22c>
 8005410:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	2b00      	cmp	r3, #0
 800541a:	d106      	bne.n	800542a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800541c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005420:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 80d1 	beq.w	80055cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800542a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00b      	beq.n	800544e <HAL_UART_IRQHandler+0xae>
 8005436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800543a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800543e:	2b00      	cmp	r3, #0
 8005440:	d005      	beq.n	800544e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005446:	f043 0201 	orr.w	r2, r3, #1
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800544e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005452:	f003 0304 	and.w	r3, r3, #4
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00b      	beq.n	8005472 <HAL_UART_IRQHandler+0xd2>
 800545a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800545e:	f003 0301 	and.w	r3, r3, #1
 8005462:	2b00      	cmp	r3, #0
 8005464:	d005      	beq.n	8005472 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546a:	f043 0202 	orr.w	r2, r3, #2
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00b      	beq.n	8005496 <HAL_UART_IRQHandler+0xf6>
 800547e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005482:	f003 0301 	and.w	r3, r3, #1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d005      	beq.n	8005496 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	f043 0204 	orr.w	r2, r3, #4
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549a:	f003 0308 	and.w	r3, r3, #8
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d011      	beq.n	80054c6 <HAL_UART_IRQHandler+0x126>
 80054a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054a6:	f003 0320 	and.w	r3, r3, #32
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d105      	bne.n	80054ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054be:	f043 0208 	orr.w	r2, r3, #8
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 820a 	beq.w	80058e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d4:	f003 0320 	and.w	r3, r3, #32
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d008      	beq.n	80054ee <HAL_UART_IRQHandler+0x14e>
 80054dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 fb92 	bl	8005c12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f8:	2b40      	cmp	r3, #64	@ 0x40
 80054fa:	bf0c      	ite	eq
 80054fc:	2301      	moveq	r3, #1
 80054fe:	2300      	movne	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550a:	f003 0308 	and.w	r3, r3, #8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d103      	bne.n	800551a <HAL_UART_IRQHandler+0x17a>
 8005512:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005516:	2b00      	cmp	r3, #0
 8005518:	d04f      	beq.n	80055ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 fa9d 	bl	8005a5a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552a:	2b40      	cmp	r3, #64	@ 0x40
 800552c:	d141      	bne.n	80055b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3314      	adds	r3, #20
 8005534:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005538:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800553c:	e853 3f00 	ldrex	r3, [r3]
 8005540:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005544:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800554c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	3314      	adds	r3, #20
 8005556:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800555a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800555e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005562:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005566:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005572:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d1d9      	bne.n	800552e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557e:	2b00      	cmp	r3, #0
 8005580:	d013      	beq.n	80055aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005586:	4a8a      	ldr	r2, [pc, #552]	@ (80057b0 <HAL_UART_IRQHandler+0x410>)
 8005588:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800558e:	4618      	mov	r0, r3
 8005590:	f7fd fcce 	bl	8002f30 <HAL_DMA_Abort_IT>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d016      	beq.n	80055c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055a4:	4610      	mov	r0, r2
 80055a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a8:	e00e      	b.n	80055c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f9ac 	bl	8005908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b0:	e00a      	b.n	80055c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f9a8 	bl	8005908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b8:	e006      	b.n	80055c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f9a4 	bl	8005908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055c6:	e18d      	b.n	80058e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c8:	bf00      	nop
    return;
 80055ca:	e18b      	b.n	80058e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	f040 8167 	bne.w	80058a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055da:	f003 0310 	and.w	r3, r3, #16
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 8160 	beq.w	80058a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80055e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e8:	f003 0310 	and.w	r3, r3, #16
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 8159 	beq.w	80058a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055f2:	2300      	movs	r3, #0
 80055f4:	60bb      	str	r3, [r7, #8]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	60bb      	str	r3, [r7, #8]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	60bb      	str	r3, [r7, #8]
 8005606:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005612:	2b40      	cmp	r3, #64	@ 0x40
 8005614:	f040 80ce 	bne.w	80057b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005624:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 80a9 	beq.w	8005780 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005632:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005636:	429a      	cmp	r2, r3
 8005638:	f080 80a2 	bcs.w	8005780 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005642:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800564e:	f000 8088 	beq.w	8005762 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	330c      	adds	r3, #12
 8005658:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005668:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800566c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005670:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	330c      	adds	r3, #12
 800567a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800567e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005682:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005686:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800568a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005696:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1d9      	bne.n	8005652 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	3314      	adds	r3, #20
 80056a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056a8:	e853 3f00 	ldrex	r3, [r3]
 80056ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056b0:	f023 0301 	bic.w	r3, r3, #1
 80056b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3314      	adds	r3, #20
 80056be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056ce:	e841 2300 	strex	r3, r2, [r1]
 80056d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1e1      	bne.n	800569e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3314      	adds	r3, #20
 80056e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80056ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005700:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005702:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005704:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005706:	e841 2300 	strex	r3, r2, [r1]
 800570a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800570c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1e3      	bne.n	80056da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2220      	movs	r2, #32
 8005716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	330c      	adds	r3, #12
 8005726:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800572a:	e853 3f00 	ldrex	r3, [r3]
 800572e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005732:	f023 0310 	bic.w	r3, r3, #16
 8005736:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	330c      	adds	r3, #12
 8005740:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005744:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005746:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005748:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800574a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800574c:	e841 2300 	strex	r3, r2, [r1]
 8005750:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1e3      	bne.n	8005720 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800575c:	4618      	mov	r0, r3
 800575e:	f7fd fb77 	bl	8002e50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2202      	movs	r2, #2
 8005766:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005770:	b29b      	uxth	r3, r3
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	b29b      	uxth	r3, r3
 8005776:	4619      	mov	r1, r3
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f8cf 	bl	800591c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800577e:	e0b3      	b.n	80058e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005784:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005788:	429a      	cmp	r2, r3
 800578a:	f040 80ad 	bne.w	80058e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005792:	69db      	ldr	r3, [r3, #28]
 8005794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005798:	f040 80a6 	bne.w	80058e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057a6:	4619      	mov	r1, r3
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f8b7 	bl	800591c <HAL_UARTEx_RxEventCallback>
      return;
 80057ae:	e09b      	b.n	80058e8 <HAL_UART_IRQHandler+0x548>
 80057b0:	08005b21 	.word	0x08005b21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057bc:	b29b      	uxth	r3, r3
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f000 808e 	beq.w	80058ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80057d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 8089 	beq.w	80058ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	330c      	adds	r3, #12
 80057e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	330c      	adds	r3, #12
 80057fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005800:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005804:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800580c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e3      	bne.n	80057da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3314      	adds	r3, #20
 8005818:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	623b      	str	r3, [r7, #32]
   return(result);
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	f023 0301 	bic.w	r3, r3, #1
 8005828:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3314      	adds	r3, #20
 8005832:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005836:	633a      	str	r2, [r7, #48]	@ 0x30
 8005838:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800583c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e3      	bne.n	8005812 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	330c      	adds	r3, #12
 800585e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	e853 3f00 	ldrex	r3, [r3]
 8005866:	60fb      	str	r3, [r7, #12]
   return(result);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0310 	bic.w	r3, r3, #16
 800586e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	330c      	adds	r3, #12
 8005878:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800587c:	61fa      	str	r2, [r7, #28]
 800587e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	69b9      	ldr	r1, [r7, #24]
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	617b      	str	r3, [r7, #20]
   return(result);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e3      	bne.n	8005858 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005896:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f83d 	bl	800591c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058a2:	e023      	b.n	80058ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d009      	beq.n	80058c4 <HAL_UART_IRQHandler+0x524>
 80058b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d003      	beq.n	80058c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f940 	bl	8005b42 <UART_Transmit_IT>
    return;
 80058c2:	e014      	b.n	80058ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00e      	beq.n	80058ee <HAL_UART_IRQHandler+0x54e>
 80058d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f980 	bl	8005be2 <UART_EndTransmit_IT>
    return;
 80058e2:	e004      	b.n	80058ee <HAL_UART_IRQHandler+0x54e>
    return;
 80058e4:	bf00      	nop
 80058e6:	e002      	b.n	80058ee <HAL_UART_IRQHandler+0x54e>
      return;
 80058e8:	bf00      	nop
 80058ea:	e000      	b.n	80058ee <HAL_UART_IRQHandler+0x54e>
      return;
 80058ec:	bf00      	nop
  }
}
 80058ee:	37e8      	adds	r7, #232	@ 0xe8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	4613      	mov	r3, r2
 8005942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005944:	e03b      	b.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594c:	d037      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594e:	f7fd f96d 	bl	8002c2c <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	6a3a      	ldr	r2, [r7, #32]
 800595a:	429a      	cmp	r2, r3
 800595c:	d302      	bcc.n	8005964 <UART_WaitOnFlagUntilTimeout+0x30>
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e03a      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d023      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2b80      	cmp	r3, #128	@ 0x80
 800597a:	d020      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b40      	cmp	r3, #64	@ 0x40
 8005980:	d01d      	beq.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b08      	cmp	r3, #8
 800598e:	d116      	bne.n	80059be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	617b      	str	r3, [r7, #20]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f857 	bl	8005a5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2208      	movs	r2, #8
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e00f      	b.n	80059de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4013      	ands	r3, r2
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	bf0c      	ite	eq
 80059ce:	2301      	moveq	r3, #1
 80059d0:	2300      	movne	r3, #0
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	461a      	mov	r2, r3
 80059d6:	79fb      	ldrb	r3, [r7, #7]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d0b4      	beq.n	8005946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3718      	adds	r7, #24
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b085      	sub	sp, #20
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	4613      	mov	r3, r2
 80059f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	88fa      	ldrh	r2, [r7, #6]
 80059fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	88fa      	ldrh	r2, [r7, #6]
 8005a04:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2222      	movs	r2, #34	@ 0x22
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d007      	beq.n	8005a2c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a2a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f042 0220 	orr.w	r2, r2, #32
 8005a4a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3714      	adds	r7, #20
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b095      	sub	sp, #84	@ 0x54
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	330c      	adds	r3, #12
 8005a68:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6c:	e853 3f00 	ldrex	r3, [r3]
 8005a70:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a82:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e5      	bne.n	8005a62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	3314      	adds	r3, #20
 8005a9c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	e853 3f00 	ldrex	r3, [r3]
 8005aa4:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	f023 0301 	bic.w	r3, r3, #1
 8005aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	3314      	adds	r3, #20
 8005ab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005abe:	e841 2300 	strex	r3, r2, [r1]
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1e5      	bne.n	8005a96 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d119      	bne.n	8005b06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	330c      	adds	r3, #12
 8005ad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	e853 3f00 	ldrex	r3, [r3]
 8005ae0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f023 0310 	bic.w	r3, r3, #16
 8005ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005af2:	61ba      	str	r2, [r7, #24]
 8005af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af6:	6979      	ldr	r1, [r7, #20]
 8005af8:	69ba      	ldr	r2, [r7, #24]
 8005afa:	e841 2300 	strex	r3, r2, [r1]
 8005afe:	613b      	str	r3, [r7, #16]
   return(result);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1e5      	bne.n	8005ad2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2220      	movs	r2, #32
 8005b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b14:	bf00      	nop
 8005b16:	3754      	adds	r7, #84	@ 0x54
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff fee7 	bl	8005908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b3a:	bf00      	nop
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b085      	sub	sp, #20
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b21      	cmp	r3, #33	@ 0x21
 8005b54:	d13e      	bne.n	8005bd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5e:	d114      	bne.n	8005b8a <UART_Transmit_IT+0x48>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d110      	bne.n	8005b8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	1c9a      	adds	r2, r3, #2
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	621a      	str	r2, [r3, #32]
 8005b88:	e008      	b.n	8005b9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	1c59      	adds	r1, r3, #1
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6211      	str	r1, [r2, #32]
 8005b94:	781a      	ldrb	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10f      	bne.n	8005bd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3714      	adds	r7, #20
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff fe76 	bl	80058f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b08c      	sub	sp, #48	@ 0x30
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	2b22      	cmp	r3, #34	@ 0x22
 8005c2c:	f040 80aa 	bne.w	8005d84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c38:	d115      	bne.n	8005c66 <UART_Receive_IT+0x54>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d111      	bne.n	8005c66 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c46:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	1c9a      	adds	r2, r3, #2
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c64:	e024      	b.n	8005cb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c74:	d007      	beq.n	8005c86 <UART_Receive_IT+0x74>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10a      	bne.n	8005c94 <UART_Receive_IT+0x82>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c90:	701a      	strb	r2, [r3, #0]
 8005c92:	e008      	b.n	8005ca6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d15d      	bne.n	8005d80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0220 	bic.w	r2, r2, #32
 8005cd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ce2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0201 	bic.w	r2, r2, #1
 8005cf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d135      	bne.n	8005d76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	330c      	adds	r3, #12
 8005d16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	e853 3f00 	ldrex	r3, [r3]
 8005d1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f023 0310 	bic.w	r3, r3, #16
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	330c      	adds	r3, #12
 8005d2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d30:	623a      	str	r2, [r7, #32]
 8005d32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	69f9      	ldr	r1, [r7, #28]
 8005d36:	6a3a      	ldr	r2, [r7, #32]
 8005d38:	e841 2300 	strex	r3, r2, [r1]
 8005d3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e5      	bne.n	8005d10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0310 	and.w	r3, r3, #16
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d10a      	bne.n	8005d68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d52:	2300      	movs	r3, #0
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	60fb      	str	r3, [r7, #12]
 8005d66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f7ff fdd4 	bl	800591c <HAL_UARTEx_RxEventCallback>
 8005d74:	e002      	b.n	8005d7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7fb fa78 	bl	800126c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	e002      	b.n	8005d86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	e000      	b.n	8005d86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d84:	2302      	movs	r3, #2
  }
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3730      	adds	r7, #48	@ 0x30
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
	...

08005d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d94:	b0c0      	sub	sp, #256	@ 0x100
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dac:	68d9      	ldr	r1, [r3, #12]
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	ea40 0301 	orr.w	r3, r0, r1
 8005db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbe:	689a      	ldr	r2, [r3, #8]
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005de8:	f021 010c 	bic.w	r1, r1, #12
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005df6:	430b      	orrs	r3, r1
 8005df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	6999      	ldr	r1, [r3, #24]
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	ea40 0301 	orr.w	r3, r0, r1
 8005e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800605c <UART_SetConfig+0x2cc>)
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d005      	beq.n	8005e30 <UART_SetConfig+0xa0>
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8006060 <UART_SetConfig+0x2d0>)
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d104      	bne.n	8005e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e30:	f7fd fec2 	bl	8003bb8 <HAL_RCC_GetPCLK2Freq>
 8005e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e38:	e003      	b.n	8005e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e3a:	f7fd fea9 	bl	8003b90 <HAL_RCC_GetPCLK1Freq>
 8005e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e4c:	f040 810c 	bne.w	8006068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e54:	2200      	movs	r2, #0
 8005e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e62:	4622      	mov	r2, r4
 8005e64:	462b      	mov	r3, r5
 8005e66:	1891      	adds	r1, r2, r2
 8005e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e6a:	415b      	adcs	r3, r3
 8005e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e72:	4621      	mov	r1, r4
 8005e74:	eb12 0801 	adds.w	r8, r2, r1
 8005e78:	4629      	mov	r1, r5
 8005e7a:	eb43 0901 	adc.w	r9, r3, r1
 8005e7e:	f04f 0200 	mov.w	r2, #0
 8005e82:	f04f 0300 	mov.w	r3, #0
 8005e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e92:	4690      	mov	r8, r2
 8005e94:	4699      	mov	r9, r3
 8005e96:	4623      	mov	r3, r4
 8005e98:	eb18 0303 	adds.w	r3, r8, r3
 8005e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	eb49 0303 	adc.w	r3, r9, r3
 8005ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	18db      	adds	r3, r3, r3
 8005ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	eb42 0303 	adc.w	r3, r2, r3
 8005eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ed4:	f7fa fe80 	bl	8000bd8 <__aeabi_uldivmod>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4b61      	ldr	r3, [pc, #388]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005ede:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee2:	095b      	lsrs	r3, r3, #5
 8005ee4:	011c      	lsls	r4, r3, #4
 8005ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ef8:	4642      	mov	r2, r8
 8005efa:	464b      	mov	r3, r9
 8005efc:	1891      	adds	r1, r2, r2
 8005efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f00:	415b      	adcs	r3, r3
 8005f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f08:	4641      	mov	r1, r8
 8005f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f0e:	4649      	mov	r1, r9
 8005f10:	eb43 0b01 	adc.w	fp, r3, r1
 8005f14:	f04f 0200 	mov.w	r2, #0
 8005f18:	f04f 0300 	mov.w	r3, #0
 8005f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f28:	4692      	mov	sl, r2
 8005f2a:	469b      	mov	fp, r3
 8005f2c:	4643      	mov	r3, r8
 8005f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f36:	464b      	mov	r3, r9
 8005f38:	eb4b 0303 	adc.w	r3, fp, r3
 8005f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f54:	460b      	mov	r3, r1
 8005f56:	18db      	adds	r3, r3, r3
 8005f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	eb42 0303 	adc.w	r3, r2, r3
 8005f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f6a:	f7fa fe35 	bl	8000bd8 <__aeabi_uldivmod>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	4611      	mov	r1, r2
 8005f74:	4b3b      	ldr	r3, [pc, #236]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f76:	fba3 2301 	umull	r2, r3, r3, r1
 8005f7a:	095b      	lsrs	r3, r3, #5
 8005f7c:	2264      	movs	r2, #100	@ 0x64
 8005f7e:	fb02 f303 	mul.w	r3, r2, r3
 8005f82:	1acb      	subs	r3, r1, r3
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f8a:	4b36      	ldr	r3, [pc, #216]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f90:	095b      	lsrs	r3, r3, #5
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f98:	441c      	add	r4, r3
 8005f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fac:	4642      	mov	r2, r8
 8005fae:	464b      	mov	r3, r9
 8005fb0:	1891      	adds	r1, r2, r2
 8005fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fb4:	415b      	adcs	r3, r3
 8005fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	1851      	adds	r1, r2, r1
 8005fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fc2:	4649      	mov	r1, r9
 8005fc4:	414b      	adcs	r3, r1
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	00cb      	lsls	r3, r1, #3
 8005fd8:	4651      	mov	r1, sl
 8005fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fde:	4651      	mov	r1, sl
 8005fe0:	00ca      	lsls	r2, r1, #3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	4642      	mov	r2, r8
 8005fea:	189b      	adds	r3, r3, r2
 8005fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ff0:	464b      	mov	r3, r9
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	eb42 0303 	adc.w	r3, r2, r3
 8005ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800600c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006010:	460b      	mov	r3, r1
 8006012:	18db      	adds	r3, r3, r3
 8006014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006016:	4613      	mov	r3, r2
 8006018:	eb42 0303 	adc.w	r3, r2, r3
 800601c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800601e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006026:	f7fa fdd7 	bl	8000bd8 <__aeabi_uldivmod>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	@ 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	3332      	adds	r3, #50	@ 0x32
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	f003 0207 	and.w	r2, r3, #7
 800604e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4422      	add	r2, r4
 8006056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006058:	e106      	b.n	8006268 <UART_SetConfig+0x4d8>
 800605a:	bf00      	nop
 800605c:	40011000 	.word	0x40011000
 8006060:	40011400 	.word	0x40011400
 8006064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800606c:	2200      	movs	r2, #0
 800606e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800607a:	4642      	mov	r2, r8
 800607c:	464b      	mov	r3, r9
 800607e:	1891      	adds	r1, r2, r2
 8006080:	6239      	str	r1, [r7, #32]
 8006082:	415b      	adcs	r3, r3
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
 8006086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800608a:	4641      	mov	r1, r8
 800608c:	1854      	adds	r4, r2, r1
 800608e:	4649      	mov	r1, r9
 8006090:	eb43 0501 	adc.w	r5, r3, r1
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	00eb      	lsls	r3, r5, #3
 800609e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060a2:	00e2      	lsls	r2, r4, #3
 80060a4:	4614      	mov	r4, r2
 80060a6:	461d      	mov	r5, r3
 80060a8:	4643      	mov	r3, r8
 80060aa:	18e3      	adds	r3, r4, r3
 80060ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060b0:	464b      	mov	r3, r9
 80060b2:	eb45 0303 	adc.w	r3, r5, r3
 80060b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	f04f 0300 	mov.w	r3, #0
 80060d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060d6:	4629      	mov	r1, r5
 80060d8:	008b      	lsls	r3, r1, #2
 80060da:	4621      	mov	r1, r4
 80060dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e0:	4621      	mov	r1, r4
 80060e2:	008a      	lsls	r2, r1, #2
 80060e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060e8:	f7fa fd76 	bl	8000bd8 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4b60      	ldr	r3, [pc, #384]	@ (8006274 <UART_SetConfig+0x4e4>)
 80060f2:	fba3 2302 	umull	r2, r3, r3, r2
 80060f6:	095b      	lsrs	r3, r3, #5
 80060f8:	011c      	lsls	r4, r3, #4
 80060fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fe:	2200      	movs	r2, #0
 8006100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	1891      	adds	r1, r2, r2
 8006112:	61b9      	str	r1, [r7, #24]
 8006114:	415b      	adcs	r3, r3
 8006116:	61fb      	str	r3, [r7, #28]
 8006118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800611c:	4641      	mov	r1, r8
 800611e:	1851      	adds	r1, r2, r1
 8006120:	6139      	str	r1, [r7, #16]
 8006122:	4649      	mov	r1, r9
 8006124:	414b      	adcs	r3, r1
 8006126:	617b      	str	r3, [r7, #20]
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006134:	4659      	mov	r1, fp
 8006136:	00cb      	lsls	r3, r1, #3
 8006138:	4651      	mov	r1, sl
 800613a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800613e:	4651      	mov	r1, sl
 8006140:	00ca      	lsls	r2, r1, #3
 8006142:	4610      	mov	r0, r2
 8006144:	4619      	mov	r1, r3
 8006146:	4603      	mov	r3, r0
 8006148:	4642      	mov	r2, r8
 800614a:	189b      	adds	r3, r3, r2
 800614c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006150:	464b      	mov	r3, r9
 8006152:	460a      	mov	r2, r1
 8006154:	eb42 0303 	adc.w	r3, r2, r3
 8006158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006174:	4649      	mov	r1, r9
 8006176:	008b      	lsls	r3, r1, #2
 8006178:	4641      	mov	r1, r8
 800617a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617e:	4641      	mov	r1, r8
 8006180:	008a      	lsls	r2, r1, #2
 8006182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006186:	f7fa fd27 	bl	8000bd8 <__aeabi_uldivmod>
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	4611      	mov	r1, r2
 8006190:	4b38      	ldr	r3, [pc, #224]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006192:	fba3 2301 	umull	r2, r3, r3, r1
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	2264      	movs	r2, #100	@ 0x64
 800619a:	fb02 f303 	mul.w	r3, r2, r3
 800619e:	1acb      	subs	r3, r1, r3
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	3332      	adds	r3, #50	@ 0x32
 80061a4:	4a33      	ldr	r2, [pc, #204]	@ (8006274 <UART_SetConfig+0x4e4>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061b0:	441c      	add	r4, r3
 80061b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b6:	2200      	movs	r2, #0
 80061b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80061ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80061bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	1891      	adds	r1, r2, r2
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	415b      	adcs	r3, r3
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061d0:	4641      	mov	r1, r8
 80061d2:	1851      	adds	r1, r2, r1
 80061d4:	6039      	str	r1, [r7, #0]
 80061d6:	4649      	mov	r1, r9
 80061d8:	414b      	adcs	r3, r1
 80061da:	607b      	str	r3, [r7, #4]
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061e8:	4659      	mov	r1, fp
 80061ea:	00cb      	lsls	r3, r1, #3
 80061ec:	4651      	mov	r1, sl
 80061ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f2:	4651      	mov	r1, sl
 80061f4:	00ca      	lsls	r2, r1, #3
 80061f6:	4610      	mov	r0, r2
 80061f8:	4619      	mov	r1, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	4642      	mov	r2, r8
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006202:	464b      	mov	r3, r9
 8006204:	460a      	mov	r2, r1
 8006206:	eb42 0303 	adc.w	r3, r2, r3
 800620a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	663b      	str	r3, [r7, #96]	@ 0x60
 8006216:	667a      	str	r2, [r7, #100]	@ 0x64
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006224:	4649      	mov	r1, r9
 8006226:	008b      	lsls	r3, r1, #2
 8006228:	4641      	mov	r1, r8
 800622a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800622e:	4641      	mov	r1, r8
 8006230:	008a      	lsls	r2, r1, #2
 8006232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006236:	f7fa fccf 	bl	8000bd8 <__aeabi_uldivmod>
 800623a:	4602      	mov	r2, r0
 800623c:	460b      	mov	r3, r1
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006240:	fba3 1302 	umull	r1, r3, r3, r2
 8006244:	095b      	lsrs	r3, r3, #5
 8006246:	2164      	movs	r1, #100	@ 0x64
 8006248:	fb01 f303 	mul.w	r3, r1, r3
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	3332      	adds	r3, #50	@ 0x32
 8006252:	4a08      	ldr	r2, [pc, #32]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006254:	fba2 2303 	umull	r2, r3, r2, r3
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4422      	add	r2, r4
 8006266:	609a      	str	r2, [r3, #8]
}
 8006268:	bf00      	nop
 800626a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800626e:	46bd      	mov	sp, r7
 8006270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006274:	51eb851f 	.word	0x51eb851f

08006278 <__NVIC_SetPriority>:
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	4603      	mov	r3, r0
 8006280:	6039      	str	r1, [r7, #0]
 8006282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006288:	2b00      	cmp	r3, #0
 800628a:	db0a      	blt.n	80062a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	b2da      	uxtb	r2, r3
 8006290:	490c      	ldr	r1, [pc, #48]	@ (80062c4 <__NVIC_SetPriority+0x4c>)
 8006292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006296:	0112      	lsls	r2, r2, #4
 8006298:	b2d2      	uxtb	r2, r2
 800629a:	440b      	add	r3, r1
 800629c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80062a0:	e00a      	b.n	80062b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	4908      	ldr	r1, [pc, #32]	@ (80062c8 <__NVIC_SetPriority+0x50>)
 80062a8:	79fb      	ldrb	r3, [r7, #7]
 80062aa:	f003 030f 	and.w	r3, r3, #15
 80062ae:	3b04      	subs	r3, #4
 80062b0:	0112      	lsls	r2, r2, #4
 80062b2:	b2d2      	uxtb	r2, r2
 80062b4:	440b      	add	r3, r1
 80062b6:	761a      	strb	r2, [r3, #24]
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	e000e100 	.word	0xe000e100
 80062c8:	e000ed00 	.word	0xe000ed00

080062cc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062d0:	4b05      	ldr	r3, [pc, #20]	@ (80062e8 <SysTick_Handler+0x1c>)
 80062d2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062d4:	f001 fdf4 	bl	8007ec0 <xTaskGetSchedulerState>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d001      	beq.n	80062e2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062de:	f002 fbeb 	bl	8008ab8 <xPortSysTickHandler>
  }
}
 80062e2:	bf00      	nop
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	e000e010 	.word	0xe000e010

080062ec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062ec:	b580      	push	{r7, lr}
 80062ee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062f0:	2100      	movs	r1, #0
 80062f2:	f06f 0004 	mvn.w	r0, #4
 80062f6:	f7ff ffbf 	bl	8006278 <__NVIC_SetPriority>
#endif
}
 80062fa:	bf00      	nop
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006306:	f3ef 8305 	mrs	r3, IPSR
 800630a:	603b      	str	r3, [r7, #0]
  return(result);
 800630c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800630e:	2b00      	cmp	r3, #0
 8006310:	d003      	beq.n	800631a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006312:	f06f 0305 	mvn.w	r3, #5
 8006316:	607b      	str	r3, [r7, #4]
 8006318:	e00c      	b.n	8006334 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800631a:	4b0a      	ldr	r3, [pc, #40]	@ (8006344 <osKernelInitialize+0x44>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d105      	bne.n	800632e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006322:	4b08      	ldr	r3, [pc, #32]	@ (8006344 <osKernelInitialize+0x44>)
 8006324:	2201      	movs	r2, #1
 8006326:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006328:	2300      	movs	r3, #0
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	e002      	b.n	8006334 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800632e:	f04f 33ff 	mov.w	r3, #4294967295
 8006332:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006334:	687b      	ldr	r3, [r7, #4]
}
 8006336:	4618      	mov	r0, r3
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	20000d84 	.word	0x20000d84

08006348 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800634e:	f3ef 8305 	mrs	r3, IPSR
 8006352:	603b      	str	r3, [r7, #0]
  return(result);
 8006354:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <osKernelStart+0x1a>
    stat = osErrorISR;
 800635a:	f06f 0305 	mvn.w	r3, #5
 800635e:	607b      	str	r3, [r7, #4]
 8006360:	e010      	b.n	8006384 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006362:	4b0b      	ldr	r3, [pc, #44]	@ (8006390 <osKernelStart+0x48>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d109      	bne.n	800637e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800636a:	f7ff ffbf 	bl	80062ec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800636e:	4b08      	ldr	r3, [pc, #32]	@ (8006390 <osKernelStart+0x48>)
 8006370:	2202      	movs	r2, #2
 8006372:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006374:	f001 f940 	bl	80075f8 <vTaskStartScheduler>
      stat = osOK;
 8006378:	2300      	movs	r3, #0
 800637a:	607b      	str	r3, [r7, #4]
 800637c:	e002      	b.n	8006384 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800637e:	f04f 33ff 	mov.w	r3, #4294967295
 8006382:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006384:	687b      	ldr	r3, [r7, #4]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3708      	adds	r7, #8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	20000d84 	.word	0x20000d84

08006394 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006394:	b580      	push	{r7, lr}
 8006396:	b08e      	sub	sp, #56	@ 0x38
 8006398:	af04      	add	r7, sp, #16
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80063a0:	2300      	movs	r3, #0
 80063a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063a4:	f3ef 8305 	mrs	r3, IPSR
 80063a8:	617b      	str	r3, [r7, #20]
  return(result);
 80063aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d17e      	bne.n	80064ae <osThreadNew+0x11a>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d07b      	beq.n	80064ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80063b6:	2380      	movs	r3, #128	@ 0x80
 80063b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80063ba:	2318      	movs	r3, #24
 80063bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063be:	2300      	movs	r3, #0
 80063c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063c2:	f04f 33ff 	mov.w	r3, #4294967295
 80063c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d045      	beq.n	800645a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d002      	beq.n	80063dc <osThreadNew+0x48>
        name = attr->name;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <osThreadNew+0x6e>
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	2b38      	cmp	r3, #56	@ 0x38
 80063f4:	d805      	bhi.n	8006402 <osThreadNew+0x6e>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <osThreadNew+0x72>
        return (NULL);
 8006402:	2300      	movs	r3, #0
 8006404:	e054      	b.n	80064b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	089b      	lsrs	r3, r3, #2
 8006414:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00e      	beq.n	800643c <osThreadNew+0xa8>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	2ba7      	cmp	r3, #167	@ 0xa7
 8006424:	d90a      	bls.n	800643c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800642a:	2b00      	cmp	r3, #0
 800642c:	d006      	beq.n	800643c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <osThreadNew+0xa8>
        mem = 1;
 8006436:	2301      	movs	r3, #1
 8006438:	61bb      	str	r3, [r7, #24]
 800643a:	e010      	b.n	800645e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d10c      	bne.n	800645e <osThreadNew+0xca>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d108      	bne.n	800645e <osThreadNew+0xca>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d104      	bne.n	800645e <osThreadNew+0xca>
          mem = 0;
 8006454:	2300      	movs	r3, #0
 8006456:	61bb      	str	r3, [r7, #24]
 8006458:	e001      	b.n	800645e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800645a:	2300      	movs	r3, #0
 800645c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d110      	bne.n	8006486 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800646c:	9202      	str	r2, [sp, #8]
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	6a3a      	ldr	r2, [r7, #32]
 8006478:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	f000 fec8 	bl	8007210 <xTaskCreateStatic>
 8006480:	4603      	mov	r3, r0
 8006482:	613b      	str	r3, [r7, #16]
 8006484:	e013      	b.n	80064ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d110      	bne.n	80064ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	b29a      	uxth	r2, r3
 8006490:	f107 0310 	add.w	r3, r7, #16
 8006494:	9301      	str	r3, [sp, #4]
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 ff16 	bl	80072d0 <xTaskCreate>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d001      	beq.n	80064ae <osThreadNew+0x11a>
            hTask = NULL;
 80064aa:	2300      	movs	r3, #0
 80064ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80064ae:	693b      	ldr	r3, [r7, #16]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3728      	adds	r7, #40	@ 0x28
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064c0:	f3ef 8305 	mrs	r3, IPSR
 80064c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80064c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d003      	beq.n	80064d4 <osDelay+0x1c>
    stat = osErrorISR;
 80064cc:	f06f 0305 	mvn.w	r3, #5
 80064d0:	60fb      	str	r3, [r7, #12]
 80064d2:	e007      	b.n	80064e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d002      	beq.n	80064e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f001 f854 	bl	800758c <vTaskDelay>
    }
  }

  return (stat);
 80064e4:	68fb      	ldr	r3, [r7, #12]
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b08a      	sub	sp, #40	@ 0x28
 80064f2:	af02      	add	r7, sp, #8
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064fe:	f3ef 8305 	mrs	r3, IPSR
 8006502:	613b      	str	r3, [r7, #16]
  return(result);
 8006504:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006506:	2b00      	cmp	r3, #0
 8006508:	d15f      	bne.n	80065ca <osMessageQueueNew+0xdc>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d05c      	beq.n	80065ca <osMessageQueueNew+0xdc>
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d059      	beq.n	80065ca <osMessageQueueNew+0xdc>
    mem = -1;
 8006516:	f04f 33ff 	mov.w	r3, #4294967295
 800651a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d029      	beq.n	8006576 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d012      	beq.n	8006550 <osMessageQueueNew+0x62>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	2b4f      	cmp	r3, #79	@ 0x4f
 8006530:	d90e      	bls.n	8006550 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00a      	beq.n	8006550 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	695a      	ldr	r2, [r3, #20]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	68b9      	ldr	r1, [r7, #8]
 8006542:	fb01 f303 	mul.w	r3, r1, r3
 8006546:	429a      	cmp	r2, r3
 8006548:	d302      	bcc.n	8006550 <osMessageQueueNew+0x62>
        mem = 1;
 800654a:	2301      	movs	r3, #1
 800654c:	61bb      	str	r3, [r7, #24]
 800654e:	e014      	b.n	800657a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d110      	bne.n	800657a <osMessageQueueNew+0x8c>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10c      	bne.n	800657a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006564:	2b00      	cmp	r3, #0
 8006566:	d108      	bne.n	800657a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d104      	bne.n	800657a <osMessageQueueNew+0x8c>
          mem = 0;
 8006570:	2300      	movs	r3, #0
 8006572:	61bb      	str	r3, [r7, #24]
 8006574:	e001      	b.n	800657a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006576:	2300      	movs	r3, #0
 8006578:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	2b01      	cmp	r3, #1
 800657e:	d10b      	bne.n	8006598 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	2100      	movs	r1, #0
 800658a:	9100      	str	r1, [sp, #0]
 800658c:	68b9      	ldr	r1, [r7, #8]
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 f972 	bl	8006878 <xQueueGenericCreateStatic>
 8006594:	61f8      	str	r0, [r7, #28]
 8006596:	e008      	b.n	80065aa <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d105      	bne.n	80065aa <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800659e:	2200      	movs	r2, #0
 80065a0:	68b9      	ldr	r1, [r7, #8]
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f000 f9e5 	bl	8006972 <xQueueGenericCreate>
 80065a8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80065aa:	69fb      	ldr	r3, [r7, #28]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00c      	beq.n	80065ca <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <osMessageQueueNew+0xd0>
        name = attr->name;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	617b      	str	r3, [r7, #20]
 80065bc:	e001      	b.n	80065c2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80065c2:	6979      	ldr	r1, [r7, #20]
 80065c4:	69f8      	ldr	r0, [r7, #28]
 80065c6:	f000 fdc5 	bl	8007154 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80065ca:	69fb      	ldr	r3, [r7, #28]
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3720      	adds	r7, #32
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4a07      	ldr	r2, [pc, #28]	@ (8006600 <vApplicationGetIdleTaskMemory+0x2c>)
 80065e4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4a06      	ldr	r2, [pc, #24]	@ (8006604 <vApplicationGetIdleTaskMemory+0x30>)
 80065ea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2280      	movs	r2, #128	@ 0x80
 80065f0:	601a      	str	r2, [r3, #0]
}
 80065f2:	bf00      	nop
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	20000d88 	.word	0x20000d88
 8006604:	20000e30 	.word	0x20000e30

08006608 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4a07      	ldr	r2, [pc, #28]	@ (8006634 <vApplicationGetTimerTaskMemory+0x2c>)
 8006618:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	4a06      	ldr	r2, [pc, #24]	@ (8006638 <vApplicationGetTimerTaskMemory+0x30>)
 800661e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006626:	601a      	str	r2, [r3, #0]
}
 8006628:	bf00      	nop
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr
 8006634:	20001030 	.word	0x20001030
 8006638:	200010d8 	.word	0x200010d8

0800663c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f103 0208 	add.w	r2, r3, #8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f04f 32ff 	mov.w	r2, #4294967295
 8006654:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f103 0208 	add.w	r2, r3, #8
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f103 0208 	add.w	r2, r3, #8
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006696:	b480      	push	{r7}
 8006698:	b085      	sub	sp, #20
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
 800669e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689a      	ldr	r2, [r3, #8]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	1c5a      	adds	r2, r3, #1
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	601a      	str	r2, [r3, #0]
}
 80066d2:	bf00      	nop
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80066de:	b480      	push	{r7}
 80066e0:	b085      	sub	sp, #20
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f4:	d103      	bne.n	80066fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	e00c      	b.n	8006718 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	3308      	adds	r3, #8
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	e002      	b.n	800670c <vListInsert+0x2e>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	60fb      	str	r3, [r7, #12]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	429a      	cmp	r2, r3
 8006716:	d2f6      	bcs.n	8006706 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	683a      	ldr	r2, [r7, #0]
 8006726:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	683a      	ldr	r2, [r7, #0]
 8006732:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	1c5a      	adds	r2, r3, #1
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	601a      	str	r2, [r3, #0]
}
 8006744:	bf00      	nop
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006750:	b480      	push	{r7}
 8006752:	b085      	sub	sp, #20
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	6892      	ldr	r2, [r2, #8]
 8006766:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	6852      	ldr	r2, [r2, #4]
 8006770:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	429a      	cmp	r2, r3
 800677a:	d103      	bne.n	8006784 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689a      	ldr	r2, [r3, #8]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	1e5a      	subs	r2, r3, #1
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3714      	adds	r7, #20
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10b      	bne.n	80067d0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80067b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067bc:	f383 8811 	msr	BASEPRI, r3
 80067c0:	f3bf 8f6f 	isb	sy
 80067c4:	f3bf 8f4f 	dsb	sy
 80067c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80067ca:	bf00      	nop
 80067cc:	bf00      	nop
 80067ce:	e7fd      	b.n	80067cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80067d0:	f002 f8e2 	bl	8008998 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	68f9      	ldr	r1, [r7, #12]
 80067de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067e0:	fb01 f303 	mul.w	r3, r1, r3
 80067e4:	441a      	add	r2, r3
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006800:	3b01      	subs	r3, #1
 8006802:	68f9      	ldr	r1, [r7, #12]
 8006804:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006806:	fb01 f303 	mul.w	r3, r1, r3
 800680a:	441a      	add	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	22ff      	movs	r2, #255	@ 0xff
 8006814:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	22ff      	movs	r2, #255	@ 0xff
 800681c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d114      	bne.n	8006850 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d01a      	beq.n	8006864 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	3310      	adds	r3, #16
 8006832:	4618      	mov	r0, r3
 8006834:	f001 f97e 	bl	8007b34 <xTaskRemoveFromEventList>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d012      	beq.n	8006864 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800683e:	4b0d      	ldr	r3, [pc, #52]	@ (8006874 <xQueueGenericReset+0xd0>)
 8006840:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006844:	601a      	str	r2, [r3, #0]
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	e009      	b.n	8006864 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3310      	adds	r3, #16
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff fef1 	bl	800663c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	3324      	adds	r3, #36	@ 0x24
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff feec 	bl	800663c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006864:	f002 f8ca 	bl	80089fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006868:	2301      	movs	r3, #1
}
 800686a:	4618      	mov	r0, r3
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	e000ed04 	.word	0xe000ed04

08006878 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006878:	b580      	push	{r7, lr}
 800687a:	b08e      	sub	sp, #56	@ 0x38
 800687c:	af02      	add	r7, sp, #8
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	607a      	str	r2, [r7, #4]
 8006884:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10b      	bne.n	80068a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800688c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800689e:	bf00      	nop
 80068a0:	bf00      	nop
 80068a2:	e7fd      	b.n	80068a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80068bc:	bf00      	nop
 80068be:	bf00      	nop
 80068c0:	e7fd      	b.n	80068be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <xQueueGenericCreateStatic+0x56>
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d001      	beq.n	80068d2 <xQueueGenericCreateStatic+0x5a>
 80068ce:	2301      	movs	r3, #1
 80068d0:	e000      	b.n	80068d4 <xQueueGenericCreateStatic+0x5c>
 80068d2:	2300      	movs	r3, #0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d10b      	bne.n	80068f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80068d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068dc:	f383 8811 	msr	BASEPRI, r3
 80068e0:	f3bf 8f6f 	isb	sy
 80068e4:	f3bf 8f4f 	dsb	sy
 80068e8:	623b      	str	r3, [r7, #32]
}
 80068ea:	bf00      	nop
 80068ec:	bf00      	nop
 80068ee:	e7fd      	b.n	80068ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d102      	bne.n	80068fc <xQueueGenericCreateStatic+0x84>
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <xQueueGenericCreateStatic+0x88>
 80068fc:	2301      	movs	r3, #1
 80068fe:	e000      	b.n	8006902 <xQueueGenericCreateStatic+0x8a>
 8006900:	2300      	movs	r3, #0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10b      	bne.n	800691e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	61fb      	str	r3, [r7, #28]
}
 8006918:	bf00      	nop
 800691a:	bf00      	nop
 800691c:	e7fd      	b.n	800691a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800691e:	2350      	movs	r3, #80	@ 0x50
 8006920:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2b50      	cmp	r3, #80	@ 0x50
 8006926:	d00b      	beq.n	8006940 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692c:	f383 8811 	msr	BASEPRI, r3
 8006930:	f3bf 8f6f 	isb	sy
 8006934:	f3bf 8f4f 	dsb	sy
 8006938:	61bb      	str	r3, [r7, #24]
}
 800693a:	bf00      	nop
 800693c:	bf00      	nop
 800693e:	e7fd      	b.n	800693c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006940:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00d      	beq.n	8006968 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800694c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006954:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	4613      	mov	r3, r2
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	68b9      	ldr	r1, [r7, #8]
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 f840 	bl	80069e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800696a:	4618      	mov	r0, r3
 800696c:	3730      	adds	r7, #48	@ 0x30
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006972:	b580      	push	{r7, lr}
 8006974:	b08a      	sub	sp, #40	@ 0x28
 8006976:	af02      	add	r7, sp, #8
 8006978:	60f8      	str	r0, [r7, #12]
 800697a:	60b9      	str	r1, [r7, #8]
 800697c:	4613      	mov	r3, r2
 800697e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10b      	bne.n	800699e <xQueueGenericCreate+0x2c>
	__asm volatile
 8006986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698a:	f383 8811 	msr	BASEPRI, r3
 800698e:	f3bf 8f6f 	isb	sy
 8006992:	f3bf 8f4f 	dsb	sy
 8006996:	613b      	str	r3, [r7, #16]
}
 8006998:	bf00      	nop
 800699a:	bf00      	nop
 800699c:	e7fd      	b.n	800699a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	fb02 f303 	mul.w	r3, r2, r3
 80069a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	3350      	adds	r3, #80	@ 0x50
 80069ac:	4618      	mov	r0, r3
 80069ae:	f002 f915 	bl	8008bdc <pvPortMalloc>
 80069b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d011      	beq.n	80069de <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	3350      	adds	r3, #80	@ 0x50
 80069c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80069cc:	79fa      	ldrb	r2, [r7, #7]
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	9300      	str	r3, [sp, #0]
 80069d2:	4613      	mov	r3, r2
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	68b9      	ldr	r1, [r7, #8]
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f000 f805 	bl	80069e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80069de:	69bb      	ldr	r3, [r7, #24]
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3720      	adds	r7, #32
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
 80069f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d103      	bne.n	8006a04 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	69ba      	ldr	r2, [r7, #24]
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	e002      	b.n	8006a0a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	68ba      	ldr	r2, [r7, #8]
 8006a14:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006a16:	2101      	movs	r1, #1
 8006a18:	69b8      	ldr	r0, [r7, #24]
 8006a1a:	f7ff fec3 	bl	80067a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	78fa      	ldrb	r2, [r7, #3]
 8006a22:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006a26:	bf00      	nop
 8006a28:	3710      	adds	r7, #16
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
	...

08006a30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b08e      	sub	sp, #56	@ 0x38
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10b      	bne.n	8006a64 <xQueueGenericSend+0x34>
	__asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
 8006a62:	e7fd      	b.n	8006a60 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d103      	bne.n	8006a72 <xQueueGenericSend+0x42>
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <xQueueGenericSend+0x46>
 8006a72:	2301      	movs	r3, #1
 8006a74:	e000      	b.n	8006a78 <xQueueGenericSend+0x48>
 8006a76:	2300      	movs	r3, #0
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10b      	bne.n	8006a94 <xQueueGenericSend+0x64>
	__asm volatile
 8006a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a80:	f383 8811 	msr	BASEPRI, r3
 8006a84:	f3bf 8f6f 	isb	sy
 8006a88:	f3bf 8f4f 	dsb	sy
 8006a8c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006a8e:	bf00      	nop
 8006a90:	bf00      	nop
 8006a92:	e7fd      	b.n	8006a90 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d103      	bne.n	8006aa2 <xQueueGenericSend+0x72>
 8006a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d101      	bne.n	8006aa6 <xQueueGenericSend+0x76>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e000      	b.n	8006aa8 <xQueueGenericSend+0x78>
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d10b      	bne.n	8006ac4 <xQueueGenericSend+0x94>
	__asm volatile
 8006aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab0:	f383 8811 	msr	BASEPRI, r3
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	623b      	str	r3, [r7, #32]
}
 8006abe:	bf00      	nop
 8006ac0:	bf00      	nop
 8006ac2:	e7fd      	b.n	8006ac0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ac4:	f001 f9fc 	bl	8007ec0 <xTaskGetSchedulerState>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d102      	bne.n	8006ad4 <xQueueGenericSend+0xa4>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d101      	bne.n	8006ad8 <xQueueGenericSend+0xa8>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e000      	b.n	8006ada <xQueueGenericSend+0xaa>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <xQueueGenericSend+0xc6>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	61fb      	str	r3, [r7, #28]
}
 8006af0:	bf00      	nop
 8006af2:	bf00      	nop
 8006af4:	e7fd      	b.n	8006af2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006af6:	f001 ff4f 	bl	8008998 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d302      	bcc.n	8006b0c <xQueueGenericSend+0xdc>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d129      	bne.n	8006b60 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	68b9      	ldr	r1, [r7, #8]
 8006b10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b12:	f000 fa0f 	bl	8006f34 <prvCopyDataToQueue>
 8006b16:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d010      	beq.n	8006b42 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b22:	3324      	adds	r3, #36	@ 0x24
 8006b24:	4618      	mov	r0, r3
 8006b26:	f001 f805 	bl	8007b34 <xTaskRemoveFromEventList>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d013      	beq.n	8006b58 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b30:	4b3f      	ldr	r3, [pc, #252]	@ (8006c30 <xQueueGenericSend+0x200>)
 8006b32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b36:	601a      	str	r2, [r3, #0]
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	f3bf 8f6f 	isb	sy
 8006b40:	e00a      	b.n	8006b58 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d007      	beq.n	8006b58 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b48:	4b39      	ldr	r3, [pc, #228]	@ (8006c30 <xQueueGenericSend+0x200>)
 8006b4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b58:	f001 ff50 	bl	80089fc <vPortExitCritical>
				return pdPASS;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e063      	b.n	8006c28 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d103      	bne.n	8006b6e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006b66:	f001 ff49 	bl	80089fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	e05c      	b.n	8006c28 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d106      	bne.n	8006b82 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006b74:	f107 0314 	add.w	r3, r7, #20
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f001 f83f 	bl	8007bfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006b82:	f001 ff3b 	bl	80089fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006b86:	f000 fda7 	bl	80076d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006b8a:	f001 ff05 	bl	8008998 <vPortEnterCritical>
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b94:	b25b      	sxtb	r3, r3
 8006b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b9a:	d103      	bne.n	8006ba4 <xQueueGenericSend+0x174>
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006baa:	b25b      	sxtb	r3, r3
 8006bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb0:	d103      	bne.n	8006bba <xQueueGenericSend+0x18a>
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006bba:	f001 ff1f 	bl	80089fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bbe:	1d3a      	adds	r2, r7, #4
 8006bc0:	f107 0314 	add.w	r3, r7, #20
 8006bc4:	4611      	mov	r1, r2
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f001 f82e 	bl	8007c28 <xTaskCheckForTimeOut>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d124      	bne.n	8006c1c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006bd2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bd4:	f000 faa6 	bl	8007124 <prvIsQueueFull>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d018      	beq.n	8006c10 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be0:	3310      	adds	r3, #16
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	4611      	mov	r1, r2
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 ff52 	bl	8007a90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006bec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bee:	f000 fa31 	bl	8007054 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006bf2:	f000 fd7f 	bl	80076f4 <xTaskResumeAll>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f47f af7c 	bne.w	8006af6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8006c30 <xQueueGenericSend+0x200>)
 8006c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	e772      	b.n	8006af6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c12:	f000 fa1f 	bl	8007054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c16:	f000 fd6d 	bl	80076f4 <xTaskResumeAll>
 8006c1a:	e76c      	b.n	8006af6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c1e:	f000 fa19 	bl	8007054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c22:	f000 fd67 	bl	80076f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c26:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3738      	adds	r7, #56	@ 0x38
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	e000ed04 	.word	0xe000ed04

08006c34 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b090      	sub	sp, #64	@ 0x40
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	60f8      	str	r0, [r7, #12]
 8006c3c:	60b9      	str	r1, [r7, #8]
 8006c3e:	607a      	str	r2, [r7, #4]
 8006c40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006c46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d10b      	bne.n	8006c64 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c5e:	bf00      	nop
 8006c60:	bf00      	nop
 8006c62:	e7fd      	b.n	8006c60 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d103      	bne.n	8006c72 <xQueueGenericSendFromISR+0x3e>
 8006c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <xQueueGenericSendFromISR+0x42>
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <xQueueGenericSendFromISR+0x44>
 8006c76:	2300      	movs	r3, #0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10b      	bne.n	8006c94 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d103      	bne.n	8006ca2 <xQueueGenericSendFromISR+0x6e>
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d101      	bne.n	8006ca6 <xQueueGenericSendFromISR+0x72>
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e000      	b.n	8006ca8 <xQueueGenericSendFromISR+0x74>
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10b      	bne.n	8006cc4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb0:	f383 8811 	msr	BASEPRI, r3
 8006cb4:	f3bf 8f6f 	isb	sy
 8006cb8:	f3bf 8f4f 	dsb	sy
 8006cbc:	623b      	str	r3, [r7, #32]
}
 8006cbe:	bf00      	nop
 8006cc0:	bf00      	nop
 8006cc2:	e7fd      	b.n	8006cc0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006cc4:	f001 ff48 	bl	8008b58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006cc8:	f3ef 8211 	mrs	r2, BASEPRI
 8006ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd0:	f383 8811 	msr	BASEPRI, r3
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	f3bf 8f4f 	dsb	sy
 8006cdc:	61fa      	str	r2, [r7, #28]
 8006cde:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006ce0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ce2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ce6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d302      	bcc.n	8006cf6 <xQueueGenericSendFromISR+0xc2>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d12f      	bne.n	8006d56 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d06:	683a      	ldr	r2, [r7, #0]
 8006d08:	68b9      	ldr	r1, [r7, #8]
 8006d0a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d0c:	f000 f912 	bl	8006f34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d10:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d18:	d112      	bne.n	8006d40 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d016      	beq.n	8006d50 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d24:	3324      	adds	r3, #36	@ 0x24
 8006d26:	4618      	mov	r0, r3
 8006d28:	f000 ff04 	bl	8007b34 <xTaskRemoveFromEventList>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00e      	beq.n	8006d50 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d00b      	beq.n	8006d50 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	e007      	b.n	8006d50 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d44:	3301      	adds	r3, #1
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	b25a      	sxtb	r2, r3
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006d50:	2301      	movs	r3, #1
 8006d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006d54:	e001      	b.n	8006d5a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006d64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3740      	adds	r7, #64	@ 0x40
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08c      	sub	sp, #48	@ 0x30
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10b      	bne.n	8006da2 <xQueueReceive+0x32>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	623b      	str	r3, [r7, #32]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d103      	bne.n	8006db0 <xQueueReceive+0x40>
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d101      	bne.n	8006db4 <xQueueReceive+0x44>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e000      	b.n	8006db6 <xQueueReceive+0x46>
 8006db4:	2300      	movs	r3, #0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10b      	bne.n	8006dd2 <xQueueReceive+0x62>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	61fb      	str	r3, [r7, #28]
}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	e7fd      	b.n	8006dce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006dd2:	f001 f875 	bl	8007ec0 <xTaskGetSchedulerState>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d102      	bne.n	8006de2 <xQueueReceive+0x72>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <xQueueReceive+0x76>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <xQueueReceive+0x78>
 8006de6:	2300      	movs	r3, #0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10b      	bne.n	8006e04 <xQueueReceive+0x94>
	__asm volatile
 8006dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df0:	f383 8811 	msr	BASEPRI, r3
 8006df4:	f3bf 8f6f 	isb	sy
 8006df8:	f3bf 8f4f 	dsb	sy
 8006dfc:	61bb      	str	r3, [r7, #24]
}
 8006dfe:	bf00      	nop
 8006e00:	bf00      	nop
 8006e02:	e7fd      	b.n	8006e00 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e04:	f001 fdc8 	bl	8008998 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d01f      	beq.n	8006e54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e14:	68b9      	ldr	r1, [r7, #8]
 8006e16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e18:	f000 f8f6 	bl	8007008 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1e:	1e5a      	subs	r2, r3, #1
 8006e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00f      	beq.n	8006e4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	3310      	adds	r3, #16
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 fe7f 	bl	8007b34 <xTaskRemoveFromEventList>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d007      	beq.n	8006e4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8006f30 <xQueueReceive+0x1c0>)
 8006e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e4c:	f001 fdd6 	bl	80089fc <vPortExitCritical>
				return pdPASS;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e069      	b.n	8006f28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d103      	bne.n	8006e62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006e5a:	f001 fdcf 	bl	80089fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	e062      	b.n	8006f28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d106      	bne.n	8006e76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e68:	f107 0310 	add.w	r3, r7, #16
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f000 fec5 	bl	8007bfc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006e72:	2301      	movs	r3, #1
 8006e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006e76:	f001 fdc1 	bl	80089fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006e7a:	f000 fc2d 	bl	80076d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006e7e:	f001 fd8b 	bl	8008998 <vPortEnterCritical>
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006e88:	b25b      	sxtb	r3, r3
 8006e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8e:	d103      	bne.n	8006e98 <xQueueReceive+0x128>
 8006e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006e9e:	b25b      	sxtb	r3, r3
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ea4:	d103      	bne.n	8006eae <xQueueReceive+0x13e>
 8006ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006eae:	f001 fda5 	bl	80089fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006eb2:	1d3a      	adds	r2, r7, #4
 8006eb4:	f107 0310 	add.w	r3, r7, #16
 8006eb8:	4611      	mov	r1, r2
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f000 feb4 	bl	8007c28 <xTaskCheckForTimeOut>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d123      	bne.n	8006f0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ec8:	f000 f916 	bl	80070f8 <prvIsQueueEmpty>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d017      	beq.n	8006f02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed4:	3324      	adds	r3, #36	@ 0x24
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	4611      	mov	r1, r2
 8006eda:	4618      	mov	r0, r3
 8006edc:	f000 fdd8 	bl	8007a90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006ee0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ee2:	f000 f8b7 	bl	8007054 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ee6:	f000 fc05 	bl	80076f4 <xTaskResumeAll>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d189      	bne.n	8006e04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8006f30 <xQueueReceive+0x1c0>)
 8006ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	f3bf 8f4f 	dsb	sy
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	e780      	b.n	8006e04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f04:	f000 f8a6 	bl	8007054 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f08:	f000 fbf4 	bl	80076f4 <xTaskResumeAll>
 8006f0c:	e77a      	b.n	8006e04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f10:	f000 f8a0 	bl	8007054 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f14:	f000 fbee 	bl	80076f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f1a:	f000 f8ed 	bl	80070f8 <prvIsQueueEmpty>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f43f af6f 	beq.w	8006e04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3730      	adds	r7, #48	@ 0x30
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	e000ed04 	.word	0xe000ed04

08006f34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	60f8      	str	r0, [r7, #12]
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006f40:	2300      	movs	r3, #0
 8006f42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10d      	bne.n	8006f6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d14d      	bne.n	8006ff6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 ffcc 	bl	8007efc <xTaskPriorityDisinherit>
 8006f64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	609a      	str	r2, [r3, #8]
 8006f6c:	e043      	b.n	8006ff6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d119      	bne.n	8006fa8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6858      	ldr	r0, [r3, #4]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	68b9      	ldr	r1, [r7, #8]
 8006f80:	f003 f851 	bl	800a026 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8c:	441a      	add	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d32b      	bcc.n	8006ff6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	605a      	str	r2, [r3, #4]
 8006fa6:	e026      	b.n	8006ff6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	68d8      	ldr	r0, [r3, #12]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	68b9      	ldr	r1, [r7, #8]
 8006fb4:	f003 f837 	bl	800a026 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	68da      	ldr	r2, [r3, #12]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc0:	425b      	negs	r3, r3
 8006fc2:	441a      	add	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	68da      	ldr	r2, [r3, #12]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d207      	bcs.n	8006fe4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	689a      	ldr	r2, [r3, #8]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fdc:	425b      	negs	r3, r3
 8006fde:	441a      	add	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d105      	bne.n	8006ff6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d002      	beq.n	8006ff6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1c5a      	adds	r2, r3, #1
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006ffe:	697b      	ldr	r3, [r7, #20]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3718      	adds	r7, #24
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007016:	2b00      	cmp	r3, #0
 8007018:	d018      	beq.n	800704c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007022:	441a      	add	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	68da      	ldr	r2, [r3, #12]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	429a      	cmp	r2, r3
 8007032:	d303      	bcc.n	800703c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	68d9      	ldr	r1, [r3, #12]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007044:	461a      	mov	r2, r3
 8007046:	6838      	ldr	r0, [r7, #0]
 8007048:	f002 ffed 	bl	800a026 <memcpy>
	}
}
 800704c:	bf00      	nop
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800705c:	f001 fc9c 	bl	8008998 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007066:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007068:	e011      	b.n	800708e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706e:	2b00      	cmp	r3, #0
 8007070:	d012      	beq.n	8007098 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	3324      	adds	r3, #36	@ 0x24
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fd5c 	bl	8007b34 <xTaskRemoveFromEventList>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d001      	beq.n	8007086 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007082:	f000 fe35 	bl	8007cf0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007086:	7bfb      	ldrb	r3, [r7, #15]
 8007088:	3b01      	subs	r3, #1
 800708a:	b2db      	uxtb	r3, r3
 800708c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800708e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007092:	2b00      	cmp	r3, #0
 8007094:	dce9      	bgt.n	800706a <prvUnlockQueue+0x16>
 8007096:	e000      	b.n	800709a <prvUnlockQueue+0x46>
					break;
 8007098:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	22ff      	movs	r2, #255	@ 0xff
 800709e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80070a2:	f001 fcab 	bl	80089fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80070a6:	f001 fc77 	bl	8008998 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070b2:	e011      	b.n	80070d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d012      	beq.n	80070e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	3310      	adds	r3, #16
 80070c0:	4618      	mov	r0, r3
 80070c2:	f000 fd37 	bl	8007b34 <xTaskRemoveFromEventList>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d001      	beq.n	80070d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80070cc:	f000 fe10 	bl	8007cf0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80070d0:	7bbb      	ldrb	r3, [r7, #14]
 80070d2:	3b01      	subs	r3, #1
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80070d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	dce9      	bgt.n	80070b4 <prvUnlockQueue+0x60>
 80070e0:	e000      	b.n	80070e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80070e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	22ff      	movs	r2, #255	@ 0xff
 80070e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80070ec:	f001 fc86 	bl	80089fc <vPortExitCritical>
}
 80070f0:	bf00      	nop
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}

080070f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007100:	f001 fc4a 	bl	8008998 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007108:	2b00      	cmp	r3, #0
 800710a:	d102      	bne.n	8007112 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800710c:	2301      	movs	r3, #1
 800710e:	60fb      	str	r3, [r7, #12]
 8007110:	e001      	b.n	8007116 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007112:	2300      	movs	r3, #0
 8007114:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007116:	f001 fc71 	bl	80089fc <vPortExitCritical>

	return xReturn;
 800711a:	68fb      	ldr	r3, [r7, #12]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}

08007124 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800712c:	f001 fc34 	bl	8008998 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007138:	429a      	cmp	r2, r3
 800713a:	d102      	bne.n	8007142 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800713c:	2301      	movs	r3, #1
 800713e:	60fb      	str	r3, [r7, #12]
 8007140:	e001      	b.n	8007146 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007146:	f001 fc59 	bl	80089fc <vPortExitCritical>

	return xReturn;
 800714a:	68fb      	ldr	r3, [r7, #12]
}
 800714c:	4618      	mov	r0, r3
 800714e:	3710      	adds	r7, #16
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	e014      	b.n	800718e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007164:	4a0f      	ldr	r2, [pc, #60]	@ (80071a4 <vQueueAddToRegistry+0x50>)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d10b      	bne.n	8007188 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007170:	490c      	ldr	r1, [pc, #48]	@ (80071a4 <vQueueAddToRegistry+0x50>)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	683a      	ldr	r2, [r7, #0]
 8007176:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800717a:	4a0a      	ldr	r2, [pc, #40]	@ (80071a4 <vQueueAddToRegistry+0x50>)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	00db      	lsls	r3, r3, #3
 8007180:	4413      	add	r3, r2
 8007182:	687a      	ldr	r2, [r7, #4]
 8007184:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007186:	e006      	b.n	8007196 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	3301      	adds	r3, #1
 800718c:	60fb      	str	r3, [r7, #12]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2b07      	cmp	r3, #7
 8007192:	d9e7      	bls.n	8007164 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007194:	bf00      	nop
 8007196:	bf00      	nop
 8007198:	3714      	adds	r7, #20
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	200014d8 	.word	0x200014d8

080071a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b086      	sub	sp, #24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80071b8:	f001 fbee 	bl	8008998 <vPortEnterCritical>
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071c2:	b25b      	sxtb	r3, r3
 80071c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c8:	d103      	bne.n	80071d2 <vQueueWaitForMessageRestricted+0x2a>
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071d8:	b25b      	sxtb	r3, r3
 80071da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071de:	d103      	bne.n	80071e8 <vQueueWaitForMessageRestricted+0x40>
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071e8:	f001 fc08 	bl	80089fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d106      	bne.n	8007202 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	3324      	adds	r3, #36	@ 0x24
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	68b9      	ldr	r1, [r7, #8]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f000 fc6d 	bl	8007adc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007202:	6978      	ldr	r0, [r7, #20]
 8007204:	f7ff ff26 	bl	8007054 <prvUnlockQueue>
	}
 8007208:	bf00      	nop
 800720a:	3718      	adds	r7, #24
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007210:	b580      	push	{r7, lr}
 8007212:	b08e      	sub	sp, #56	@ 0x38
 8007214:	af04      	add	r7, sp, #16
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
 800721c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800721e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007220:	2b00      	cmp	r3, #0
 8007222:	d10b      	bne.n	800723c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007228:	f383 8811 	msr	BASEPRI, r3
 800722c:	f3bf 8f6f 	isb	sy
 8007230:	f3bf 8f4f 	dsb	sy
 8007234:	623b      	str	r3, [r7, #32]
}
 8007236:	bf00      	nop
 8007238:	bf00      	nop
 800723a:	e7fd      	b.n	8007238 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800723c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10b      	bne.n	800725a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	61fb      	str	r3, [r7, #28]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800725a:	23a8      	movs	r3, #168	@ 0xa8
 800725c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2ba8      	cmp	r3, #168	@ 0xa8
 8007262:	d00b      	beq.n	800727c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	61bb      	str	r3, [r7, #24]
}
 8007276:	bf00      	nop
 8007278:	bf00      	nop
 800727a:	e7fd      	b.n	8007278 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800727c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800727e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007280:	2b00      	cmp	r3, #0
 8007282:	d01e      	beq.n	80072c2 <xTaskCreateStatic+0xb2>
 8007284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007286:	2b00      	cmp	r3, #0
 8007288:	d01b      	beq.n	80072c2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800728a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800728e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007290:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007292:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007296:	2202      	movs	r2, #2
 8007298:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800729c:	2300      	movs	r3, #0
 800729e:	9303      	str	r3, [sp, #12]
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	9302      	str	r3, [sp, #8]
 80072a4:	f107 0314 	add.w	r3, r7, #20
 80072a8:	9301      	str	r3, [sp, #4]
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f000 f851 	bl	800735c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80072ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80072bc:	f000 f8f6 	bl	80074ac <prvAddNewTaskToReadyList>
 80072c0:	e001      	b.n	80072c6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80072c2:	2300      	movs	r3, #0
 80072c4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072c6:	697b      	ldr	r3, [r7, #20]
	}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3728      	adds	r7, #40	@ 0x28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b08c      	sub	sp, #48	@ 0x30
 80072d4:	af04      	add	r7, sp, #16
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	603b      	str	r3, [r7, #0]
 80072dc:	4613      	mov	r3, r2
 80072de:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072e0:	88fb      	ldrh	r3, [r7, #6]
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4618      	mov	r0, r3
 80072e6:	f001 fc79 	bl	8008bdc <pvPortMalloc>
 80072ea:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00e      	beq.n	8007310 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072f2:	20a8      	movs	r0, #168	@ 0xa8
 80072f4:	f001 fc72 	bl	8008bdc <pvPortMalloc>
 80072f8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	631a      	str	r2, [r3, #48]	@ 0x30
 8007306:	e005      	b.n	8007314 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007308:	6978      	ldr	r0, [r7, #20]
 800730a:	f001 fd35 	bl	8008d78 <vPortFree>
 800730e:	e001      	b.n	8007314 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007310:	2300      	movs	r3, #0
 8007312:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d017      	beq.n	800734a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800731a:	69fb      	ldr	r3, [r7, #28]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007322:	88fa      	ldrh	r2, [r7, #6]
 8007324:	2300      	movs	r3, #0
 8007326:	9303      	str	r3, [sp, #12]
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	9302      	str	r3, [sp, #8]
 800732c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732e:	9301      	str	r3, [sp, #4]
 8007330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	68b9      	ldr	r1, [r7, #8]
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f000 f80f 	bl	800735c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800733e:	69f8      	ldr	r0, [r7, #28]
 8007340:	f000 f8b4 	bl	80074ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007344:	2301      	movs	r3, #1
 8007346:	61bb      	str	r3, [r7, #24]
 8007348:	e002      	b.n	8007350 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800734a:	f04f 33ff 	mov.w	r3, #4294967295
 800734e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007350:	69bb      	ldr	r3, [r7, #24]
	}
 8007352:	4618      	mov	r0, r3
 8007354:	3720      	adds	r7, #32
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
	...

0800735c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	461a      	mov	r2, r3
 8007374:	21a5      	movs	r1, #165	@ 0xa5
 8007376:	f002 fcdf 	bl	8009d38 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800737a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007384:	3b01      	subs	r3, #1
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	4413      	add	r3, r2
 800738a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	f023 0307 	bic.w	r3, r3, #7
 8007392:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	f003 0307 	and.w	r3, r3, #7
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00b      	beq.n	80073b6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	617b      	str	r3, [r7, #20]
}
 80073b0:	bf00      	nop
 80073b2:	bf00      	nop
 80073b4:	e7fd      	b.n	80073b2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d01f      	beq.n	80073fc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073bc:	2300      	movs	r3, #0
 80073be:	61fb      	str	r3, [r7, #28]
 80073c0:	e012      	b.n	80073e8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073c2:	68ba      	ldr	r2, [r7, #8]
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	4413      	add	r3, r2
 80073c8:	7819      	ldrb	r1, [r3, #0]
 80073ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	4413      	add	r3, r2
 80073d0:	3334      	adds	r3, #52	@ 0x34
 80073d2:	460a      	mov	r2, r1
 80073d4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	4413      	add	r3, r2
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d006      	beq.n	80073f0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	3301      	adds	r3, #1
 80073e6:	61fb      	str	r3, [r7, #28]
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	2b0f      	cmp	r3, #15
 80073ec:	d9e9      	bls.n	80073c2 <prvInitialiseNewTask+0x66>
 80073ee:	e000      	b.n	80073f2 <prvInitialiseNewTask+0x96>
			{
				break;
 80073f0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073fa:	e003      	b.n	8007404 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007406:	2b37      	cmp	r3, #55	@ 0x37
 8007408:	d901      	bls.n	800740e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800740a:	2337      	movs	r3, #55	@ 0x37
 800740c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007412:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007418:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800741a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741c:	2200      	movs	r2, #0
 800741e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	3304      	adds	r3, #4
 8007424:	4618      	mov	r0, r3
 8007426:	f7ff f929 	bl	800667c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	3318      	adds	r3, #24
 800742e:	4618      	mov	r0, r3
 8007430:	f7ff f924 	bl	800667c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007438:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800743a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800743c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007442:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007448:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	2200      	movs	r2, #0
 800744e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	2200      	movs	r2, #0
 8007456:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	3354      	adds	r3, #84	@ 0x54
 800745e:	224c      	movs	r2, #76	@ 0x4c
 8007460:	2100      	movs	r1, #0
 8007462:	4618      	mov	r0, r3
 8007464:	f002 fc68 	bl	8009d38 <memset>
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	4a0d      	ldr	r2, [pc, #52]	@ (80074a0 <prvInitialiseNewTask+0x144>)
 800746c:	659a      	str	r2, [r3, #88]	@ 0x58
 800746e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007470:	4a0c      	ldr	r2, [pc, #48]	@ (80074a4 <prvInitialiseNewTask+0x148>)
 8007472:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007476:	4a0c      	ldr	r2, [pc, #48]	@ (80074a8 <prvInitialiseNewTask+0x14c>)
 8007478:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800747a:	683a      	ldr	r2, [r7, #0]
 800747c:	68f9      	ldr	r1, [r7, #12]
 800747e:	69b8      	ldr	r0, [r7, #24]
 8007480:	f001 f95a 	bl	8008738 <pxPortInitialiseStack>
 8007484:	4602      	mov	r2, r0
 8007486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007488:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800748a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007492:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007496:	bf00      	nop
 8007498:	3720      	adds	r7, #32
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	2000576c 	.word	0x2000576c
 80074a4:	200057d4 	.word	0x200057d4
 80074a8:	2000583c 	.word	0x2000583c

080074ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80074b4:	f001 fa70 	bl	8008998 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80074b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007570 <prvAddNewTaskToReadyList+0xc4>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3301      	adds	r3, #1
 80074be:	4a2c      	ldr	r2, [pc, #176]	@ (8007570 <prvAddNewTaskToReadyList+0xc4>)
 80074c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074c2:	4b2c      	ldr	r3, [pc, #176]	@ (8007574 <prvAddNewTaskToReadyList+0xc8>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d109      	bne.n	80074de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074ca:	4a2a      	ldr	r2, [pc, #168]	@ (8007574 <prvAddNewTaskToReadyList+0xc8>)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074d0:	4b27      	ldr	r3, [pc, #156]	@ (8007570 <prvAddNewTaskToReadyList+0xc4>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d110      	bne.n	80074fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074d8:	f000 fc2e 	bl	8007d38 <prvInitialiseTaskLists>
 80074dc:	e00d      	b.n	80074fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074de:	4b26      	ldr	r3, [pc, #152]	@ (8007578 <prvAddNewTaskToReadyList+0xcc>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d109      	bne.n	80074fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074e6:	4b23      	ldr	r3, [pc, #140]	@ (8007574 <prvAddNewTaskToReadyList+0xc8>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d802      	bhi.n	80074fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007574 <prvAddNewTaskToReadyList+0xc8>)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074fa:	4b20      	ldr	r3, [pc, #128]	@ (800757c <prvAddNewTaskToReadyList+0xd0>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	3301      	adds	r3, #1
 8007500:	4a1e      	ldr	r2, [pc, #120]	@ (800757c <prvAddNewTaskToReadyList+0xd0>)
 8007502:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007504:	4b1d      	ldr	r3, [pc, #116]	@ (800757c <prvAddNewTaskToReadyList+0xd0>)
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007510:	4b1b      	ldr	r3, [pc, #108]	@ (8007580 <prvAddNewTaskToReadyList+0xd4>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	429a      	cmp	r2, r3
 8007516:	d903      	bls.n	8007520 <prvAddNewTaskToReadyList+0x74>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751c:	4a18      	ldr	r2, [pc, #96]	@ (8007580 <prvAddNewTaskToReadyList+0xd4>)
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007524:	4613      	mov	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4a15      	ldr	r2, [pc, #84]	@ (8007584 <prvAddNewTaskToReadyList+0xd8>)
 800752e:	441a      	add	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	3304      	adds	r3, #4
 8007534:	4619      	mov	r1, r3
 8007536:	4610      	mov	r0, r2
 8007538:	f7ff f8ad 	bl	8006696 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800753c:	f001 fa5e 	bl	80089fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007540:	4b0d      	ldr	r3, [pc, #52]	@ (8007578 <prvAddNewTaskToReadyList+0xcc>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00e      	beq.n	8007566 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007548:	4b0a      	ldr	r3, [pc, #40]	@ (8007574 <prvAddNewTaskToReadyList+0xc8>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	429a      	cmp	r2, r3
 8007554:	d207      	bcs.n	8007566 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007556:	4b0c      	ldr	r3, [pc, #48]	@ (8007588 <prvAddNewTaskToReadyList+0xdc>)
 8007558:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800755c:	601a      	str	r2, [r3, #0]
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007566:	bf00      	nop
 8007568:	3708      	adds	r7, #8
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	200019ec 	.word	0x200019ec
 8007574:	20001518 	.word	0x20001518
 8007578:	200019f8 	.word	0x200019f8
 800757c:	20001a08 	.word	0x20001a08
 8007580:	200019f4 	.word	0x200019f4
 8007584:	2000151c 	.word	0x2000151c
 8007588:	e000ed04 	.word	0xe000ed04

0800758c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007594:	2300      	movs	r3, #0
 8007596:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d018      	beq.n	80075d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800759e:	4b14      	ldr	r3, [pc, #80]	@ (80075f0 <vTaskDelay+0x64>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00b      	beq.n	80075be <vTaskDelay+0x32>
	__asm volatile
 80075a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075aa:	f383 8811 	msr	BASEPRI, r3
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	60bb      	str	r3, [r7, #8]
}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	e7fd      	b.n	80075ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80075be:	f000 f88b 	bl	80076d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80075c2:	2100      	movs	r1, #0
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 fd09 	bl	8007fdc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80075ca:	f000 f893 	bl	80076f4 <xTaskResumeAll>
 80075ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d107      	bne.n	80075e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80075d6:	4b07      	ldr	r3, [pc, #28]	@ (80075f4 <vTaskDelay+0x68>)
 80075d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075dc:	601a      	str	r2, [r3, #0]
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075e6:	bf00      	nop
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20001a14 	.word	0x20001a14
 80075f4:	e000ed04 	.word	0xe000ed04

080075f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b08a      	sub	sp, #40	@ 0x28
 80075fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075fe:	2300      	movs	r3, #0
 8007600:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007602:	2300      	movs	r3, #0
 8007604:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007606:	463a      	mov	r2, r7
 8007608:	1d39      	adds	r1, r7, #4
 800760a:	f107 0308 	add.w	r3, r7, #8
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe ffe0 	bl	80065d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007614:	6839      	ldr	r1, [r7, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	9202      	str	r2, [sp, #8]
 800761c:	9301      	str	r3, [sp, #4]
 800761e:	2300      	movs	r3, #0
 8007620:	9300      	str	r3, [sp, #0]
 8007622:	2300      	movs	r3, #0
 8007624:	460a      	mov	r2, r1
 8007626:	4924      	ldr	r1, [pc, #144]	@ (80076b8 <vTaskStartScheduler+0xc0>)
 8007628:	4824      	ldr	r0, [pc, #144]	@ (80076bc <vTaskStartScheduler+0xc4>)
 800762a:	f7ff fdf1 	bl	8007210 <xTaskCreateStatic>
 800762e:	4603      	mov	r3, r0
 8007630:	4a23      	ldr	r2, [pc, #140]	@ (80076c0 <vTaskStartScheduler+0xc8>)
 8007632:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007634:	4b22      	ldr	r3, [pc, #136]	@ (80076c0 <vTaskStartScheduler+0xc8>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d002      	beq.n	8007642 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800763c:	2301      	movs	r3, #1
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e001      	b.n	8007646 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007642:	2300      	movs	r3, #0
 8007644:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2b01      	cmp	r3, #1
 800764a:	d102      	bne.n	8007652 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800764c:	f000 fd1a 	bl	8008084 <xTimerCreateTimerTask>
 8007650:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d11b      	bne.n	8007690 <vTaskStartScheduler+0x98>
	__asm volatile
 8007658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765c:	f383 8811 	msr	BASEPRI, r3
 8007660:	f3bf 8f6f 	isb	sy
 8007664:	f3bf 8f4f 	dsb	sy
 8007668:	613b      	str	r3, [r7, #16]
}
 800766a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800766c:	4b15      	ldr	r3, [pc, #84]	@ (80076c4 <vTaskStartScheduler+0xcc>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3354      	adds	r3, #84	@ 0x54
 8007672:	4a15      	ldr	r2, [pc, #84]	@ (80076c8 <vTaskStartScheduler+0xd0>)
 8007674:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007676:	4b15      	ldr	r3, [pc, #84]	@ (80076cc <vTaskStartScheduler+0xd4>)
 8007678:	f04f 32ff 	mov.w	r2, #4294967295
 800767c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800767e:	4b14      	ldr	r3, [pc, #80]	@ (80076d0 <vTaskStartScheduler+0xd8>)
 8007680:	2201      	movs	r2, #1
 8007682:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007684:	4b13      	ldr	r3, [pc, #76]	@ (80076d4 <vTaskStartScheduler+0xdc>)
 8007686:	2200      	movs	r2, #0
 8007688:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800768a:	f001 f8e1 	bl	8008850 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800768e:	e00f      	b.n	80076b0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007696:	d10b      	bne.n	80076b0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	60fb      	str	r3, [r7, #12]
}
 80076aa:	bf00      	nop
 80076ac:	bf00      	nop
 80076ae:	e7fd      	b.n	80076ac <vTaskStartScheduler+0xb4>
}
 80076b0:	bf00      	nop
 80076b2:	3718      	adds	r7, #24
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	0800d498 	.word	0x0800d498
 80076bc:	08007d09 	.word	0x08007d09
 80076c0:	20001a10 	.word	0x20001a10
 80076c4:	20001518 	.word	0x20001518
 80076c8:	20000024 	.word	0x20000024
 80076cc:	20001a0c 	.word	0x20001a0c
 80076d0:	200019f8 	.word	0x200019f8
 80076d4:	200019f0 	.word	0x200019f0

080076d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80076d8:	b480      	push	{r7}
 80076da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80076dc:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <vTaskSuspendAll+0x18>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3301      	adds	r3, #1
 80076e2:	4a03      	ldr	r2, [pc, #12]	@ (80076f0 <vTaskSuspendAll+0x18>)
 80076e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80076e6:	bf00      	nop
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	20001a14 	.word	0x20001a14

080076f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076fe:	2300      	movs	r3, #0
 8007700:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007702:	4b42      	ldr	r3, [pc, #264]	@ (800780c <xTaskResumeAll+0x118>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d10b      	bne.n	8007722 <xTaskResumeAll+0x2e>
	__asm volatile
 800770a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800770e:	f383 8811 	msr	BASEPRI, r3
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	f3bf 8f4f 	dsb	sy
 800771a:	603b      	str	r3, [r7, #0]
}
 800771c:	bf00      	nop
 800771e:	bf00      	nop
 8007720:	e7fd      	b.n	800771e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007722:	f001 f939 	bl	8008998 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007726:	4b39      	ldr	r3, [pc, #228]	@ (800780c <xTaskResumeAll+0x118>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3b01      	subs	r3, #1
 800772c:	4a37      	ldr	r2, [pc, #220]	@ (800780c <xTaskResumeAll+0x118>)
 800772e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007730:	4b36      	ldr	r3, [pc, #216]	@ (800780c <xTaskResumeAll+0x118>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d162      	bne.n	80077fe <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007738:	4b35      	ldr	r3, [pc, #212]	@ (8007810 <xTaskResumeAll+0x11c>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d05e      	beq.n	80077fe <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007740:	e02f      	b.n	80077a2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007742:	4b34      	ldr	r3, [pc, #208]	@ (8007814 <xTaskResumeAll+0x120>)
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	3318      	adds	r3, #24
 800774e:	4618      	mov	r0, r3
 8007750:	f7fe fffe 	bl	8006750 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	3304      	adds	r3, #4
 8007758:	4618      	mov	r0, r3
 800775a:	f7fe fff9 	bl	8006750 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007762:	4b2d      	ldr	r3, [pc, #180]	@ (8007818 <xTaskResumeAll+0x124>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d903      	bls.n	8007772 <xTaskResumeAll+0x7e>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800776e:	4a2a      	ldr	r2, [pc, #168]	@ (8007818 <xTaskResumeAll+0x124>)
 8007770:	6013      	str	r3, [r2, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007776:	4613      	mov	r3, r2
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	009b      	lsls	r3, r3, #2
 800777e:	4a27      	ldr	r2, [pc, #156]	@ (800781c <xTaskResumeAll+0x128>)
 8007780:	441a      	add	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	3304      	adds	r3, #4
 8007786:	4619      	mov	r1, r3
 8007788:	4610      	mov	r0, r2
 800778a:	f7fe ff84 	bl	8006696 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007792:	4b23      	ldr	r3, [pc, #140]	@ (8007820 <xTaskResumeAll+0x12c>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007798:	429a      	cmp	r2, r3
 800779a:	d302      	bcc.n	80077a2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800779c:	4b21      	ldr	r3, [pc, #132]	@ (8007824 <xTaskResumeAll+0x130>)
 800779e:	2201      	movs	r2, #1
 80077a0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077a2:	4b1c      	ldr	r3, [pc, #112]	@ (8007814 <xTaskResumeAll+0x120>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1cb      	bne.n	8007742 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d001      	beq.n	80077b4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80077b0:	f000 fb66 	bl	8007e80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80077b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007828 <xTaskResumeAll+0x134>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d010      	beq.n	80077e2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80077c0:	f000 f846 	bl	8007850 <xTaskIncrementTick>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d002      	beq.n	80077d0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80077ca:	4b16      	ldr	r3, [pc, #88]	@ (8007824 <xTaskResumeAll+0x130>)
 80077cc:	2201      	movs	r2, #1
 80077ce:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1f1      	bne.n	80077c0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80077dc:	4b12      	ldr	r3, [pc, #72]	@ (8007828 <xTaskResumeAll+0x134>)
 80077de:	2200      	movs	r2, #0
 80077e0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80077e2:	4b10      	ldr	r3, [pc, #64]	@ (8007824 <xTaskResumeAll+0x130>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d009      	beq.n	80077fe <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077ea:	2301      	movs	r3, #1
 80077ec:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077ee:	4b0f      	ldr	r3, [pc, #60]	@ (800782c <xTaskResumeAll+0x138>)
 80077f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077fe:	f001 f8fd 	bl	80089fc <vPortExitCritical>

	return xAlreadyYielded;
 8007802:	68bb      	ldr	r3, [r7, #8]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	20001a14 	.word	0x20001a14
 8007810:	200019ec 	.word	0x200019ec
 8007814:	200019ac 	.word	0x200019ac
 8007818:	200019f4 	.word	0x200019f4
 800781c:	2000151c 	.word	0x2000151c
 8007820:	20001518 	.word	0x20001518
 8007824:	20001a00 	.word	0x20001a00
 8007828:	200019fc 	.word	0x200019fc
 800782c:	e000ed04 	.word	0xe000ed04

08007830 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007836:	4b05      	ldr	r3, [pc, #20]	@ (800784c <xTaskGetTickCount+0x1c>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800783c:	687b      	ldr	r3, [r7, #4]
}
 800783e:	4618      	mov	r0, r3
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	200019f0 	.word	0x200019f0

08007850 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b086      	sub	sp, #24
 8007854:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007856:	2300      	movs	r3, #0
 8007858:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800785a:	4b4f      	ldr	r3, [pc, #316]	@ (8007998 <xTaskIncrementTick+0x148>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	f040 8090 	bne.w	8007984 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007864:	4b4d      	ldr	r3, [pc, #308]	@ (800799c <xTaskIncrementTick+0x14c>)
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3301      	adds	r3, #1
 800786a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800786c:	4a4b      	ldr	r2, [pc, #300]	@ (800799c <xTaskIncrementTick+0x14c>)
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d121      	bne.n	80078bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007878:	4b49      	ldr	r3, [pc, #292]	@ (80079a0 <xTaskIncrementTick+0x150>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00b      	beq.n	800789a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007886:	f383 8811 	msr	BASEPRI, r3
 800788a:	f3bf 8f6f 	isb	sy
 800788e:	f3bf 8f4f 	dsb	sy
 8007892:	603b      	str	r3, [r7, #0]
}
 8007894:	bf00      	nop
 8007896:	bf00      	nop
 8007898:	e7fd      	b.n	8007896 <xTaskIncrementTick+0x46>
 800789a:	4b41      	ldr	r3, [pc, #260]	@ (80079a0 <xTaskIncrementTick+0x150>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	60fb      	str	r3, [r7, #12]
 80078a0:	4b40      	ldr	r3, [pc, #256]	@ (80079a4 <xTaskIncrementTick+0x154>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a3e      	ldr	r2, [pc, #248]	@ (80079a0 <xTaskIncrementTick+0x150>)
 80078a6:	6013      	str	r3, [r2, #0]
 80078a8:	4a3e      	ldr	r2, [pc, #248]	@ (80079a4 <xTaskIncrementTick+0x154>)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	4b3e      	ldr	r3, [pc, #248]	@ (80079a8 <xTaskIncrementTick+0x158>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	3301      	adds	r3, #1
 80078b4:	4a3c      	ldr	r2, [pc, #240]	@ (80079a8 <xTaskIncrementTick+0x158>)
 80078b6:	6013      	str	r3, [r2, #0]
 80078b8:	f000 fae2 	bl	8007e80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80078bc:	4b3b      	ldr	r3, [pc, #236]	@ (80079ac <xTaskIncrementTick+0x15c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d349      	bcc.n	800795a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078c6:	4b36      	ldr	r3, [pc, #216]	@ (80079a0 <xTaskIncrementTick+0x150>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d104      	bne.n	80078da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078d0:	4b36      	ldr	r3, [pc, #216]	@ (80079ac <xTaskIncrementTick+0x15c>)
 80078d2:	f04f 32ff 	mov.w	r2, #4294967295
 80078d6:	601a      	str	r2, [r3, #0]
					break;
 80078d8:	e03f      	b.n	800795a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078da:	4b31      	ldr	r3, [pc, #196]	@ (80079a0 <xTaskIncrementTick+0x150>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078ea:	693a      	ldr	r2, [r7, #16]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d203      	bcs.n	80078fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078f2:	4a2e      	ldr	r2, [pc, #184]	@ (80079ac <xTaskIncrementTick+0x15c>)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80078f8:	e02f      	b.n	800795a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	3304      	adds	r3, #4
 80078fe:	4618      	mov	r0, r3
 8007900:	f7fe ff26 	bl	8006750 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007908:	2b00      	cmp	r3, #0
 800790a:	d004      	beq.n	8007916 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	3318      	adds	r3, #24
 8007910:	4618      	mov	r0, r3
 8007912:	f7fe ff1d 	bl	8006750 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800791a:	4b25      	ldr	r3, [pc, #148]	@ (80079b0 <xTaskIncrementTick+0x160>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	429a      	cmp	r2, r3
 8007920:	d903      	bls.n	800792a <xTaskIncrementTick+0xda>
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007926:	4a22      	ldr	r2, [pc, #136]	@ (80079b0 <xTaskIncrementTick+0x160>)
 8007928:	6013      	str	r3, [r2, #0]
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792e:	4613      	mov	r3, r2
 8007930:	009b      	lsls	r3, r3, #2
 8007932:	4413      	add	r3, r2
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	4a1f      	ldr	r2, [pc, #124]	@ (80079b4 <xTaskIncrementTick+0x164>)
 8007938:	441a      	add	r2, r3
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	3304      	adds	r3, #4
 800793e:	4619      	mov	r1, r3
 8007940:	4610      	mov	r0, r2
 8007942:	f7fe fea8 	bl	8006696 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800794a:	4b1b      	ldr	r3, [pc, #108]	@ (80079b8 <xTaskIncrementTick+0x168>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007950:	429a      	cmp	r2, r3
 8007952:	d3b8      	bcc.n	80078c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007954:	2301      	movs	r3, #1
 8007956:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007958:	e7b5      	b.n	80078c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800795a:	4b17      	ldr	r3, [pc, #92]	@ (80079b8 <xTaskIncrementTick+0x168>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007960:	4914      	ldr	r1, [pc, #80]	@ (80079b4 <xTaskIncrementTick+0x164>)
 8007962:	4613      	mov	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	4413      	add	r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	440b      	add	r3, r1
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b01      	cmp	r3, #1
 8007970:	d901      	bls.n	8007976 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007972:	2301      	movs	r3, #1
 8007974:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007976:	4b11      	ldr	r3, [pc, #68]	@ (80079bc <xTaskIncrementTick+0x16c>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d007      	beq.n	800798e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800797e:	2301      	movs	r3, #1
 8007980:	617b      	str	r3, [r7, #20]
 8007982:	e004      	b.n	800798e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007984:	4b0e      	ldr	r3, [pc, #56]	@ (80079c0 <xTaskIncrementTick+0x170>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3301      	adds	r3, #1
 800798a:	4a0d      	ldr	r2, [pc, #52]	@ (80079c0 <xTaskIncrementTick+0x170>)
 800798c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800798e:	697b      	ldr	r3, [r7, #20]
}
 8007990:	4618      	mov	r0, r3
 8007992:	3718      	adds	r7, #24
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	20001a14 	.word	0x20001a14
 800799c:	200019f0 	.word	0x200019f0
 80079a0:	200019a4 	.word	0x200019a4
 80079a4:	200019a8 	.word	0x200019a8
 80079a8:	20001a04 	.word	0x20001a04
 80079ac:	20001a0c 	.word	0x20001a0c
 80079b0:	200019f4 	.word	0x200019f4
 80079b4:	2000151c 	.word	0x2000151c
 80079b8:	20001518 	.word	0x20001518
 80079bc:	20001a00 	.word	0x20001a00
 80079c0:	200019fc 	.word	0x200019fc

080079c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80079c4:	b480      	push	{r7}
 80079c6:	b085      	sub	sp, #20
 80079c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80079ca:	4b2b      	ldr	r3, [pc, #172]	@ (8007a78 <vTaskSwitchContext+0xb4>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80079d2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a7c <vTaskSwitchContext+0xb8>)
 80079d4:	2201      	movs	r2, #1
 80079d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80079d8:	e047      	b.n	8007a6a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80079da:	4b28      	ldr	r3, [pc, #160]	@ (8007a7c <vTaskSwitchContext+0xb8>)
 80079dc:	2200      	movs	r2, #0
 80079de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079e0:	4b27      	ldr	r3, [pc, #156]	@ (8007a80 <vTaskSwitchContext+0xbc>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	60fb      	str	r3, [r7, #12]
 80079e6:	e011      	b.n	8007a0c <vTaskSwitchContext+0x48>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10b      	bne.n	8007a06 <vTaskSwitchContext+0x42>
	__asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	607b      	str	r3, [r7, #4]
}
 8007a00:	bf00      	nop
 8007a02:	bf00      	nop
 8007a04:	e7fd      	b.n	8007a02 <vTaskSwitchContext+0x3e>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	491d      	ldr	r1, [pc, #116]	@ (8007a84 <vTaskSwitchContext+0xc0>)
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	440b      	add	r3, r1
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d0e3      	beq.n	80079e8 <vTaskSwitchContext+0x24>
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4613      	mov	r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4413      	add	r3, r2
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	4a16      	ldr	r2, [pc, #88]	@ (8007a84 <vTaskSwitchContext+0xc0>)
 8007a2c:	4413      	add	r3, r2
 8007a2e:	60bb      	str	r3, [r7, #8]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	685a      	ldr	r2, [r3, #4]
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	605a      	str	r2, [r3, #4]
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	685a      	ldr	r2, [r3, #4]
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	3308      	adds	r3, #8
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d104      	bne.n	8007a50 <vTaskSwitchContext+0x8c>
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	685a      	ldr	r2, [r3, #4]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	605a      	str	r2, [r3, #4]
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	4a0c      	ldr	r2, [pc, #48]	@ (8007a88 <vTaskSwitchContext+0xc4>)
 8007a58:	6013      	str	r3, [r2, #0]
 8007a5a:	4a09      	ldr	r2, [pc, #36]	@ (8007a80 <vTaskSwitchContext+0xbc>)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a60:	4b09      	ldr	r3, [pc, #36]	@ (8007a88 <vTaskSwitchContext+0xc4>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3354      	adds	r3, #84	@ 0x54
 8007a66:	4a09      	ldr	r2, [pc, #36]	@ (8007a8c <vTaskSwitchContext+0xc8>)
 8007a68:	6013      	str	r3, [r2, #0]
}
 8007a6a:	bf00      	nop
 8007a6c:	3714      	adds	r7, #20
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	20001a14 	.word	0x20001a14
 8007a7c:	20001a00 	.word	0x20001a00
 8007a80:	200019f4 	.word	0x200019f4
 8007a84:	2000151c 	.word	0x2000151c
 8007a88:	20001518 	.word	0x20001518
 8007a8c:	20000024 	.word	0x20000024

08007a90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b084      	sub	sp, #16
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10b      	bne.n	8007ab8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	60fb      	str	r3, [r7, #12]
}
 8007ab2:	bf00      	nop
 8007ab4:	bf00      	nop
 8007ab6:	e7fd      	b.n	8007ab4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ab8:	4b07      	ldr	r3, [pc, #28]	@ (8007ad8 <vTaskPlaceOnEventList+0x48>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3318      	adds	r3, #24
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7fe fe0c 	bl	80066de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007ac6:	2101      	movs	r1, #1
 8007ac8:	6838      	ldr	r0, [r7, #0]
 8007aca:	f000 fa87 	bl	8007fdc <prvAddCurrentTaskToDelayedList>
}
 8007ace:	bf00      	nop
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20001518 	.word	0x20001518

08007adc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10b      	bne.n	8007b06 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	617b      	str	r3, [r7, #20]
}
 8007b00:	bf00      	nop
 8007b02:	bf00      	nop
 8007b04:	e7fd      	b.n	8007b02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b06:	4b0a      	ldr	r3, [pc, #40]	@ (8007b30 <vTaskPlaceOnEventListRestricted+0x54>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3318      	adds	r3, #24
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f7fe fdc1 	bl	8006696 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d002      	beq.n	8007b20 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b1e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b20:	6879      	ldr	r1, [r7, #4]
 8007b22:	68b8      	ldr	r0, [r7, #8]
 8007b24:	f000 fa5a 	bl	8007fdc <prvAddCurrentTaskToDelayedList>
	}
 8007b28:	bf00      	nop
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	20001518 	.word	0x20001518

08007b34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b086      	sub	sp, #24
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	68db      	ldr	r3, [r3, #12]
 8007b42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10b      	bne.n	8007b62 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	f383 8811 	msr	BASEPRI, r3
 8007b52:	f3bf 8f6f 	isb	sy
 8007b56:	f3bf 8f4f 	dsb	sy
 8007b5a:	60fb      	str	r3, [r7, #12]
}
 8007b5c:	bf00      	nop
 8007b5e:	bf00      	nop
 8007b60:	e7fd      	b.n	8007b5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	3318      	adds	r3, #24
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fdf2 	bl	8006750 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8007be4 <xTaskRemoveFromEventList+0xb0>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d11d      	bne.n	8007bb0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	3304      	adds	r3, #4
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7fe fde9 	bl	8006750 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b82:	4b19      	ldr	r3, [pc, #100]	@ (8007be8 <xTaskRemoveFromEventList+0xb4>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d903      	bls.n	8007b92 <xTaskRemoveFromEventList+0x5e>
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b8e:	4a16      	ldr	r2, [pc, #88]	@ (8007be8 <xTaskRemoveFromEventList+0xb4>)
 8007b90:	6013      	str	r3, [r2, #0]
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4a13      	ldr	r2, [pc, #76]	@ (8007bec <xTaskRemoveFromEventList+0xb8>)
 8007ba0:	441a      	add	r2, r3
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	3304      	adds	r3, #4
 8007ba6:	4619      	mov	r1, r3
 8007ba8:	4610      	mov	r0, r2
 8007baa:	f7fe fd74 	bl	8006696 <vListInsertEnd>
 8007bae:	e005      	b.n	8007bbc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	3318      	adds	r3, #24
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	480e      	ldr	r0, [pc, #56]	@ (8007bf0 <xTaskRemoveFromEventList+0xbc>)
 8007bb8:	f7fe fd6d 	bl	8006696 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8007bf4 <xTaskRemoveFromEventList+0xc0>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d905      	bls.n	8007bd6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bce:	4b0a      	ldr	r3, [pc, #40]	@ (8007bf8 <xTaskRemoveFromEventList+0xc4>)
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	601a      	str	r2, [r3, #0]
 8007bd4:	e001      	b.n	8007bda <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007bda:	697b      	ldr	r3, [r7, #20]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	20001a14 	.word	0x20001a14
 8007be8:	200019f4 	.word	0x200019f4
 8007bec:	2000151c 	.word	0x2000151c
 8007bf0:	200019ac 	.word	0x200019ac
 8007bf4:	20001518 	.word	0x20001518
 8007bf8:	20001a00 	.word	0x20001a00

08007bfc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c04:	4b06      	ldr	r3, [pc, #24]	@ (8007c20 <vTaskInternalSetTimeOutState+0x24>)
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c0c:	4b05      	ldr	r3, [pc, #20]	@ (8007c24 <vTaskInternalSetTimeOutState+0x28>)
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	605a      	str	r2, [r3, #4]
}
 8007c14:	bf00      	nop
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	20001a04 	.word	0x20001a04
 8007c24:	200019f0 	.word	0x200019f0

08007c28 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d10b      	bne.n	8007c50 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3c:	f383 8811 	msr	BASEPRI, r3
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	613b      	str	r3, [r7, #16]
}
 8007c4a:	bf00      	nop
 8007c4c:	bf00      	nop
 8007c4e:	e7fd      	b.n	8007c4c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	60fb      	str	r3, [r7, #12]
}
 8007c68:	bf00      	nop
 8007c6a:	bf00      	nop
 8007c6c:	e7fd      	b.n	8007c6a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007c6e:	f000 fe93 	bl	8008998 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c72:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce8 <xTaskCheckForTimeOut+0xc0>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	1ad3      	subs	r3, r2, r3
 8007c80:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c8a:	d102      	bne.n	8007c92 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	61fb      	str	r3, [r7, #28]
 8007c90:	e023      	b.n	8007cda <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	4b15      	ldr	r3, [pc, #84]	@ (8007cec <xTaskCheckForTimeOut+0xc4>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d007      	beq.n	8007cae <xTaskCheckForTimeOut+0x86>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	69ba      	ldr	r2, [r7, #24]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d302      	bcc.n	8007cae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	61fb      	str	r3, [r7, #28]
 8007cac:	e015      	b.n	8007cda <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	697a      	ldr	r2, [r7, #20]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d20b      	bcs.n	8007cd0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	1ad2      	subs	r2, r2, r3
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f7ff ff99 	bl	8007bfc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	61fb      	str	r3, [r7, #28]
 8007cce:	e004      	b.n	8007cda <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007cda:	f000 fe8f 	bl	80089fc <vPortExitCritical>

	return xReturn;
 8007cde:	69fb      	ldr	r3, [r7, #28]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3720      	adds	r7, #32
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	200019f0 	.word	0x200019f0
 8007cec:	20001a04 	.word	0x20001a04

08007cf0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007cf4:	4b03      	ldr	r3, [pc, #12]	@ (8007d04 <vTaskMissedYield+0x14>)
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]
}
 8007cfa:	bf00      	nop
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	20001a00 	.word	0x20001a00

08007d08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d10:	f000 f852 	bl	8007db8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <prvIdleTask+0x28>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d9f9      	bls.n	8007d10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d1c:	4b05      	ldr	r3, [pc, #20]	@ (8007d34 <prvIdleTask+0x2c>)
 8007d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d22:	601a      	str	r2, [r3, #0]
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d2c:	e7f0      	b.n	8007d10 <prvIdleTask+0x8>
 8007d2e:	bf00      	nop
 8007d30:	2000151c 	.word	0x2000151c
 8007d34:	e000ed04 	.word	0xe000ed04

08007d38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d3e:	2300      	movs	r3, #0
 8007d40:	607b      	str	r3, [r7, #4]
 8007d42:	e00c      	b.n	8007d5e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	4613      	mov	r3, r2
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	009b      	lsls	r3, r3, #2
 8007d4e:	4a12      	ldr	r2, [pc, #72]	@ (8007d98 <prvInitialiseTaskLists+0x60>)
 8007d50:	4413      	add	r3, r2
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7fe fc72 	bl	800663c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	607b      	str	r3, [r7, #4]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2b37      	cmp	r3, #55	@ 0x37
 8007d62:	d9ef      	bls.n	8007d44 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d64:	480d      	ldr	r0, [pc, #52]	@ (8007d9c <prvInitialiseTaskLists+0x64>)
 8007d66:	f7fe fc69 	bl	800663c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d6a:	480d      	ldr	r0, [pc, #52]	@ (8007da0 <prvInitialiseTaskLists+0x68>)
 8007d6c:	f7fe fc66 	bl	800663c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d70:	480c      	ldr	r0, [pc, #48]	@ (8007da4 <prvInitialiseTaskLists+0x6c>)
 8007d72:	f7fe fc63 	bl	800663c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007d76:	480c      	ldr	r0, [pc, #48]	@ (8007da8 <prvInitialiseTaskLists+0x70>)
 8007d78:	f7fe fc60 	bl	800663c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007d7c:	480b      	ldr	r0, [pc, #44]	@ (8007dac <prvInitialiseTaskLists+0x74>)
 8007d7e:	f7fe fc5d 	bl	800663c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007d82:	4b0b      	ldr	r3, [pc, #44]	@ (8007db0 <prvInitialiseTaskLists+0x78>)
 8007d84:	4a05      	ldr	r2, [pc, #20]	@ (8007d9c <prvInitialiseTaskLists+0x64>)
 8007d86:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007d88:	4b0a      	ldr	r3, [pc, #40]	@ (8007db4 <prvInitialiseTaskLists+0x7c>)
 8007d8a:	4a05      	ldr	r2, [pc, #20]	@ (8007da0 <prvInitialiseTaskLists+0x68>)
 8007d8c:	601a      	str	r2, [r3, #0]
}
 8007d8e:	bf00      	nop
 8007d90:	3708      	adds	r7, #8
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	2000151c 	.word	0x2000151c
 8007d9c:	2000197c 	.word	0x2000197c
 8007da0:	20001990 	.word	0x20001990
 8007da4:	200019ac 	.word	0x200019ac
 8007da8:	200019c0 	.word	0x200019c0
 8007dac:	200019d8 	.word	0x200019d8
 8007db0:	200019a4 	.word	0x200019a4
 8007db4:	200019a8 	.word	0x200019a8

08007db8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007dbe:	e019      	b.n	8007df4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007dc0:	f000 fdea 	bl	8008998 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dc4:	4b10      	ldr	r3, [pc, #64]	@ (8007e08 <prvCheckTasksWaitingTermination+0x50>)
 8007dc6:	68db      	ldr	r3, [r3, #12]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	3304      	adds	r3, #4
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f7fe fcbd 	bl	8006750 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e0c <prvCheckTasksWaitingTermination+0x54>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	4a0b      	ldr	r2, [pc, #44]	@ (8007e0c <prvCheckTasksWaitingTermination+0x54>)
 8007dde:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007de0:	4b0b      	ldr	r3, [pc, #44]	@ (8007e10 <prvCheckTasksWaitingTermination+0x58>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3b01      	subs	r3, #1
 8007de6:	4a0a      	ldr	r2, [pc, #40]	@ (8007e10 <prvCheckTasksWaitingTermination+0x58>)
 8007de8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007dea:	f000 fe07 	bl	80089fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f810 	bl	8007e14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007df4:	4b06      	ldr	r3, [pc, #24]	@ (8007e10 <prvCheckTasksWaitingTermination+0x58>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e1      	bne.n	8007dc0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007dfc:	bf00      	nop
 8007dfe:	bf00      	nop
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	200019c0 	.word	0x200019c0
 8007e0c:	200019ec 	.word	0x200019ec
 8007e10:	200019d4 	.word	0x200019d4

08007e14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3354      	adds	r3, #84	@ 0x54
 8007e20:	4618      	mov	r0, r3
 8007e22:	f002 f837 	bl	8009e94 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d108      	bne.n	8007e42 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e34:	4618      	mov	r0, r3
 8007e36:	f000 ff9f 	bl	8008d78 <vPortFree>
				vPortFree( pxTCB );
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 ff9c 	bl	8008d78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e40:	e019      	b.n	8007e76 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d103      	bne.n	8007e54 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 ff93 	bl	8008d78 <vPortFree>
	}
 8007e52:	e010      	b.n	8007e76 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d00b      	beq.n	8007e76 <prvDeleteTCB+0x62>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	60fb      	str	r3, [r7, #12]
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	e7fd      	b.n	8007e72 <prvDeleteTCB+0x5e>
	}
 8007e76:	bf00      	nop
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}
	...

08007e80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e86:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb8 <prvResetNextTaskUnblockTime+0x38>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d104      	bne.n	8007e9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007e90:	4b0a      	ldr	r3, [pc, #40]	@ (8007ebc <prvResetNextTaskUnblockTime+0x3c>)
 8007e92:	f04f 32ff 	mov.w	r2, #4294967295
 8007e96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007e98:	e008      	b.n	8007eac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e9a:	4b07      	ldr	r3, [pc, #28]	@ (8007eb8 <prvResetNextTaskUnblockTime+0x38>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68db      	ldr	r3, [r3, #12]
 8007ea0:	68db      	ldr	r3, [r3, #12]
 8007ea2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	4a04      	ldr	r2, [pc, #16]	@ (8007ebc <prvResetNextTaskUnblockTime+0x3c>)
 8007eaa:	6013      	str	r3, [r2, #0]
}
 8007eac:	bf00      	nop
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr
 8007eb8:	200019a4 	.word	0x200019a4
 8007ebc:	20001a0c 	.word	0x20001a0c

08007ec0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef4 <xTaskGetSchedulerState+0x34>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d102      	bne.n	8007ed4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	607b      	str	r3, [r7, #4]
 8007ed2:	e008      	b.n	8007ee6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ed4:	4b08      	ldr	r3, [pc, #32]	@ (8007ef8 <xTaskGetSchedulerState+0x38>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d102      	bne.n	8007ee2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007edc:	2302      	movs	r3, #2
 8007ede:	607b      	str	r3, [r7, #4]
 8007ee0:	e001      	b.n	8007ee6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ee6:	687b      	ldr	r3, [r7, #4]
	}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	370c      	adds	r7, #12
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	200019f8 	.word	0x200019f8
 8007ef8:	20001a14 	.word	0x20001a14

08007efc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b086      	sub	sp, #24
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d058      	beq.n	8007fc4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f12:	4b2f      	ldr	r3, [pc, #188]	@ (8007fd0 <xTaskPriorityDisinherit+0xd4>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d00b      	beq.n	8007f34 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	60fb      	str	r3, [r7, #12]
}
 8007f2e:	bf00      	nop
 8007f30:	bf00      	nop
 8007f32:	e7fd      	b.n	8007f30 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10b      	bne.n	8007f54 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	60bb      	str	r3, [r7, #8]
}
 8007f4e:	bf00      	nop
 8007f50:	bf00      	nop
 8007f52:	e7fd      	b.n	8007f50 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f58:	1e5a      	subs	r2, r3, #1
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d02c      	beq.n	8007fc4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d128      	bne.n	8007fc4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	3304      	adds	r3, #4
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fe fbea 	bl	8006750 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f88:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f94:	4b0f      	ldr	r3, [pc, #60]	@ (8007fd4 <xTaskPriorityDisinherit+0xd8>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d903      	bls.n	8007fa4 <xTaskPriorityDisinherit+0xa8>
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fa0:	4a0c      	ldr	r2, [pc, #48]	@ (8007fd4 <xTaskPriorityDisinherit+0xd8>)
 8007fa2:	6013      	str	r3, [r2, #0]
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fa8:	4613      	mov	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4413      	add	r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4a09      	ldr	r2, [pc, #36]	@ (8007fd8 <xTaskPriorityDisinherit+0xdc>)
 8007fb2:	441a      	add	r2, r3
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4610      	mov	r0, r2
 8007fbc:	f7fe fb6b 	bl	8006696 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007fc4:	697b      	ldr	r3, [r7, #20]
	}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	20001518 	.word	0x20001518
 8007fd4:	200019f4 	.word	0x200019f4
 8007fd8:	2000151c 	.word	0x2000151c

08007fdc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007fe6:	4b21      	ldr	r3, [pc, #132]	@ (800806c <prvAddCurrentTaskToDelayedList+0x90>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fec:	4b20      	ldr	r3, [pc, #128]	@ (8008070 <prvAddCurrentTaskToDelayedList+0x94>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7fe fbac 	bl	8006750 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ffe:	d10a      	bne.n	8008016 <prvAddCurrentTaskToDelayedList+0x3a>
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d007      	beq.n	8008016 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008006:	4b1a      	ldr	r3, [pc, #104]	@ (8008070 <prvAddCurrentTaskToDelayedList+0x94>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	3304      	adds	r3, #4
 800800c:	4619      	mov	r1, r3
 800800e:	4819      	ldr	r0, [pc, #100]	@ (8008074 <prvAddCurrentTaskToDelayedList+0x98>)
 8008010:	f7fe fb41 	bl	8006696 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008014:	e026      	b.n	8008064 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008016:	68fa      	ldr	r2, [r7, #12]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4413      	add	r3, r2
 800801c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800801e:	4b14      	ldr	r3, [pc, #80]	@ (8008070 <prvAddCurrentTaskToDelayedList+0x94>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	429a      	cmp	r2, r3
 800802c:	d209      	bcs.n	8008042 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800802e:	4b12      	ldr	r3, [pc, #72]	@ (8008078 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	4b0f      	ldr	r3, [pc, #60]	@ (8008070 <prvAddCurrentTaskToDelayedList+0x94>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3304      	adds	r3, #4
 8008038:	4619      	mov	r1, r3
 800803a:	4610      	mov	r0, r2
 800803c:	f7fe fb4f 	bl	80066de <vListInsert>
}
 8008040:	e010      	b.n	8008064 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008042:	4b0e      	ldr	r3, [pc, #56]	@ (800807c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	4b0a      	ldr	r3, [pc, #40]	@ (8008070 <prvAddCurrentTaskToDelayedList+0x94>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3304      	adds	r3, #4
 800804c:	4619      	mov	r1, r3
 800804e:	4610      	mov	r0, r2
 8008050:	f7fe fb45 	bl	80066de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008054:	4b0a      	ldr	r3, [pc, #40]	@ (8008080 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	429a      	cmp	r2, r3
 800805c:	d202      	bcs.n	8008064 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800805e:	4a08      	ldr	r2, [pc, #32]	@ (8008080 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	6013      	str	r3, [r2, #0]
}
 8008064:	bf00      	nop
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	200019f0 	.word	0x200019f0
 8008070:	20001518 	.word	0x20001518
 8008074:	200019d8 	.word	0x200019d8
 8008078:	200019a8 	.word	0x200019a8
 800807c:	200019a4 	.word	0x200019a4
 8008080:	20001a0c 	.word	0x20001a0c

08008084 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b08a      	sub	sp, #40	@ 0x28
 8008088:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800808a:	2300      	movs	r3, #0
 800808c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800808e:	f000 fb13 	bl	80086b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008092:	4b1d      	ldr	r3, [pc, #116]	@ (8008108 <xTimerCreateTimerTask+0x84>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d021      	beq.n	80080de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800809e:	2300      	movs	r3, #0
 80080a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080a2:	1d3a      	adds	r2, r7, #4
 80080a4:	f107 0108 	add.w	r1, r7, #8
 80080a8:	f107 030c 	add.w	r3, r7, #12
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7fe faab 	bl	8006608 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080b2:	6879      	ldr	r1, [r7, #4]
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	9202      	str	r2, [sp, #8]
 80080ba:	9301      	str	r3, [sp, #4]
 80080bc:	2302      	movs	r3, #2
 80080be:	9300      	str	r3, [sp, #0]
 80080c0:	2300      	movs	r3, #0
 80080c2:	460a      	mov	r2, r1
 80080c4:	4911      	ldr	r1, [pc, #68]	@ (800810c <xTimerCreateTimerTask+0x88>)
 80080c6:	4812      	ldr	r0, [pc, #72]	@ (8008110 <xTimerCreateTimerTask+0x8c>)
 80080c8:	f7ff f8a2 	bl	8007210 <xTaskCreateStatic>
 80080cc:	4603      	mov	r3, r0
 80080ce:	4a11      	ldr	r2, [pc, #68]	@ (8008114 <xTimerCreateTimerTask+0x90>)
 80080d0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80080d2:	4b10      	ldr	r3, [pc, #64]	@ (8008114 <xTimerCreateTimerTask+0x90>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80080da:	2301      	movs	r3, #1
 80080dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10b      	bne.n	80080fc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	613b      	str	r3, [r7, #16]
}
 80080f6:	bf00      	nop
 80080f8:	bf00      	nop
 80080fa:	e7fd      	b.n	80080f8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80080fc:	697b      	ldr	r3, [r7, #20]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3718      	adds	r7, #24
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	20001a48 	.word	0x20001a48
 800810c:	0800d4a0 	.word	0x0800d4a0
 8008110:	08008251 	.word	0x08008251
 8008114:	20001a4c 	.word	0x20001a4c

08008118 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b08a      	sub	sp, #40	@ 0x28
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
 8008124:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008126:	2300      	movs	r3, #0
 8008128:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10b      	bne.n	8008148 <xTimerGenericCommand+0x30>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	623b      	str	r3, [r7, #32]
}
 8008142:	bf00      	nop
 8008144:	bf00      	nop
 8008146:	e7fd      	b.n	8008144 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008148:	4b19      	ldr	r3, [pc, #100]	@ (80081b0 <xTimerGenericCommand+0x98>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d02a      	beq.n	80081a6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	2b05      	cmp	r3, #5
 8008160:	dc18      	bgt.n	8008194 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008162:	f7ff fead 	bl	8007ec0 <xTaskGetSchedulerState>
 8008166:	4603      	mov	r3, r0
 8008168:	2b02      	cmp	r3, #2
 800816a:	d109      	bne.n	8008180 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800816c:	4b10      	ldr	r3, [pc, #64]	@ (80081b0 <xTimerGenericCommand+0x98>)
 800816e:	6818      	ldr	r0, [r3, #0]
 8008170:	f107 0110 	add.w	r1, r7, #16
 8008174:	2300      	movs	r3, #0
 8008176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008178:	f7fe fc5a 	bl	8006a30 <xQueueGenericSend>
 800817c:	6278      	str	r0, [r7, #36]	@ 0x24
 800817e:	e012      	b.n	80081a6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008180:	4b0b      	ldr	r3, [pc, #44]	@ (80081b0 <xTimerGenericCommand+0x98>)
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	f107 0110 	add.w	r1, r7, #16
 8008188:	2300      	movs	r3, #0
 800818a:	2200      	movs	r2, #0
 800818c:	f7fe fc50 	bl	8006a30 <xQueueGenericSend>
 8008190:	6278      	str	r0, [r7, #36]	@ 0x24
 8008192:	e008      	b.n	80081a6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008194:	4b06      	ldr	r3, [pc, #24]	@ (80081b0 <xTimerGenericCommand+0x98>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	f107 0110 	add.w	r1, r7, #16
 800819c:	2300      	movs	r3, #0
 800819e:	683a      	ldr	r2, [r7, #0]
 80081a0:	f7fe fd48 	bl	8006c34 <xQueueGenericSendFromISR>
 80081a4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3728      	adds	r7, #40	@ 0x28
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20001a48 	.word	0x20001a48

080081b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b088      	sub	sp, #32
 80081b8:	af02      	add	r7, sp, #8
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081be:	4b23      	ldr	r3, [pc, #140]	@ (800824c <prvProcessExpiredTimer+0x98>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	3304      	adds	r3, #4
 80081cc:	4618      	mov	r0, r3
 80081ce:	f7fe fabf 	bl	8006750 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081d8:	f003 0304 	and.w	r3, r3, #4
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d023      	beq.n	8008228 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	699a      	ldr	r2, [r3, #24]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	18d1      	adds	r1, r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	683a      	ldr	r2, [r7, #0]
 80081ec:	6978      	ldr	r0, [r7, #20]
 80081ee:	f000 f8d5 	bl	800839c <prvInsertTimerInActiveList>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d020      	beq.n	800823a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80081f8:	2300      	movs	r3, #0
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	2300      	movs	r3, #0
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	2100      	movs	r1, #0
 8008202:	6978      	ldr	r0, [r7, #20]
 8008204:	f7ff ff88 	bl	8008118 <xTimerGenericCommand>
 8008208:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d114      	bne.n	800823a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	60fb      	str	r3, [r7, #12]
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800822e:	f023 0301 	bic.w	r3, r3, #1
 8008232:	b2da      	uxtb	r2, r3
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	6978      	ldr	r0, [r7, #20]
 8008240:	4798      	blx	r3
}
 8008242:	bf00      	nop
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
 800824a:	bf00      	nop
 800824c:	20001a40 	.word	0x20001a40

08008250 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008258:	f107 0308 	add.w	r3, r7, #8
 800825c:	4618      	mov	r0, r3
 800825e:	f000 f859 	bl	8008314 <prvGetNextExpireTime>
 8008262:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	4619      	mov	r1, r3
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f000 f805 	bl	8008278 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800826e:	f000 f8d7 	bl	8008420 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008272:	bf00      	nop
 8008274:	e7f0      	b.n	8008258 <prvTimerTask+0x8>
	...

08008278 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008282:	f7ff fa29 	bl	80076d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008286:	f107 0308 	add.w	r3, r7, #8
 800828a:	4618      	mov	r0, r3
 800828c:	f000 f866 	bl	800835c <prvSampleTimeNow>
 8008290:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d130      	bne.n	80082fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10a      	bne.n	80082b4 <prvProcessTimerOrBlockTask+0x3c>
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d806      	bhi.n	80082b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082a6:	f7ff fa25 	bl	80076f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082aa:	68f9      	ldr	r1, [r7, #12]
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f7ff ff81 	bl	80081b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082b2:	e024      	b.n	80082fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d008      	beq.n	80082cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082ba:	4b13      	ldr	r3, [pc, #76]	@ (8008308 <prvProcessTimerOrBlockTask+0x90>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <prvProcessTimerOrBlockTask+0x50>
 80082c4:	2301      	movs	r3, #1
 80082c6:	e000      	b.n	80082ca <prvProcessTimerOrBlockTask+0x52>
 80082c8:	2300      	movs	r3, #0
 80082ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082cc:	4b0f      	ldr	r3, [pc, #60]	@ (800830c <prvProcessTimerOrBlockTask+0x94>)
 80082ce:	6818      	ldr	r0, [r3, #0]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	683a      	ldr	r2, [r7, #0]
 80082d8:	4619      	mov	r1, r3
 80082da:	f7fe ff65 	bl	80071a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80082de:	f7ff fa09 	bl	80076f4 <xTaskResumeAll>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10a      	bne.n	80082fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80082e8:	4b09      	ldr	r3, [pc, #36]	@ (8008310 <prvProcessTimerOrBlockTask+0x98>)
 80082ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082ee:	601a      	str	r2, [r3, #0]
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	f3bf 8f6f 	isb	sy
}
 80082f8:	e001      	b.n	80082fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80082fa:	f7ff f9fb 	bl	80076f4 <xTaskResumeAll>
}
 80082fe:	bf00      	nop
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	20001a44 	.word	0x20001a44
 800830c:	20001a48 	.word	0x20001a48
 8008310:	e000ed04 	.word	0xe000ed04

08008314 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008314:	b480      	push	{r7}
 8008316:	b085      	sub	sp, #20
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800831c:	4b0e      	ldr	r3, [pc, #56]	@ (8008358 <prvGetNextExpireTime+0x44>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d101      	bne.n	800832a <prvGetNextExpireTime+0x16>
 8008326:	2201      	movs	r2, #1
 8008328:	e000      	b.n	800832c <prvGetNextExpireTime+0x18>
 800832a:	2200      	movs	r2, #0
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d105      	bne.n	8008344 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008338:	4b07      	ldr	r3, [pc, #28]	@ (8008358 <prvGetNextExpireTime+0x44>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	60fb      	str	r3, [r7, #12]
 8008342:	e001      	b.n	8008348 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008344:	2300      	movs	r3, #0
 8008346:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008348:	68fb      	ldr	r3, [r7, #12]
}
 800834a:	4618      	mov	r0, r3
 800834c:	3714      	adds	r7, #20
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop
 8008358:	20001a40 	.word	0x20001a40

0800835c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008364:	f7ff fa64 	bl	8007830 <xTaskGetTickCount>
 8008368:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800836a:	4b0b      	ldr	r3, [pc, #44]	@ (8008398 <prvSampleTimeNow+0x3c>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	429a      	cmp	r2, r3
 8008372:	d205      	bcs.n	8008380 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008374:	f000 f93a 	bl	80085ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	601a      	str	r2, [r3, #0]
 800837e:	e002      	b.n	8008386 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008386:	4a04      	ldr	r2, [pc, #16]	@ (8008398 <prvSampleTimeNow+0x3c>)
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800838c:	68fb      	ldr	r3, [r7, #12]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	20001a50 	.word	0x20001a50

0800839c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	607a      	str	r2, [r7, #4]
 80083a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083aa:	2300      	movs	r3, #0
 80083ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	68ba      	ldr	r2, [r7, #8]
 80083b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d812      	bhi.n	80083e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	1ad2      	subs	r2, r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d302      	bcc.n	80083d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083d0:	2301      	movs	r3, #1
 80083d2:	617b      	str	r3, [r7, #20]
 80083d4:	e01b      	b.n	800840e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083d6:	4b10      	ldr	r3, [pc, #64]	@ (8008418 <prvInsertTimerInActiveList+0x7c>)
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3304      	adds	r3, #4
 80083de:	4619      	mov	r1, r3
 80083e0:	4610      	mov	r0, r2
 80083e2:	f7fe f97c 	bl	80066de <vListInsert>
 80083e6:	e012      	b.n	800840e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d206      	bcs.n	80083fe <prvInsertTimerInActiveList+0x62>
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d302      	bcc.n	80083fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80083f8:	2301      	movs	r3, #1
 80083fa:	617b      	str	r3, [r7, #20]
 80083fc:	e007      	b.n	800840e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80083fe:	4b07      	ldr	r3, [pc, #28]	@ (800841c <prvInsertTimerInActiveList+0x80>)
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	3304      	adds	r3, #4
 8008406:	4619      	mov	r1, r3
 8008408:	4610      	mov	r0, r2
 800840a:	f7fe f968 	bl	80066de <vListInsert>
		}
	}

	return xProcessTimerNow;
 800840e:	697b      	ldr	r3, [r7, #20]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3718      	adds	r7, #24
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20001a44 	.word	0x20001a44
 800841c:	20001a40 	.word	0x20001a40

08008420 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b08e      	sub	sp, #56	@ 0x38
 8008424:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008426:	e0ce      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	da19      	bge.n	8008462 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800842e:	1d3b      	adds	r3, r7, #4
 8008430:	3304      	adds	r3, #4
 8008432:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008436:	2b00      	cmp	r3, #0
 8008438:	d10b      	bne.n	8008452 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800843a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800843e:	f383 8811 	msr	BASEPRI, r3
 8008442:	f3bf 8f6f 	isb	sy
 8008446:	f3bf 8f4f 	dsb	sy
 800844a:	61fb      	str	r3, [r7, #28]
}
 800844c:	bf00      	nop
 800844e:	bf00      	nop
 8008450:	e7fd      	b.n	800844e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008458:	6850      	ldr	r0, [r2, #4]
 800845a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800845c:	6892      	ldr	r2, [r2, #8]
 800845e:	4611      	mov	r1, r2
 8008460:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2b00      	cmp	r3, #0
 8008466:	f2c0 80ae 	blt.w	80085c6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800846e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008470:	695b      	ldr	r3, [r3, #20]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d004      	beq.n	8008480 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008478:	3304      	adds	r3, #4
 800847a:	4618      	mov	r0, r3
 800847c:	f7fe f968 	bl	8006750 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008480:	463b      	mov	r3, r7
 8008482:	4618      	mov	r0, r3
 8008484:	f7ff ff6a 	bl	800835c <prvSampleTimeNow>
 8008488:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2b09      	cmp	r3, #9
 800848e:	f200 8097 	bhi.w	80085c0 <prvProcessReceivedCommands+0x1a0>
 8008492:	a201      	add	r2, pc, #4	@ (adr r2, 8008498 <prvProcessReceivedCommands+0x78>)
 8008494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008498:	080084c1 	.word	0x080084c1
 800849c:	080084c1 	.word	0x080084c1
 80084a0:	080084c1 	.word	0x080084c1
 80084a4:	08008537 	.word	0x08008537
 80084a8:	0800854b 	.word	0x0800854b
 80084ac:	08008597 	.word	0x08008597
 80084b0:	080084c1 	.word	0x080084c1
 80084b4:	080084c1 	.word	0x080084c1
 80084b8:	08008537 	.word	0x08008537
 80084bc:	0800854b 	.word	0x0800854b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084c6:	f043 0301 	orr.w	r3, r3, #1
 80084ca:	b2da      	uxtb	r2, r3
 80084cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	18d1      	adds	r1, r2, r3
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084e0:	f7ff ff5c 	bl	800839c <prvInsertTimerInActiveList>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d06c      	beq.n	80085c4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084ec:	6a1b      	ldr	r3, [r3, #32]
 80084ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084f8:	f003 0304 	and.w	r3, r3, #4
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d061      	beq.n	80085c4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	441a      	add	r2, r3
 8008508:	2300      	movs	r3, #0
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	2300      	movs	r3, #0
 800850e:	2100      	movs	r1, #0
 8008510:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008512:	f7ff fe01 	bl	8008118 <xTimerGenericCommand>
 8008516:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d152      	bne.n	80085c4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	61bb      	str	r3, [r7, #24]
}
 8008530:	bf00      	nop
 8008532:	bf00      	nop
 8008534:	e7fd      	b.n	8008532 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800853c:	f023 0301 	bic.w	r3, r3, #1
 8008540:	b2da      	uxtb	r2, r3
 8008542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008544:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008548:	e03d      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800854a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800854c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008550:	f043 0301 	orr.w	r3, r3, #1
 8008554:	b2da      	uxtb	r2, r3
 8008556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008558:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008560:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008564:	699b      	ldr	r3, [r3, #24]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10b      	bne.n	8008582 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856e:	f383 8811 	msr	BASEPRI, r3
 8008572:	f3bf 8f6f 	isb	sy
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	617b      	str	r3, [r7, #20]
}
 800857c:	bf00      	nop
 800857e:	bf00      	nop
 8008580:	e7fd      	b.n	800857e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008584:	699a      	ldr	r2, [r3, #24]
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	18d1      	adds	r1, r2, r3
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800858e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008590:	f7ff ff04 	bl	800839c <prvInsertTimerInActiveList>
					break;
 8008594:	e017      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008598:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800859c:	f003 0302 	and.w	r3, r3, #2
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d103      	bne.n	80085ac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80085a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085a6:	f000 fbe7 	bl	8008d78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085aa:	e00c      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085b2:	f023 0301 	bic.w	r3, r3, #1
 80085b6:	b2da      	uxtb	r2, r3
 80085b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80085be:	e002      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80085c0:	bf00      	nop
 80085c2:	e000      	b.n	80085c6 <prvProcessReceivedCommands+0x1a6>
					break;
 80085c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085c6:	4b08      	ldr	r3, [pc, #32]	@ (80085e8 <prvProcessReceivedCommands+0x1c8>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	1d39      	adds	r1, r7, #4
 80085cc:	2200      	movs	r2, #0
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7fe fbce 	bl	8006d70 <xQueueReceive>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	f47f af26 	bne.w	8008428 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80085dc:	bf00      	nop
 80085de:	bf00      	nop
 80085e0:	3730      	adds	r7, #48	@ 0x30
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	20001a48 	.word	0x20001a48

080085ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b088      	sub	sp, #32
 80085f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085f2:	e049      	b.n	8008688 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085f4:	4b2e      	ldr	r3, [pc, #184]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085fe:	4b2c      	ldr	r3, [pc, #176]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	3304      	adds	r3, #4
 800860c:	4618      	mov	r0, r3
 800860e:	f7fe f89f 	bl	8006750 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008620:	f003 0304 	and.w	r3, r3, #4
 8008624:	2b00      	cmp	r3, #0
 8008626:	d02f      	beq.n	8008688 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	4413      	add	r3, r2
 8008630:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008632:	68ba      	ldr	r2, [r7, #8]
 8008634:	693b      	ldr	r3, [r7, #16]
 8008636:	429a      	cmp	r2, r3
 8008638:	d90e      	bls.n	8008658 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	68ba      	ldr	r2, [r7, #8]
 800863e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008646:	4b1a      	ldr	r3, [pc, #104]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	3304      	adds	r3, #4
 800864e:	4619      	mov	r1, r3
 8008650:	4610      	mov	r0, r2
 8008652:	f7fe f844 	bl	80066de <vListInsert>
 8008656:	e017      	b.n	8008688 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008658:	2300      	movs	r3, #0
 800865a:	9300      	str	r3, [sp, #0]
 800865c:	2300      	movs	r3, #0
 800865e:	693a      	ldr	r2, [r7, #16]
 8008660:	2100      	movs	r1, #0
 8008662:	68f8      	ldr	r0, [r7, #12]
 8008664:	f7ff fd58 	bl	8008118 <xTimerGenericCommand>
 8008668:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d10b      	bne.n	8008688 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008674:	f383 8811 	msr	BASEPRI, r3
 8008678:	f3bf 8f6f 	isb	sy
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	603b      	str	r3, [r7, #0]
}
 8008682:	bf00      	nop
 8008684:	bf00      	nop
 8008686:	e7fd      	b.n	8008684 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008688:	4b09      	ldr	r3, [pc, #36]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1b0      	bne.n	80085f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008692:	4b07      	ldr	r3, [pc, #28]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008698:	4b06      	ldr	r3, [pc, #24]	@ (80086b4 <prvSwitchTimerLists+0xc8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a04      	ldr	r2, [pc, #16]	@ (80086b0 <prvSwitchTimerLists+0xc4>)
 800869e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086a0:	4a04      	ldr	r2, [pc, #16]	@ (80086b4 <prvSwitchTimerLists+0xc8>)
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	6013      	str	r3, [r2, #0]
}
 80086a6:	bf00      	nop
 80086a8:	3718      	adds	r7, #24
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
 80086ae:	bf00      	nop
 80086b0:	20001a40 	.word	0x20001a40
 80086b4:	20001a44 	.word	0x20001a44

080086b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80086be:	f000 f96b 	bl	8008998 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80086c2:	4b15      	ldr	r3, [pc, #84]	@ (8008718 <prvCheckForValidListAndQueue+0x60>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d120      	bne.n	800870c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80086ca:	4814      	ldr	r0, [pc, #80]	@ (800871c <prvCheckForValidListAndQueue+0x64>)
 80086cc:	f7fd ffb6 	bl	800663c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086d0:	4813      	ldr	r0, [pc, #76]	@ (8008720 <prvCheckForValidListAndQueue+0x68>)
 80086d2:	f7fd ffb3 	bl	800663c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086d6:	4b13      	ldr	r3, [pc, #76]	@ (8008724 <prvCheckForValidListAndQueue+0x6c>)
 80086d8:	4a10      	ldr	r2, [pc, #64]	@ (800871c <prvCheckForValidListAndQueue+0x64>)
 80086da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086dc:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <prvCheckForValidListAndQueue+0x70>)
 80086de:	4a10      	ldr	r2, [pc, #64]	@ (8008720 <prvCheckForValidListAndQueue+0x68>)
 80086e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80086e2:	2300      	movs	r3, #0
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	4b11      	ldr	r3, [pc, #68]	@ (800872c <prvCheckForValidListAndQueue+0x74>)
 80086e8:	4a11      	ldr	r2, [pc, #68]	@ (8008730 <prvCheckForValidListAndQueue+0x78>)
 80086ea:	2110      	movs	r1, #16
 80086ec:	200a      	movs	r0, #10
 80086ee:	f7fe f8c3 	bl	8006878 <xQueueGenericCreateStatic>
 80086f2:	4603      	mov	r3, r0
 80086f4:	4a08      	ldr	r2, [pc, #32]	@ (8008718 <prvCheckForValidListAndQueue+0x60>)
 80086f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086f8:	4b07      	ldr	r3, [pc, #28]	@ (8008718 <prvCheckForValidListAndQueue+0x60>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d005      	beq.n	800870c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008700:	4b05      	ldr	r3, [pc, #20]	@ (8008718 <prvCheckForValidListAndQueue+0x60>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	490b      	ldr	r1, [pc, #44]	@ (8008734 <prvCheckForValidListAndQueue+0x7c>)
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe fd24 	bl	8007154 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800870c:	f000 f976 	bl	80089fc <vPortExitCritical>
}
 8008710:	bf00      	nop
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	20001a48 	.word	0x20001a48
 800871c:	20001a18 	.word	0x20001a18
 8008720:	20001a2c 	.word	0x20001a2c
 8008724:	20001a40 	.word	0x20001a40
 8008728:	20001a44 	.word	0x20001a44
 800872c:	20001af4 	.word	0x20001af4
 8008730:	20001a54 	.word	0x20001a54
 8008734:	0800d4a8 	.word	0x0800d4a8

08008738 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	3b04      	subs	r3, #4
 8008748:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	3b04      	subs	r3, #4
 8008756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f023 0201 	bic.w	r2, r3, #1
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	3b04      	subs	r3, #4
 8008766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008768:	4a0c      	ldr	r2, [pc, #48]	@ (800879c <pxPortInitialiseStack+0x64>)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	3b14      	subs	r3, #20
 8008772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3b04      	subs	r3, #4
 800877e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f06f 0202 	mvn.w	r2, #2
 8008786:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	3b20      	subs	r3, #32
 800878c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800878e:	68fb      	ldr	r3, [r7, #12]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	080087a1 	.word	0x080087a1

080087a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087a6:	2300      	movs	r3, #0
 80087a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087aa:	4b13      	ldr	r3, [pc, #76]	@ (80087f8 <prvTaskExitError+0x58>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b2:	d00b      	beq.n	80087cc <prvTaskExitError+0x2c>
	__asm volatile
 80087b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	60fb      	str	r3, [r7, #12]
}
 80087c6:	bf00      	nop
 80087c8:	bf00      	nop
 80087ca:	e7fd      	b.n	80087c8 <prvTaskExitError+0x28>
	__asm volatile
 80087cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d0:	f383 8811 	msr	BASEPRI, r3
 80087d4:	f3bf 8f6f 	isb	sy
 80087d8:	f3bf 8f4f 	dsb	sy
 80087dc:	60bb      	str	r3, [r7, #8]
}
 80087de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087e0:	bf00      	nop
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0fc      	beq.n	80087e2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087e8:	bf00      	nop
 80087ea:	bf00      	nop
 80087ec:	3714      	adds	r7, #20
 80087ee:	46bd      	mov	sp, r7
 80087f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop
 80087f8:	20000014 	.word	0x20000014
 80087fc:	00000000 	.word	0x00000000

08008800 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008800:	4b07      	ldr	r3, [pc, #28]	@ (8008820 <pxCurrentTCBConst2>)
 8008802:	6819      	ldr	r1, [r3, #0]
 8008804:	6808      	ldr	r0, [r1, #0]
 8008806:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880a:	f380 8809 	msr	PSP, r0
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f04f 0000 	mov.w	r0, #0
 8008816:	f380 8811 	msr	BASEPRI, r0
 800881a:	4770      	bx	lr
 800881c:	f3af 8000 	nop.w

08008820 <pxCurrentTCBConst2>:
 8008820:	20001518 	.word	0x20001518
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop

08008828 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008828:	4808      	ldr	r0, [pc, #32]	@ (800884c <prvPortStartFirstTask+0x24>)
 800882a:	6800      	ldr	r0, [r0, #0]
 800882c:	6800      	ldr	r0, [r0, #0]
 800882e:	f380 8808 	msr	MSP, r0
 8008832:	f04f 0000 	mov.w	r0, #0
 8008836:	f380 8814 	msr	CONTROL, r0
 800883a:	b662      	cpsie	i
 800883c:	b661      	cpsie	f
 800883e:	f3bf 8f4f 	dsb	sy
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	df00      	svc	0
 8008848:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800884a:	bf00      	nop
 800884c:	e000ed08 	.word	0xe000ed08

08008850 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008856:	4b47      	ldr	r3, [pc, #284]	@ (8008974 <xPortStartScheduler+0x124>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a47      	ldr	r2, [pc, #284]	@ (8008978 <xPortStartScheduler+0x128>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d10b      	bne.n	8008878 <xPortStartScheduler+0x28>
	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	60fb      	str	r3, [r7, #12]
}
 8008872:	bf00      	nop
 8008874:	bf00      	nop
 8008876:	e7fd      	b.n	8008874 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008878:	4b3e      	ldr	r3, [pc, #248]	@ (8008974 <xPortStartScheduler+0x124>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a3f      	ldr	r2, [pc, #252]	@ (800897c <xPortStartScheduler+0x12c>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d10b      	bne.n	800889a <xPortStartScheduler+0x4a>
	__asm volatile
 8008882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008886:	f383 8811 	msr	BASEPRI, r3
 800888a:	f3bf 8f6f 	isb	sy
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	613b      	str	r3, [r7, #16]
}
 8008894:	bf00      	nop
 8008896:	bf00      	nop
 8008898:	e7fd      	b.n	8008896 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800889a:	4b39      	ldr	r3, [pc, #228]	@ (8008980 <xPortStartScheduler+0x130>)
 800889c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	22ff      	movs	r2, #255	@ 0xff
 80088aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	781b      	ldrb	r3, [r3, #0]
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088b4:	78fb      	ldrb	r3, [r7, #3]
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	4b31      	ldr	r3, [pc, #196]	@ (8008984 <xPortStartScheduler+0x134>)
 80088c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088c2:	4b31      	ldr	r3, [pc, #196]	@ (8008988 <xPortStartScheduler+0x138>)
 80088c4:	2207      	movs	r2, #7
 80088c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088c8:	e009      	b.n	80088de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80088ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008988 <xPortStartScheduler+0x138>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	3b01      	subs	r3, #1
 80088d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008988 <xPortStartScheduler+0x138>)
 80088d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088d4:	78fb      	ldrb	r3, [r7, #3]
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	005b      	lsls	r3, r3, #1
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088de:	78fb      	ldrb	r3, [r7, #3]
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088e6:	2b80      	cmp	r3, #128	@ 0x80
 80088e8:	d0ef      	beq.n	80088ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088ea:	4b27      	ldr	r3, [pc, #156]	@ (8008988 <xPortStartScheduler+0x138>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f1c3 0307 	rsb	r3, r3, #7
 80088f2:	2b04      	cmp	r3, #4
 80088f4:	d00b      	beq.n	800890e <xPortStartScheduler+0xbe>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	60bb      	str	r3, [r7, #8]
}
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	e7fd      	b.n	800890a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800890e:	4b1e      	ldr	r3, [pc, #120]	@ (8008988 <xPortStartScheduler+0x138>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	021b      	lsls	r3, r3, #8
 8008914:	4a1c      	ldr	r2, [pc, #112]	@ (8008988 <xPortStartScheduler+0x138>)
 8008916:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008918:	4b1b      	ldr	r3, [pc, #108]	@ (8008988 <xPortStartScheduler+0x138>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008920:	4a19      	ldr	r2, [pc, #100]	@ (8008988 <xPortStartScheduler+0x138>)
 8008922:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	b2da      	uxtb	r2, r3
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800892c:	4b17      	ldr	r3, [pc, #92]	@ (800898c <xPortStartScheduler+0x13c>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a16      	ldr	r2, [pc, #88]	@ (800898c <xPortStartScheduler+0x13c>)
 8008932:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008936:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008938:	4b14      	ldr	r3, [pc, #80]	@ (800898c <xPortStartScheduler+0x13c>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a13      	ldr	r2, [pc, #76]	@ (800898c <xPortStartScheduler+0x13c>)
 800893e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008942:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008944:	f000 f8da 	bl	8008afc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008948:	4b11      	ldr	r3, [pc, #68]	@ (8008990 <xPortStartScheduler+0x140>)
 800894a:	2200      	movs	r2, #0
 800894c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800894e:	f000 f8f9 	bl	8008b44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008952:	4b10      	ldr	r3, [pc, #64]	@ (8008994 <xPortStartScheduler+0x144>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a0f      	ldr	r2, [pc, #60]	@ (8008994 <xPortStartScheduler+0x144>)
 8008958:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800895c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800895e:	f7ff ff63 	bl	8008828 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008962:	f7ff f82f 	bl	80079c4 <vTaskSwitchContext>
	prvTaskExitError();
 8008966:	f7ff ff1b 	bl	80087a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3718      	adds	r7, #24
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	e000ed00 	.word	0xe000ed00
 8008978:	410fc271 	.word	0x410fc271
 800897c:	410fc270 	.word	0x410fc270
 8008980:	e000e400 	.word	0xe000e400
 8008984:	20001b44 	.word	0x20001b44
 8008988:	20001b48 	.word	0x20001b48
 800898c:	e000ed20 	.word	0xe000ed20
 8008990:	20000014 	.word	0x20000014
 8008994:	e000ef34 	.word	0xe000ef34

08008998 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008998:	b480      	push	{r7}
 800899a:	b083      	sub	sp, #12
 800899c:	af00      	add	r7, sp, #0
	__asm volatile
 800899e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	607b      	str	r3, [r7, #4]
}
 80089b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80089b2:	4b10      	ldr	r3, [pc, #64]	@ (80089f4 <vPortEnterCritical+0x5c>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3301      	adds	r3, #1
 80089b8:	4a0e      	ldr	r2, [pc, #56]	@ (80089f4 <vPortEnterCritical+0x5c>)
 80089ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80089bc:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <vPortEnterCritical+0x5c>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d110      	bne.n	80089e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089c4:	4b0c      	ldr	r3, [pc, #48]	@ (80089f8 <vPortEnterCritical+0x60>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00b      	beq.n	80089e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80089ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d2:	f383 8811 	msr	BASEPRI, r3
 80089d6:	f3bf 8f6f 	isb	sy
 80089da:	f3bf 8f4f 	dsb	sy
 80089de:	603b      	str	r3, [r7, #0]
}
 80089e0:	bf00      	nop
 80089e2:	bf00      	nop
 80089e4:	e7fd      	b.n	80089e2 <vPortEnterCritical+0x4a>
	}
}
 80089e6:	bf00      	nop
 80089e8:	370c      	adds	r7, #12
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	20000014 	.word	0x20000014
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a02:	4b12      	ldr	r3, [pc, #72]	@ (8008a4c <vPortExitCritical+0x50>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10b      	bne.n	8008a22 <vPortExitCritical+0x26>
	__asm volatile
 8008a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0e:	f383 8811 	msr	BASEPRI, r3
 8008a12:	f3bf 8f6f 	isb	sy
 8008a16:	f3bf 8f4f 	dsb	sy
 8008a1a:	607b      	str	r3, [r7, #4]
}
 8008a1c:	bf00      	nop
 8008a1e:	bf00      	nop
 8008a20:	e7fd      	b.n	8008a1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a22:	4b0a      	ldr	r3, [pc, #40]	@ (8008a4c <vPortExitCritical+0x50>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3b01      	subs	r3, #1
 8008a28:	4a08      	ldr	r2, [pc, #32]	@ (8008a4c <vPortExitCritical+0x50>)
 8008a2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a2c:	4b07      	ldr	r3, [pc, #28]	@ (8008a4c <vPortExitCritical+0x50>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d105      	bne.n	8008a40 <vPortExitCritical+0x44>
 8008a34:	2300      	movs	r3, #0
 8008a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	f383 8811 	msr	BASEPRI, r3
}
 8008a3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr
 8008a4c:	20000014 	.word	0x20000014

08008a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a50:	f3ef 8009 	mrs	r0, PSP
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	4b15      	ldr	r3, [pc, #84]	@ (8008ab0 <pxCurrentTCBConst>)
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	f01e 0f10 	tst.w	lr, #16
 8008a60:	bf08      	it	eq
 8008a62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6a:	6010      	str	r0, [r2, #0]
 8008a6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008a74:	f380 8811 	msr	BASEPRI, r0
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f7fe ffa0 	bl	80079c4 <vTaskSwitchContext>
 8008a84:	f04f 0000 	mov.w	r0, #0
 8008a88:	f380 8811 	msr	BASEPRI, r0
 8008a8c:	bc09      	pop	{r0, r3}
 8008a8e:	6819      	ldr	r1, [r3, #0]
 8008a90:	6808      	ldr	r0, [r1, #0]
 8008a92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a96:	f01e 0f10 	tst.w	lr, #16
 8008a9a:	bf08      	it	eq
 8008a9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008aa0:	f380 8809 	msr	PSP, r0
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	f3af 8000 	nop.w

08008ab0 <pxCurrentTCBConst>:
 8008ab0:	20001518 	.word	0x20001518
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop

08008ab8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	607b      	str	r3, [r7, #4]
}
 8008ad0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ad2:	f7fe febd 	bl	8007850 <xTaskIncrementTick>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008adc:	4b06      	ldr	r3, [pc, #24]	@ (8008af8 <xPortSysTickHandler+0x40>)
 8008ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	f383 8811 	msr	BASEPRI, r3
}
 8008aee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008af0:	bf00      	nop
 8008af2:	3708      	adds	r7, #8
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	e000ed04 	.word	0xe000ed04

08008afc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008afc:	b480      	push	{r7}
 8008afe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b00:	4b0b      	ldr	r3, [pc, #44]	@ (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b06:	4b0b      	ldr	r3, [pc, #44]	@ (8008b34 <vPortSetupTimerInterrupt+0x38>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b38 <vPortSetupTimerInterrupt+0x3c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a0a      	ldr	r2, [pc, #40]	@ (8008b3c <vPortSetupTimerInterrupt+0x40>)
 8008b12:	fba2 2303 	umull	r2, r3, r2, r3
 8008b16:	099b      	lsrs	r3, r3, #6
 8008b18:	4a09      	ldr	r2, [pc, #36]	@ (8008b40 <vPortSetupTimerInterrupt+0x44>)
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b1e:	4b04      	ldr	r3, [pc, #16]	@ (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b20:	2207      	movs	r2, #7
 8008b22:	601a      	str	r2, [r3, #0]
}
 8008b24:	bf00      	nop
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	e000e010 	.word	0xe000e010
 8008b34:	e000e018 	.word	0xe000e018
 8008b38:	20000008 	.word	0x20000008
 8008b3c:	10624dd3 	.word	0x10624dd3
 8008b40:	e000e014 	.word	0xe000e014

08008b44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008b54 <vPortEnableVFP+0x10>
 8008b48:	6801      	ldr	r1, [r0, #0]
 8008b4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b4e:	6001      	str	r1, [r0, #0]
 8008b50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b52:	bf00      	nop
 8008b54:	e000ed88 	.word	0xe000ed88

08008b58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008b5e:	f3ef 8305 	mrs	r3, IPSR
 8008b62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b0f      	cmp	r3, #15
 8008b68:	d915      	bls.n	8008b96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b6a:	4a18      	ldr	r2, [pc, #96]	@ (8008bcc <vPortValidateInterruptPriority+0x74>)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4413      	add	r3, r2
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b74:	4b16      	ldr	r3, [pc, #88]	@ (8008bd0 <vPortValidateInterruptPriority+0x78>)
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	7afa      	ldrb	r2, [r7, #11]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d20b      	bcs.n	8008b96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	e7fd      	b.n	8008b92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b96:	4b0f      	ldr	r3, [pc, #60]	@ (8008bd4 <vPortValidateInterruptPriority+0x7c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008bd8 <vPortValidateInterruptPriority+0x80>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d90b      	bls.n	8008bbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	603b      	str	r3, [r7, #0]
}
 8008bb8:	bf00      	nop
 8008bba:	bf00      	nop
 8008bbc:	e7fd      	b.n	8008bba <vPortValidateInterruptPriority+0x62>
	}
 8008bbe:	bf00      	nop
 8008bc0:	3714      	adds	r7, #20
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	e000e3f0 	.word	0xe000e3f0
 8008bd0:	20001b44 	.word	0x20001b44
 8008bd4:	e000ed0c 	.word	0xe000ed0c
 8008bd8:	20001b48 	.word	0x20001b48

08008bdc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b08a      	sub	sp, #40	@ 0x28
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008be4:	2300      	movs	r3, #0
 8008be6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008be8:	f7fe fd76 	bl	80076d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008bec:	4b5c      	ldr	r3, [pc, #368]	@ (8008d60 <pvPortMalloc+0x184>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d101      	bne.n	8008bf8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008bf4:	f000 f924 	bl	8008e40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008bf8:	4b5a      	ldr	r3, [pc, #360]	@ (8008d64 <pvPortMalloc+0x188>)
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4013      	ands	r3, r2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	f040 8095 	bne.w	8008d30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d01e      	beq.n	8008c4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008c0c:	2208      	movs	r2, #8
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4413      	add	r3, r2
 8008c12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	f003 0307 	and.w	r3, r3, #7
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d015      	beq.n	8008c4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f023 0307 	bic.w	r3, r3, #7
 8008c24:	3308      	adds	r3, #8
 8008c26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f003 0307 	and.w	r3, r3, #7
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00b      	beq.n	8008c4a <pvPortMalloc+0x6e>
	__asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	617b      	str	r3, [r7, #20]
}
 8008c44:	bf00      	nop
 8008c46:	bf00      	nop
 8008c48:	e7fd      	b.n	8008c46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d06f      	beq.n	8008d30 <pvPortMalloc+0x154>
 8008c50:	4b45      	ldr	r3, [pc, #276]	@ (8008d68 <pvPortMalloc+0x18c>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d86a      	bhi.n	8008d30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008c5a:	4b44      	ldr	r3, [pc, #272]	@ (8008d6c <pvPortMalloc+0x190>)
 8008c5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008c5e:	4b43      	ldr	r3, [pc, #268]	@ (8008d6c <pvPortMalloc+0x190>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c64:	e004      	b.n	8008c70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d903      	bls.n	8008c82 <pvPortMalloc+0xa6>
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1f1      	bne.n	8008c66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c82:	4b37      	ldr	r3, [pc, #220]	@ (8008d60 <pvPortMalloc+0x184>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d051      	beq.n	8008d30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c8c:	6a3b      	ldr	r3, [r7, #32]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2208      	movs	r2, #8
 8008c92:	4413      	add	r3, r2
 8008c94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	1ad2      	subs	r2, r2, r3
 8008ca6:	2308      	movs	r3, #8
 8008ca8:	005b      	lsls	r3, r3, #1
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d920      	bls.n	8008cf0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	f003 0307 	and.w	r3, r3, #7
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00b      	beq.n	8008cd8 <pvPortMalloc+0xfc>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	613b      	str	r3, [r7, #16]
}
 8008cd2:	bf00      	nop
 8008cd4:	bf00      	nop
 8008cd6:	e7fd      	b.n	8008cd4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	1ad2      	subs	r2, r2, r3
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce6:	687a      	ldr	r2, [r7, #4]
 8008ce8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008cea:	69b8      	ldr	r0, [r7, #24]
 8008cec:	f000 f90a 	bl	8008f04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8008d68 <pvPortMalloc+0x18c>)
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	1ad3      	subs	r3, r2, r3
 8008cfa:	4a1b      	ldr	r2, [pc, #108]	@ (8008d68 <pvPortMalloc+0x18c>)
 8008cfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8008d68 <pvPortMalloc+0x18c>)
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	4b1b      	ldr	r3, [pc, #108]	@ (8008d70 <pvPortMalloc+0x194>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d203      	bcs.n	8008d12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d0a:	4b17      	ldr	r3, [pc, #92]	@ (8008d68 <pvPortMalloc+0x18c>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a18      	ldr	r2, [pc, #96]	@ (8008d70 <pvPortMalloc+0x194>)
 8008d10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d14:	685a      	ldr	r2, [r3, #4]
 8008d16:	4b13      	ldr	r3, [pc, #76]	@ (8008d64 <pvPortMalloc+0x188>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d22:	2200      	movs	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d26:	4b13      	ldr	r3, [pc, #76]	@ (8008d74 <pvPortMalloc+0x198>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	4a11      	ldr	r2, [pc, #68]	@ (8008d74 <pvPortMalloc+0x198>)
 8008d2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d30:	f7fe fce0 	bl	80076f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	f003 0307 	and.w	r3, r3, #7
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d00b      	beq.n	8008d56 <pvPortMalloc+0x17a>
	__asm volatile
 8008d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d42:	f383 8811 	msr	BASEPRI, r3
 8008d46:	f3bf 8f6f 	isb	sy
 8008d4a:	f3bf 8f4f 	dsb	sy
 8008d4e:	60fb      	str	r3, [r7, #12]
}
 8008d50:	bf00      	nop
 8008d52:	bf00      	nop
 8008d54:	e7fd      	b.n	8008d52 <pvPortMalloc+0x176>
	return pvReturn;
 8008d56:	69fb      	ldr	r3, [r7, #28]
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3728      	adds	r7, #40	@ 0x28
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}
 8008d60:	20005754 	.word	0x20005754
 8008d64:	20005768 	.word	0x20005768
 8008d68:	20005758 	.word	0x20005758
 8008d6c:	2000574c 	.word	0x2000574c
 8008d70:	2000575c 	.word	0x2000575c
 8008d74:	20005760 	.word	0x20005760

08008d78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b086      	sub	sp, #24
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d04f      	beq.n	8008e2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d8a:	2308      	movs	r3, #8
 8008d8c:	425b      	negs	r3, r3
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	4413      	add	r3, r2
 8008d92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	4b25      	ldr	r3, [pc, #148]	@ (8008e34 <vPortFree+0xbc>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4013      	ands	r3, r2
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d10b      	bne.n	8008dbe <vPortFree+0x46>
	__asm volatile
 8008da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	60fb      	str	r3, [r7, #12]
}
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
 8008dbc:	e7fd      	b.n	8008dba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00b      	beq.n	8008dde <vPortFree+0x66>
	__asm volatile
 8008dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dca:	f383 8811 	msr	BASEPRI, r3
 8008dce:	f3bf 8f6f 	isb	sy
 8008dd2:	f3bf 8f4f 	dsb	sy
 8008dd6:	60bb      	str	r3, [r7, #8]
}
 8008dd8:	bf00      	nop
 8008dda:	bf00      	nop
 8008ddc:	e7fd      	b.n	8008dda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	4b14      	ldr	r3, [pc, #80]	@ (8008e34 <vPortFree+0xbc>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4013      	ands	r3, r2
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d01e      	beq.n	8008e2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d11a      	bne.n	8008e2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	4b0e      	ldr	r3, [pc, #56]	@ (8008e34 <vPortFree+0xbc>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	43db      	mvns	r3, r3
 8008dfe:	401a      	ands	r2, r3
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e04:	f7fe fc68 	bl	80076d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	685a      	ldr	r2, [r3, #4]
 8008e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e38 <vPortFree+0xc0>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4413      	add	r3, r2
 8008e12:	4a09      	ldr	r2, [pc, #36]	@ (8008e38 <vPortFree+0xc0>)
 8008e14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e16:	6938      	ldr	r0, [r7, #16]
 8008e18:	f000 f874 	bl	8008f04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008e1c:	4b07      	ldr	r3, [pc, #28]	@ (8008e3c <vPortFree+0xc4>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	3301      	adds	r3, #1
 8008e22:	4a06      	ldr	r2, [pc, #24]	@ (8008e3c <vPortFree+0xc4>)
 8008e24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e26:	f7fe fc65 	bl	80076f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e2a:	bf00      	nop
 8008e2c:	3718      	adds	r7, #24
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	20005768 	.word	0x20005768
 8008e38:	20005758 	.word	0x20005758
 8008e3c:	20005764 	.word	0x20005764

08008e40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e46:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008e4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e4c:	4b27      	ldr	r3, [pc, #156]	@ (8008eec <prvHeapInit+0xac>)
 8008e4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d00c      	beq.n	8008e74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	3307      	adds	r3, #7
 8008e5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f023 0307 	bic.w	r3, r3, #7
 8008e66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008e68:	68ba      	ldr	r2, [r7, #8]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	1ad3      	subs	r3, r2, r3
 8008e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8008eec <prvHeapInit+0xac>)
 8008e70:	4413      	add	r3, r2
 8008e72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e78:	4a1d      	ldr	r2, [pc, #116]	@ (8008ef0 <prvHeapInit+0xb0>)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e7e:	4b1c      	ldr	r3, [pc, #112]	@ (8008ef0 <prvHeapInit+0xb0>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	68ba      	ldr	r2, [r7, #8]
 8008e88:	4413      	add	r3, r2
 8008e8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e8c:	2208      	movs	r2, #8
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	1a9b      	subs	r3, r3, r2
 8008e92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0307 	bic.w	r3, r3, #7
 8008e9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	4a15      	ldr	r2, [pc, #84]	@ (8008ef4 <prvHeapInit+0xb4>)
 8008ea0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ea2:	4b14      	ldr	r3, [pc, #80]	@ (8008ef4 <prvHeapInit+0xb4>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008eaa:	4b12      	ldr	r3, [pc, #72]	@ (8008ef4 <prvHeapInit+0xb4>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	1ad2      	subs	r2, r2, r3
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8008ef4 <prvHeapInit+0xb4>)
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	685b      	ldr	r3, [r3, #4]
 8008ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8008ef8 <prvHeapInit+0xb8>)
 8008ece:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	4a09      	ldr	r2, [pc, #36]	@ (8008efc <prvHeapInit+0xbc>)
 8008ed6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ed8:	4b09      	ldr	r3, [pc, #36]	@ (8008f00 <prvHeapInit+0xc0>)
 8008eda:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008ede:	601a      	str	r2, [r3, #0]
}
 8008ee0:	bf00      	nop
 8008ee2:	3714      	adds	r7, #20
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr
 8008eec:	20001b4c 	.word	0x20001b4c
 8008ef0:	2000574c 	.word	0x2000574c
 8008ef4:	20005754 	.word	0x20005754
 8008ef8:	2000575c 	.word	0x2000575c
 8008efc:	20005758 	.word	0x20005758
 8008f00:	20005768 	.word	0x20005768

08008f04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f0c:	4b28      	ldr	r3, [pc, #160]	@ (8008fb0 <prvInsertBlockIntoFreeList+0xac>)
 8008f0e:	60fb      	str	r3, [r7, #12]
 8008f10:	e002      	b.n	8008f18 <prvInsertBlockIntoFreeList+0x14>
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	60fb      	str	r3, [r7, #12]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	429a      	cmp	r2, r3
 8008f20:	d8f7      	bhi.n	8008f12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d108      	bne.n	8008f46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	685a      	ldr	r2, [r3, #4]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	441a      	add	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	441a      	add	r2, r3
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d118      	bne.n	8008f8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	4b15      	ldr	r3, [pc, #84]	@ (8008fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d00d      	beq.n	8008f82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	685a      	ldr	r2, [r3, #4]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	441a      	add	r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	e008      	b.n	8008f94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f82:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb4 <prvInsertBlockIntoFreeList+0xb0>)
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	e003      	b.n	8008f94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d002      	beq.n	8008fa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fa2:	bf00      	nop
 8008fa4:	3714      	adds	r7, #20
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr
 8008fae:	bf00      	nop
 8008fb0:	2000574c 	.word	0x2000574c
 8008fb4:	20005754 	.word	0x20005754

08008fb8 <__cvt>:
 8008fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fbc:	ec57 6b10 	vmov	r6, r7, d0
 8008fc0:	2f00      	cmp	r7, #0
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	463b      	mov	r3, r7
 8008fc8:	bfbb      	ittet	lt
 8008fca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008fce:	461f      	movlt	r7, r3
 8008fd0:	2300      	movge	r3, #0
 8008fd2:	232d      	movlt	r3, #45	@ 0x2d
 8008fd4:	700b      	strb	r3, [r1, #0]
 8008fd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fd8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008fdc:	4691      	mov	r9, r2
 8008fde:	f023 0820 	bic.w	r8, r3, #32
 8008fe2:	bfbc      	itt	lt
 8008fe4:	4632      	movlt	r2, r6
 8008fe6:	4616      	movlt	r6, r2
 8008fe8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008fec:	d005      	beq.n	8008ffa <__cvt+0x42>
 8008fee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008ff2:	d100      	bne.n	8008ff6 <__cvt+0x3e>
 8008ff4:	3401      	adds	r4, #1
 8008ff6:	2102      	movs	r1, #2
 8008ff8:	e000      	b.n	8008ffc <__cvt+0x44>
 8008ffa:	2103      	movs	r1, #3
 8008ffc:	ab03      	add	r3, sp, #12
 8008ffe:	9301      	str	r3, [sp, #4]
 8009000:	ab02      	add	r3, sp, #8
 8009002:	9300      	str	r3, [sp, #0]
 8009004:	ec47 6b10 	vmov	d0, r6, r7
 8009008:	4653      	mov	r3, sl
 800900a:	4622      	mov	r2, r4
 800900c:	f001 f8c0 	bl	800a190 <_dtoa_r>
 8009010:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009014:	4605      	mov	r5, r0
 8009016:	d119      	bne.n	800904c <__cvt+0x94>
 8009018:	f019 0f01 	tst.w	r9, #1
 800901c:	d00e      	beq.n	800903c <__cvt+0x84>
 800901e:	eb00 0904 	add.w	r9, r0, r4
 8009022:	2200      	movs	r2, #0
 8009024:	2300      	movs	r3, #0
 8009026:	4630      	mov	r0, r6
 8009028:	4639      	mov	r1, r7
 800902a:	f7f7 fd65 	bl	8000af8 <__aeabi_dcmpeq>
 800902e:	b108      	cbz	r0, 8009034 <__cvt+0x7c>
 8009030:	f8cd 900c 	str.w	r9, [sp, #12]
 8009034:	2230      	movs	r2, #48	@ 0x30
 8009036:	9b03      	ldr	r3, [sp, #12]
 8009038:	454b      	cmp	r3, r9
 800903a:	d31e      	bcc.n	800907a <__cvt+0xc2>
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009040:	1b5b      	subs	r3, r3, r5
 8009042:	4628      	mov	r0, r5
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	b004      	add	sp, #16
 8009048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800904c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009050:	eb00 0904 	add.w	r9, r0, r4
 8009054:	d1e5      	bne.n	8009022 <__cvt+0x6a>
 8009056:	7803      	ldrb	r3, [r0, #0]
 8009058:	2b30      	cmp	r3, #48	@ 0x30
 800905a:	d10a      	bne.n	8009072 <__cvt+0xba>
 800905c:	2200      	movs	r2, #0
 800905e:	2300      	movs	r3, #0
 8009060:	4630      	mov	r0, r6
 8009062:	4639      	mov	r1, r7
 8009064:	f7f7 fd48 	bl	8000af8 <__aeabi_dcmpeq>
 8009068:	b918      	cbnz	r0, 8009072 <__cvt+0xba>
 800906a:	f1c4 0401 	rsb	r4, r4, #1
 800906e:	f8ca 4000 	str.w	r4, [sl]
 8009072:	f8da 3000 	ldr.w	r3, [sl]
 8009076:	4499      	add	r9, r3
 8009078:	e7d3      	b.n	8009022 <__cvt+0x6a>
 800907a:	1c59      	adds	r1, r3, #1
 800907c:	9103      	str	r1, [sp, #12]
 800907e:	701a      	strb	r2, [r3, #0]
 8009080:	e7d9      	b.n	8009036 <__cvt+0x7e>

08009082 <__exponent>:
 8009082:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009084:	2900      	cmp	r1, #0
 8009086:	bfba      	itte	lt
 8009088:	4249      	neglt	r1, r1
 800908a:	232d      	movlt	r3, #45	@ 0x2d
 800908c:	232b      	movge	r3, #43	@ 0x2b
 800908e:	2909      	cmp	r1, #9
 8009090:	7002      	strb	r2, [r0, #0]
 8009092:	7043      	strb	r3, [r0, #1]
 8009094:	dd29      	ble.n	80090ea <__exponent+0x68>
 8009096:	f10d 0307 	add.w	r3, sp, #7
 800909a:	461d      	mov	r5, r3
 800909c:	270a      	movs	r7, #10
 800909e:	461a      	mov	r2, r3
 80090a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80090a4:	fb07 1416 	mls	r4, r7, r6, r1
 80090a8:	3430      	adds	r4, #48	@ 0x30
 80090aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80090ae:	460c      	mov	r4, r1
 80090b0:	2c63      	cmp	r4, #99	@ 0x63
 80090b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80090b6:	4631      	mov	r1, r6
 80090b8:	dcf1      	bgt.n	800909e <__exponent+0x1c>
 80090ba:	3130      	adds	r1, #48	@ 0x30
 80090bc:	1e94      	subs	r4, r2, #2
 80090be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80090c2:	1c41      	adds	r1, r0, #1
 80090c4:	4623      	mov	r3, r4
 80090c6:	42ab      	cmp	r3, r5
 80090c8:	d30a      	bcc.n	80090e0 <__exponent+0x5e>
 80090ca:	f10d 0309 	add.w	r3, sp, #9
 80090ce:	1a9b      	subs	r3, r3, r2
 80090d0:	42ac      	cmp	r4, r5
 80090d2:	bf88      	it	hi
 80090d4:	2300      	movhi	r3, #0
 80090d6:	3302      	adds	r3, #2
 80090d8:	4403      	add	r3, r0
 80090da:	1a18      	subs	r0, r3, r0
 80090dc:	b003      	add	sp, #12
 80090de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80090e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80090e8:	e7ed      	b.n	80090c6 <__exponent+0x44>
 80090ea:	2330      	movs	r3, #48	@ 0x30
 80090ec:	3130      	adds	r1, #48	@ 0x30
 80090ee:	7083      	strb	r3, [r0, #2]
 80090f0:	70c1      	strb	r1, [r0, #3]
 80090f2:	1d03      	adds	r3, r0, #4
 80090f4:	e7f1      	b.n	80090da <__exponent+0x58>
	...

080090f8 <_printf_float>:
 80090f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090fc:	b08d      	sub	sp, #52	@ 0x34
 80090fe:	460c      	mov	r4, r1
 8009100:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009104:	4616      	mov	r6, r2
 8009106:	461f      	mov	r7, r3
 8009108:	4605      	mov	r5, r0
 800910a:	f000 feaf 	bl	8009e6c <_localeconv_r>
 800910e:	6803      	ldr	r3, [r0, #0]
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	4618      	mov	r0, r3
 8009114:	f7f7 f8c4 	bl	80002a0 <strlen>
 8009118:	2300      	movs	r3, #0
 800911a:	930a      	str	r3, [sp, #40]	@ 0x28
 800911c:	f8d8 3000 	ldr.w	r3, [r8]
 8009120:	9005      	str	r0, [sp, #20]
 8009122:	3307      	adds	r3, #7
 8009124:	f023 0307 	bic.w	r3, r3, #7
 8009128:	f103 0208 	add.w	r2, r3, #8
 800912c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009130:	f8d4 b000 	ldr.w	fp, [r4]
 8009134:	f8c8 2000 	str.w	r2, [r8]
 8009138:	e9d3 8900 	ldrd	r8, r9, [r3]
 800913c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009140:	9307      	str	r3, [sp, #28]
 8009142:	f8cd 8018 	str.w	r8, [sp, #24]
 8009146:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800914a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800914e:	4b9c      	ldr	r3, [pc, #624]	@ (80093c0 <_printf_float+0x2c8>)
 8009150:	f04f 32ff 	mov.w	r2, #4294967295
 8009154:	f7f7 fd02 	bl	8000b5c <__aeabi_dcmpun>
 8009158:	bb70      	cbnz	r0, 80091b8 <_printf_float+0xc0>
 800915a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800915e:	4b98      	ldr	r3, [pc, #608]	@ (80093c0 <_printf_float+0x2c8>)
 8009160:	f04f 32ff 	mov.w	r2, #4294967295
 8009164:	f7f7 fcdc 	bl	8000b20 <__aeabi_dcmple>
 8009168:	bb30      	cbnz	r0, 80091b8 <_printf_float+0xc0>
 800916a:	2200      	movs	r2, #0
 800916c:	2300      	movs	r3, #0
 800916e:	4640      	mov	r0, r8
 8009170:	4649      	mov	r1, r9
 8009172:	f7f7 fccb 	bl	8000b0c <__aeabi_dcmplt>
 8009176:	b110      	cbz	r0, 800917e <_printf_float+0x86>
 8009178:	232d      	movs	r3, #45	@ 0x2d
 800917a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800917e:	4a91      	ldr	r2, [pc, #580]	@ (80093c4 <_printf_float+0x2cc>)
 8009180:	4b91      	ldr	r3, [pc, #580]	@ (80093c8 <_printf_float+0x2d0>)
 8009182:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009186:	bf8c      	ite	hi
 8009188:	4690      	movhi	r8, r2
 800918a:	4698      	movls	r8, r3
 800918c:	2303      	movs	r3, #3
 800918e:	6123      	str	r3, [r4, #16]
 8009190:	f02b 0304 	bic.w	r3, fp, #4
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	f04f 0900 	mov.w	r9, #0
 800919a:	9700      	str	r7, [sp, #0]
 800919c:	4633      	mov	r3, r6
 800919e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80091a0:	4621      	mov	r1, r4
 80091a2:	4628      	mov	r0, r5
 80091a4:	f000 f9d2 	bl	800954c <_printf_common>
 80091a8:	3001      	adds	r0, #1
 80091aa:	f040 808d 	bne.w	80092c8 <_printf_float+0x1d0>
 80091ae:	f04f 30ff 	mov.w	r0, #4294967295
 80091b2:	b00d      	add	sp, #52	@ 0x34
 80091b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b8:	4642      	mov	r2, r8
 80091ba:	464b      	mov	r3, r9
 80091bc:	4640      	mov	r0, r8
 80091be:	4649      	mov	r1, r9
 80091c0:	f7f7 fccc 	bl	8000b5c <__aeabi_dcmpun>
 80091c4:	b140      	cbz	r0, 80091d8 <_printf_float+0xe0>
 80091c6:	464b      	mov	r3, r9
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	bfbc      	itt	lt
 80091cc:	232d      	movlt	r3, #45	@ 0x2d
 80091ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80091d2:	4a7e      	ldr	r2, [pc, #504]	@ (80093cc <_printf_float+0x2d4>)
 80091d4:	4b7e      	ldr	r3, [pc, #504]	@ (80093d0 <_printf_float+0x2d8>)
 80091d6:	e7d4      	b.n	8009182 <_printf_float+0x8a>
 80091d8:	6863      	ldr	r3, [r4, #4]
 80091da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80091de:	9206      	str	r2, [sp, #24]
 80091e0:	1c5a      	adds	r2, r3, #1
 80091e2:	d13b      	bne.n	800925c <_printf_float+0x164>
 80091e4:	2306      	movs	r3, #6
 80091e6:	6063      	str	r3, [r4, #4]
 80091e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80091ec:	2300      	movs	r3, #0
 80091ee:	6022      	str	r2, [r4, #0]
 80091f0:	9303      	str	r3, [sp, #12]
 80091f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80091f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80091f8:	ab09      	add	r3, sp, #36	@ 0x24
 80091fa:	9300      	str	r3, [sp, #0]
 80091fc:	6861      	ldr	r1, [r4, #4]
 80091fe:	ec49 8b10 	vmov	d0, r8, r9
 8009202:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009206:	4628      	mov	r0, r5
 8009208:	f7ff fed6 	bl	8008fb8 <__cvt>
 800920c:	9b06      	ldr	r3, [sp, #24]
 800920e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009210:	2b47      	cmp	r3, #71	@ 0x47
 8009212:	4680      	mov	r8, r0
 8009214:	d129      	bne.n	800926a <_printf_float+0x172>
 8009216:	1cc8      	adds	r0, r1, #3
 8009218:	db02      	blt.n	8009220 <_printf_float+0x128>
 800921a:	6863      	ldr	r3, [r4, #4]
 800921c:	4299      	cmp	r1, r3
 800921e:	dd41      	ble.n	80092a4 <_printf_float+0x1ac>
 8009220:	f1aa 0a02 	sub.w	sl, sl, #2
 8009224:	fa5f fa8a 	uxtb.w	sl, sl
 8009228:	3901      	subs	r1, #1
 800922a:	4652      	mov	r2, sl
 800922c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009230:	9109      	str	r1, [sp, #36]	@ 0x24
 8009232:	f7ff ff26 	bl	8009082 <__exponent>
 8009236:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009238:	1813      	adds	r3, r2, r0
 800923a:	2a01      	cmp	r2, #1
 800923c:	4681      	mov	r9, r0
 800923e:	6123      	str	r3, [r4, #16]
 8009240:	dc02      	bgt.n	8009248 <_printf_float+0x150>
 8009242:	6822      	ldr	r2, [r4, #0]
 8009244:	07d2      	lsls	r2, r2, #31
 8009246:	d501      	bpl.n	800924c <_printf_float+0x154>
 8009248:	3301      	adds	r3, #1
 800924a:	6123      	str	r3, [r4, #16]
 800924c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009250:	2b00      	cmp	r3, #0
 8009252:	d0a2      	beq.n	800919a <_printf_float+0xa2>
 8009254:	232d      	movs	r3, #45	@ 0x2d
 8009256:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800925a:	e79e      	b.n	800919a <_printf_float+0xa2>
 800925c:	9a06      	ldr	r2, [sp, #24]
 800925e:	2a47      	cmp	r2, #71	@ 0x47
 8009260:	d1c2      	bne.n	80091e8 <_printf_float+0xf0>
 8009262:	2b00      	cmp	r3, #0
 8009264:	d1c0      	bne.n	80091e8 <_printf_float+0xf0>
 8009266:	2301      	movs	r3, #1
 8009268:	e7bd      	b.n	80091e6 <_printf_float+0xee>
 800926a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800926e:	d9db      	bls.n	8009228 <_printf_float+0x130>
 8009270:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009274:	d118      	bne.n	80092a8 <_printf_float+0x1b0>
 8009276:	2900      	cmp	r1, #0
 8009278:	6863      	ldr	r3, [r4, #4]
 800927a:	dd0b      	ble.n	8009294 <_printf_float+0x19c>
 800927c:	6121      	str	r1, [r4, #16]
 800927e:	b913      	cbnz	r3, 8009286 <_printf_float+0x18e>
 8009280:	6822      	ldr	r2, [r4, #0]
 8009282:	07d0      	lsls	r0, r2, #31
 8009284:	d502      	bpl.n	800928c <_printf_float+0x194>
 8009286:	3301      	adds	r3, #1
 8009288:	440b      	add	r3, r1
 800928a:	6123      	str	r3, [r4, #16]
 800928c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800928e:	f04f 0900 	mov.w	r9, #0
 8009292:	e7db      	b.n	800924c <_printf_float+0x154>
 8009294:	b913      	cbnz	r3, 800929c <_printf_float+0x1a4>
 8009296:	6822      	ldr	r2, [r4, #0]
 8009298:	07d2      	lsls	r2, r2, #31
 800929a:	d501      	bpl.n	80092a0 <_printf_float+0x1a8>
 800929c:	3302      	adds	r3, #2
 800929e:	e7f4      	b.n	800928a <_printf_float+0x192>
 80092a0:	2301      	movs	r3, #1
 80092a2:	e7f2      	b.n	800928a <_printf_float+0x192>
 80092a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80092a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092aa:	4299      	cmp	r1, r3
 80092ac:	db05      	blt.n	80092ba <_printf_float+0x1c2>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	6121      	str	r1, [r4, #16]
 80092b2:	07d8      	lsls	r0, r3, #31
 80092b4:	d5ea      	bpl.n	800928c <_printf_float+0x194>
 80092b6:	1c4b      	adds	r3, r1, #1
 80092b8:	e7e7      	b.n	800928a <_printf_float+0x192>
 80092ba:	2900      	cmp	r1, #0
 80092bc:	bfd4      	ite	le
 80092be:	f1c1 0202 	rsble	r2, r1, #2
 80092c2:	2201      	movgt	r2, #1
 80092c4:	4413      	add	r3, r2
 80092c6:	e7e0      	b.n	800928a <_printf_float+0x192>
 80092c8:	6823      	ldr	r3, [r4, #0]
 80092ca:	055a      	lsls	r2, r3, #21
 80092cc:	d407      	bmi.n	80092de <_printf_float+0x1e6>
 80092ce:	6923      	ldr	r3, [r4, #16]
 80092d0:	4642      	mov	r2, r8
 80092d2:	4631      	mov	r1, r6
 80092d4:	4628      	mov	r0, r5
 80092d6:	47b8      	blx	r7
 80092d8:	3001      	adds	r0, #1
 80092da:	d12b      	bne.n	8009334 <_printf_float+0x23c>
 80092dc:	e767      	b.n	80091ae <_printf_float+0xb6>
 80092de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80092e2:	f240 80dd 	bls.w	80094a0 <_printf_float+0x3a8>
 80092e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80092ea:	2200      	movs	r2, #0
 80092ec:	2300      	movs	r3, #0
 80092ee:	f7f7 fc03 	bl	8000af8 <__aeabi_dcmpeq>
 80092f2:	2800      	cmp	r0, #0
 80092f4:	d033      	beq.n	800935e <_printf_float+0x266>
 80092f6:	4a37      	ldr	r2, [pc, #220]	@ (80093d4 <_printf_float+0x2dc>)
 80092f8:	2301      	movs	r3, #1
 80092fa:	4631      	mov	r1, r6
 80092fc:	4628      	mov	r0, r5
 80092fe:	47b8      	blx	r7
 8009300:	3001      	adds	r0, #1
 8009302:	f43f af54 	beq.w	80091ae <_printf_float+0xb6>
 8009306:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800930a:	4543      	cmp	r3, r8
 800930c:	db02      	blt.n	8009314 <_printf_float+0x21c>
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	07d8      	lsls	r0, r3, #31
 8009312:	d50f      	bpl.n	8009334 <_printf_float+0x23c>
 8009314:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009318:	4631      	mov	r1, r6
 800931a:	4628      	mov	r0, r5
 800931c:	47b8      	blx	r7
 800931e:	3001      	adds	r0, #1
 8009320:	f43f af45 	beq.w	80091ae <_printf_float+0xb6>
 8009324:	f04f 0900 	mov.w	r9, #0
 8009328:	f108 38ff 	add.w	r8, r8, #4294967295
 800932c:	f104 0a1a 	add.w	sl, r4, #26
 8009330:	45c8      	cmp	r8, r9
 8009332:	dc09      	bgt.n	8009348 <_printf_float+0x250>
 8009334:	6823      	ldr	r3, [r4, #0]
 8009336:	079b      	lsls	r3, r3, #30
 8009338:	f100 8103 	bmi.w	8009542 <_printf_float+0x44a>
 800933c:	68e0      	ldr	r0, [r4, #12]
 800933e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009340:	4298      	cmp	r0, r3
 8009342:	bfb8      	it	lt
 8009344:	4618      	movlt	r0, r3
 8009346:	e734      	b.n	80091b2 <_printf_float+0xba>
 8009348:	2301      	movs	r3, #1
 800934a:	4652      	mov	r2, sl
 800934c:	4631      	mov	r1, r6
 800934e:	4628      	mov	r0, r5
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f af2b 	beq.w	80091ae <_printf_float+0xb6>
 8009358:	f109 0901 	add.w	r9, r9, #1
 800935c:	e7e8      	b.n	8009330 <_printf_float+0x238>
 800935e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009360:	2b00      	cmp	r3, #0
 8009362:	dc39      	bgt.n	80093d8 <_printf_float+0x2e0>
 8009364:	4a1b      	ldr	r2, [pc, #108]	@ (80093d4 <_printf_float+0x2dc>)
 8009366:	2301      	movs	r3, #1
 8009368:	4631      	mov	r1, r6
 800936a:	4628      	mov	r0, r5
 800936c:	47b8      	blx	r7
 800936e:	3001      	adds	r0, #1
 8009370:	f43f af1d 	beq.w	80091ae <_printf_float+0xb6>
 8009374:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009378:	ea59 0303 	orrs.w	r3, r9, r3
 800937c:	d102      	bne.n	8009384 <_printf_float+0x28c>
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	07d9      	lsls	r1, r3, #31
 8009382:	d5d7      	bpl.n	8009334 <_printf_float+0x23c>
 8009384:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009388:	4631      	mov	r1, r6
 800938a:	4628      	mov	r0, r5
 800938c:	47b8      	blx	r7
 800938e:	3001      	adds	r0, #1
 8009390:	f43f af0d 	beq.w	80091ae <_printf_float+0xb6>
 8009394:	f04f 0a00 	mov.w	sl, #0
 8009398:	f104 0b1a 	add.w	fp, r4, #26
 800939c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800939e:	425b      	negs	r3, r3
 80093a0:	4553      	cmp	r3, sl
 80093a2:	dc01      	bgt.n	80093a8 <_printf_float+0x2b0>
 80093a4:	464b      	mov	r3, r9
 80093a6:	e793      	b.n	80092d0 <_printf_float+0x1d8>
 80093a8:	2301      	movs	r3, #1
 80093aa:	465a      	mov	r2, fp
 80093ac:	4631      	mov	r1, r6
 80093ae:	4628      	mov	r0, r5
 80093b0:	47b8      	blx	r7
 80093b2:	3001      	adds	r0, #1
 80093b4:	f43f aefb 	beq.w	80091ae <_printf_float+0xb6>
 80093b8:	f10a 0a01 	add.w	sl, sl, #1
 80093bc:	e7ee      	b.n	800939c <_printf_float+0x2a4>
 80093be:	bf00      	nop
 80093c0:	7fefffff 	.word	0x7fefffff
 80093c4:	0800d550 	.word	0x0800d550
 80093c8:	0800d54c 	.word	0x0800d54c
 80093cc:	0800d558 	.word	0x0800d558
 80093d0:	0800d554 	.word	0x0800d554
 80093d4:	0800d55c 	.word	0x0800d55c
 80093d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80093da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80093de:	4553      	cmp	r3, sl
 80093e0:	bfa8      	it	ge
 80093e2:	4653      	movge	r3, sl
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	4699      	mov	r9, r3
 80093e8:	dc36      	bgt.n	8009458 <_printf_float+0x360>
 80093ea:	f04f 0b00 	mov.w	fp, #0
 80093ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093f2:	f104 021a 	add.w	r2, r4, #26
 80093f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80093f8:	9306      	str	r3, [sp, #24]
 80093fa:	eba3 0309 	sub.w	r3, r3, r9
 80093fe:	455b      	cmp	r3, fp
 8009400:	dc31      	bgt.n	8009466 <_printf_float+0x36e>
 8009402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009404:	459a      	cmp	sl, r3
 8009406:	dc3a      	bgt.n	800947e <_printf_float+0x386>
 8009408:	6823      	ldr	r3, [r4, #0]
 800940a:	07da      	lsls	r2, r3, #31
 800940c:	d437      	bmi.n	800947e <_printf_float+0x386>
 800940e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009410:	ebaa 0903 	sub.w	r9, sl, r3
 8009414:	9b06      	ldr	r3, [sp, #24]
 8009416:	ebaa 0303 	sub.w	r3, sl, r3
 800941a:	4599      	cmp	r9, r3
 800941c:	bfa8      	it	ge
 800941e:	4699      	movge	r9, r3
 8009420:	f1b9 0f00 	cmp.w	r9, #0
 8009424:	dc33      	bgt.n	800948e <_printf_float+0x396>
 8009426:	f04f 0800 	mov.w	r8, #0
 800942a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800942e:	f104 0b1a 	add.w	fp, r4, #26
 8009432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009434:	ebaa 0303 	sub.w	r3, sl, r3
 8009438:	eba3 0309 	sub.w	r3, r3, r9
 800943c:	4543      	cmp	r3, r8
 800943e:	f77f af79 	ble.w	8009334 <_printf_float+0x23c>
 8009442:	2301      	movs	r3, #1
 8009444:	465a      	mov	r2, fp
 8009446:	4631      	mov	r1, r6
 8009448:	4628      	mov	r0, r5
 800944a:	47b8      	blx	r7
 800944c:	3001      	adds	r0, #1
 800944e:	f43f aeae 	beq.w	80091ae <_printf_float+0xb6>
 8009452:	f108 0801 	add.w	r8, r8, #1
 8009456:	e7ec      	b.n	8009432 <_printf_float+0x33a>
 8009458:	4642      	mov	r2, r8
 800945a:	4631      	mov	r1, r6
 800945c:	4628      	mov	r0, r5
 800945e:	47b8      	blx	r7
 8009460:	3001      	adds	r0, #1
 8009462:	d1c2      	bne.n	80093ea <_printf_float+0x2f2>
 8009464:	e6a3      	b.n	80091ae <_printf_float+0xb6>
 8009466:	2301      	movs	r3, #1
 8009468:	4631      	mov	r1, r6
 800946a:	4628      	mov	r0, r5
 800946c:	9206      	str	r2, [sp, #24]
 800946e:	47b8      	blx	r7
 8009470:	3001      	adds	r0, #1
 8009472:	f43f ae9c 	beq.w	80091ae <_printf_float+0xb6>
 8009476:	9a06      	ldr	r2, [sp, #24]
 8009478:	f10b 0b01 	add.w	fp, fp, #1
 800947c:	e7bb      	b.n	80093f6 <_printf_float+0x2fe>
 800947e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009482:	4631      	mov	r1, r6
 8009484:	4628      	mov	r0, r5
 8009486:	47b8      	blx	r7
 8009488:	3001      	adds	r0, #1
 800948a:	d1c0      	bne.n	800940e <_printf_float+0x316>
 800948c:	e68f      	b.n	80091ae <_printf_float+0xb6>
 800948e:	9a06      	ldr	r2, [sp, #24]
 8009490:	464b      	mov	r3, r9
 8009492:	4442      	add	r2, r8
 8009494:	4631      	mov	r1, r6
 8009496:	4628      	mov	r0, r5
 8009498:	47b8      	blx	r7
 800949a:	3001      	adds	r0, #1
 800949c:	d1c3      	bne.n	8009426 <_printf_float+0x32e>
 800949e:	e686      	b.n	80091ae <_printf_float+0xb6>
 80094a0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80094a4:	f1ba 0f01 	cmp.w	sl, #1
 80094a8:	dc01      	bgt.n	80094ae <_printf_float+0x3b6>
 80094aa:	07db      	lsls	r3, r3, #31
 80094ac:	d536      	bpl.n	800951c <_printf_float+0x424>
 80094ae:	2301      	movs	r3, #1
 80094b0:	4642      	mov	r2, r8
 80094b2:	4631      	mov	r1, r6
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b8      	blx	r7
 80094b8:	3001      	adds	r0, #1
 80094ba:	f43f ae78 	beq.w	80091ae <_printf_float+0xb6>
 80094be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094c2:	4631      	mov	r1, r6
 80094c4:	4628      	mov	r0, r5
 80094c6:	47b8      	blx	r7
 80094c8:	3001      	adds	r0, #1
 80094ca:	f43f ae70 	beq.w	80091ae <_printf_float+0xb6>
 80094ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80094d2:	2200      	movs	r2, #0
 80094d4:	2300      	movs	r3, #0
 80094d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094da:	f7f7 fb0d 	bl	8000af8 <__aeabi_dcmpeq>
 80094de:	b9c0      	cbnz	r0, 8009512 <_printf_float+0x41a>
 80094e0:	4653      	mov	r3, sl
 80094e2:	f108 0201 	add.w	r2, r8, #1
 80094e6:	4631      	mov	r1, r6
 80094e8:	4628      	mov	r0, r5
 80094ea:	47b8      	blx	r7
 80094ec:	3001      	adds	r0, #1
 80094ee:	d10c      	bne.n	800950a <_printf_float+0x412>
 80094f0:	e65d      	b.n	80091ae <_printf_float+0xb6>
 80094f2:	2301      	movs	r3, #1
 80094f4:	465a      	mov	r2, fp
 80094f6:	4631      	mov	r1, r6
 80094f8:	4628      	mov	r0, r5
 80094fa:	47b8      	blx	r7
 80094fc:	3001      	adds	r0, #1
 80094fe:	f43f ae56 	beq.w	80091ae <_printf_float+0xb6>
 8009502:	f108 0801 	add.w	r8, r8, #1
 8009506:	45d0      	cmp	r8, sl
 8009508:	dbf3      	blt.n	80094f2 <_printf_float+0x3fa>
 800950a:	464b      	mov	r3, r9
 800950c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009510:	e6df      	b.n	80092d2 <_printf_float+0x1da>
 8009512:	f04f 0800 	mov.w	r8, #0
 8009516:	f104 0b1a 	add.w	fp, r4, #26
 800951a:	e7f4      	b.n	8009506 <_printf_float+0x40e>
 800951c:	2301      	movs	r3, #1
 800951e:	4642      	mov	r2, r8
 8009520:	e7e1      	b.n	80094e6 <_printf_float+0x3ee>
 8009522:	2301      	movs	r3, #1
 8009524:	464a      	mov	r2, r9
 8009526:	4631      	mov	r1, r6
 8009528:	4628      	mov	r0, r5
 800952a:	47b8      	blx	r7
 800952c:	3001      	adds	r0, #1
 800952e:	f43f ae3e 	beq.w	80091ae <_printf_float+0xb6>
 8009532:	f108 0801 	add.w	r8, r8, #1
 8009536:	68e3      	ldr	r3, [r4, #12]
 8009538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800953a:	1a5b      	subs	r3, r3, r1
 800953c:	4543      	cmp	r3, r8
 800953e:	dcf0      	bgt.n	8009522 <_printf_float+0x42a>
 8009540:	e6fc      	b.n	800933c <_printf_float+0x244>
 8009542:	f04f 0800 	mov.w	r8, #0
 8009546:	f104 0919 	add.w	r9, r4, #25
 800954a:	e7f4      	b.n	8009536 <_printf_float+0x43e>

0800954c <_printf_common>:
 800954c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009550:	4616      	mov	r6, r2
 8009552:	4698      	mov	r8, r3
 8009554:	688a      	ldr	r2, [r1, #8]
 8009556:	690b      	ldr	r3, [r1, #16]
 8009558:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800955c:	4293      	cmp	r3, r2
 800955e:	bfb8      	it	lt
 8009560:	4613      	movlt	r3, r2
 8009562:	6033      	str	r3, [r6, #0]
 8009564:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009568:	4607      	mov	r7, r0
 800956a:	460c      	mov	r4, r1
 800956c:	b10a      	cbz	r2, 8009572 <_printf_common+0x26>
 800956e:	3301      	adds	r3, #1
 8009570:	6033      	str	r3, [r6, #0]
 8009572:	6823      	ldr	r3, [r4, #0]
 8009574:	0699      	lsls	r1, r3, #26
 8009576:	bf42      	ittt	mi
 8009578:	6833      	ldrmi	r3, [r6, #0]
 800957a:	3302      	addmi	r3, #2
 800957c:	6033      	strmi	r3, [r6, #0]
 800957e:	6825      	ldr	r5, [r4, #0]
 8009580:	f015 0506 	ands.w	r5, r5, #6
 8009584:	d106      	bne.n	8009594 <_printf_common+0x48>
 8009586:	f104 0a19 	add.w	sl, r4, #25
 800958a:	68e3      	ldr	r3, [r4, #12]
 800958c:	6832      	ldr	r2, [r6, #0]
 800958e:	1a9b      	subs	r3, r3, r2
 8009590:	42ab      	cmp	r3, r5
 8009592:	dc26      	bgt.n	80095e2 <_printf_common+0x96>
 8009594:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009598:	6822      	ldr	r2, [r4, #0]
 800959a:	3b00      	subs	r3, #0
 800959c:	bf18      	it	ne
 800959e:	2301      	movne	r3, #1
 80095a0:	0692      	lsls	r2, r2, #26
 80095a2:	d42b      	bmi.n	80095fc <_printf_common+0xb0>
 80095a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095a8:	4641      	mov	r1, r8
 80095aa:	4638      	mov	r0, r7
 80095ac:	47c8      	blx	r9
 80095ae:	3001      	adds	r0, #1
 80095b0:	d01e      	beq.n	80095f0 <_printf_common+0xa4>
 80095b2:	6823      	ldr	r3, [r4, #0]
 80095b4:	6922      	ldr	r2, [r4, #16]
 80095b6:	f003 0306 	and.w	r3, r3, #6
 80095ba:	2b04      	cmp	r3, #4
 80095bc:	bf02      	ittt	eq
 80095be:	68e5      	ldreq	r5, [r4, #12]
 80095c0:	6833      	ldreq	r3, [r6, #0]
 80095c2:	1aed      	subeq	r5, r5, r3
 80095c4:	68a3      	ldr	r3, [r4, #8]
 80095c6:	bf0c      	ite	eq
 80095c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095cc:	2500      	movne	r5, #0
 80095ce:	4293      	cmp	r3, r2
 80095d0:	bfc4      	itt	gt
 80095d2:	1a9b      	subgt	r3, r3, r2
 80095d4:	18ed      	addgt	r5, r5, r3
 80095d6:	2600      	movs	r6, #0
 80095d8:	341a      	adds	r4, #26
 80095da:	42b5      	cmp	r5, r6
 80095dc:	d11a      	bne.n	8009614 <_printf_common+0xc8>
 80095de:	2000      	movs	r0, #0
 80095e0:	e008      	b.n	80095f4 <_printf_common+0xa8>
 80095e2:	2301      	movs	r3, #1
 80095e4:	4652      	mov	r2, sl
 80095e6:	4641      	mov	r1, r8
 80095e8:	4638      	mov	r0, r7
 80095ea:	47c8      	blx	r9
 80095ec:	3001      	adds	r0, #1
 80095ee:	d103      	bne.n	80095f8 <_printf_common+0xac>
 80095f0:	f04f 30ff 	mov.w	r0, #4294967295
 80095f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f8:	3501      	adds	r5, #1
 80095fa:	e7c6      	b.n	800958a <_printf_common+0x3e>
 80095fc:	18e1      	adds	r1, r4, r3
 80095fe:	1c5a      	adds	r2, r3, #1
 8009600:	2030      	movs	r0, #48	@ 0x30
 8009602:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009606:	4422      	add	r2, r4
 8009608:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800960c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009610:	3302      	adds	r3, #2
 8009612:	e7c7      	b.n	80095a4 <_printf_common+0x58>
 8009614:	2301      	movs	r3, #1
 8009616:	4622      	mov	r2, r4
 8009618:	4641      	mov	r1, r8
 800961a:	4638      	mov	r0, r7
 800961c:	47c8      	blx	r9
 800961e:	3001      	adds	r0, #1
 8009620:	d0e6      	beq.n	80095f0 <_printf_common+0xa4>
 8009622:	3601      	adds	r6, #1
 8009624:	e7d9      	b.n	80095da <_printf_common+0x8e>
	...

08009628 <_printf_i>:
 8009628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800962c:	7e0f      	ldrb	r7, [r1, #24]
 800962e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009630:	2f78      	cmp	r7, #120	@ 0x78
 8009632:	4691      	mov	r9, r2
 8009634:	4680      	mov	r8, r0
 8009636:	460c      	mov	r4, r1
 8009638:	469a      	mov	sl, r3
 800963a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800963e:	d807      	bhi.n	8009650 <_printf_i+0x28>
 8009640:	2f62      	cmp	r7, #98	@ 0x62
 8009642:	d80a      	bhi.n	800965a <_printf_i+0x32>
 8009644:	2f00      	cmp	r7, #0
 8009646:	f000 80d1 	beq.w	80097ec <_printf_i+0x1c4>
 800964a:	2f58      	cmp	r7, #88	@ 0x58
 800964c:	f000 80b8 	beq.w	80097c0 <_printf_i+0x198>
 8009650:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009654:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009658:	e03a      	b.n	80096d0 <_printf_i+0xa8>
 800965a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800965e:	2b15      	cmp	r3, #21
 8009660:	d8f6      	bhi.n	8009650 <_printf_i+0x28>
 8009662:	a101      	add	r1, pc, #4	@ (adr r1, 8009668 <_printf_i+0x40>)
 8009664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009668:	080096c1 	.word	0x080096c1
 800966c:	080096d5 	.word	0x080096d5
 8009670:	08009651 	.word	0x08009651
 8009674:	08009651 	.word	0x08009651
 8009678:	08009651 	.word	0x08009651
 800967c:	08009651 	.word	0x08009651
 8009680:	080096d5 	.word	0x080096d5
 8009684:	08009651 	.word	0x08009651
 8009688:	08009651 	.word	0x08009651
 800968c:	08009651 	.word	0x08009651
 8009690:	08009651 	.word	0x08009651
 8009694:	080097d3 	.word	0x080097d3
 8009698:	080096ff 	.word	0x080096ff
 800969c:	0800978d 	.word	0x0800978d
 80096a0:	08009651 	.word	0x08009651
 80096a4:	08009651 	.word	0x08009651
 80096a8:	080097f5 	.word	0x080097f5
 80096ac:	08009651 	.word	0x08009651
 80096b0:	080096ff 	.word	0x080096ff
 80096b4:	08009651 	.word	0x08009651
 80096b8:	08009651 	.word	0x08009651
 80096bc:	08009795 	.word	0x08009795
 80096c0:	6833      	ldr	r3, [r6, #0]
 80096c2:	1d1a      	adds	r2, r3, #4
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6032      	str	r2, [r6, #0]
 80096c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096d0:	2301      	movs	r3, #1
 80096d2:	e09c      	b.n	800980e <_printf_i+0x1e6>
 80096d4:	6833      	ldr	r3, [r6, #0]
 80096d6:	6820      	ldr	r0, [r4, #0]
 80096d8:	1d19      	adds	r1, r3, #4
 80096da:	6031      	str	r1, [r6, #0]
 80096dc:	0606      	lsls	r6, r0, #24
 80096de:	d501      	bpl.n	80096e4 <_printf_i+0xbc>
 80096e0:	681d      	ldr	r5, [r3, #0]
 80096e2:	e003      	b.n	80096ec <_printf_i+0xc4>
 80096e4:	0645      	lsls	r5, r0, #25
 80096e6:	d5fb      	bpl.n	80096e0 <_printf_i+0xb8>
 80096e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096ec:	2d00      	cmp	r5, #0
 80096ee:	da03      	bge.n	80096f8 <_printf_i+0xd0>
 80096f0:	232d      	movs	r3, #45	@ 0x2d
 80096f2:	426d      	negs	r5, r5
 80096f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096f8:	4858      	ldr	r0, [pc, #352]	@ (800985c <_printf_i+0x234>)
 80096fa:	230a      	movs	r3, #10
 80096fc:	e011      	b.n	8009722 <_printf_i+0xfa>
 80096fe:	6821      	ldr	r1, [r4, #0]
 8009700:	6833      	ldr	r3, [r6, #0]
 8009702:	0608      	lsls	r0, r1, #24
 8009704:	f853 5b04 	ldr.w	r5, [r3], #4
 8009708:	d402      	bmi.n	8009710 <_printf_i+0xe8>
 800970a:	0649      	lsls	r1, r1, #25
 800970c:	bf48      	it	mi
 800970e:	b2ad      	uxthmi	r5, r5
 8009710:	2f6f      	cmp	r7, #111	@ 0x6f
 8009712:	4852      	ldr	r0, [pc, #328]	@ (800985c <_printf_i+0x234>)
 8009714:	6033      	str	r3, [r6, #0]
 8009716:	bf14      	ite	ne
 8009718:	230a      	movne	r3, #10
 800971a:	2308      	moveq	r3, #8
 800971c:	2100      	movs	r1, #0
 800971e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009722:	6866      	ldr	r6, [r4, #4]
 8009724:	60a6      	str	r6, [r4, #8]
 8009726:	2e00      	cmp	r6, #0
 8009728:	db05      	blt.n	8009736 <_printf_i+0x10e>
 800972a:	6821      	ldr	r1, [r4, #0]
 800972c:	432e      	orrs	r6, r5
 800972e:	f021 0104 	bic.w	r1, r1, #4
 8009732:	6021      	str	r1, [r4, #0]
 8009734:	d04b      	beq.n	80097ce <_printf_i+0x1a6>
 8009736:	4616      	mov	r6, r2
 8009738:	fbb5 f1f3 	udiv	r1, r5, r3
 800973c:	fb03 5711 	mls	r7, r3, r1, r5
 8009740:	5dc7      	ldrb	r7, [r0, r7]
 8009742:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009746:	462f      	mov	r7, r5
 8009748:	42bb      	cmp	r3, r7
 800974a:	460d      	mov	r5, r1
 800974c:	d9f4      	bls.n	8009738 <_printf_i+0x110>
 800974e:	2b08      	cmp	r3, #8
 8009750:	d10b      	bne.n	800976a <_printf_i+0x142>
 8009752:	6823      	ldr	r3, [r4, #0]
 8009754:	07df      	lsls	r7, r3, #31
 8009756:	d508      	bpl.n	800976a <_printf_i+0x142>
 8009758:	6923      	ldr	r3, [r4, #16]
 800975a:	6861      	ldr	r1, [r4, #4]
 800975c:	4299      	cmp	r1, r3
 800975e:	bfde      	ittt	le
 8009760:	2330      	movle	r3, #48	@ 0x30
 8009762:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009766:	f106 36ff 	addle.w	r6, r6, #4294967295
 800976a:	1b92      	subs	r2, r2, r6
 800976c:	6122      	str	r2, [r4, #16]
 800976e:	f8cd a000 	str.w	sl, [sp]
 8009772:	464b      	mov	r3, r9
 8009774:	aa03      	add	r2, sp, #12
 8009776:	4621      	mov	r1, r4
 8009778:	4640      	mov	r0, r8
 800977a:	f7ff fee7 	bl	800954c <_printf_common>
 800977e:	3001      	adds	r0, #1
 8009780:	d14a      	bne.n	8009818 <_printf_i+0x1f0>
 8009782:	f04f 30ff 	mov.w	r0, #4294967295
 8009786:	b004      	add	sp, #16
 8009788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800978c:	6823      	ldr	r3, [r4, #0]
 800978e:	f043 0320 	orr.w	r3, r3, #32
 8009792:	6023      	str	r3, [r4, #0]
 8009794:	4832      	ldr	r0, [pc, #200]	@ (8009860 <_printf_i+0x238>)
 8009796:	2778      	movs	r7, #120	@ 0x78
 8009798:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800979c:	6823      	ldr	r3, [r4, #0]
 800979e:	6831      	ldr	r1, [r6, #0]
 80097a0:	061f      	lsls	r7, r3, #24
 80097a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80097a6:	d402      	bmi.n	80097ae <_printf_i+0x186>
 80097a8:	065f      	lsls	r7, r3, #25
 80097aa:	bf48      	it	mi
 80097ac:	b2ad      	uxthmi	r5, r5
 80097ae:	6031      	str	r1, [r6, #0]
 80097b0:	07d9      	lsls	r1, r3, #31
 80097b2:	bf44      	itt	mi
 80097b4:	f043 0320 	orrmi.w	r3, r3, #32
 80097b8:	6023      	strmi	r3, [r4, #0]
 80097ba:	b11d      	cbz	r5, 80097c4 <_printf_i+0x19c>
 80097bc:	2310      	movs	r3, #16
 80097be:	e7ad      	b.n	800971c <_printf_i+0xf4>
 80097c0:	4826      	ldr	r0, [pc, #152]	@ (800985c <_printf_i+0x234>)
 80097c2:	e7e9      	b.n	8009798 <_printf_i+0x170>
 80097c4:	6823      	ldr	r3, [r4, #0]
 80097c6:	f023 0320 	bic.w	r3, r3, #32
 80097ca:	6023      	str	r3, [r4, #0]
 80097cc:	e7f6      	b.n	80097bc <_printf_i+0x194>
 80097ce:	4616      	mov	r6, r2
 80097d0:	e7bd      	b.n	800974e <_printf_i+0x126>
 80097d2:	6833      	ldr	r3, [r6, #0]
 80097d4:	6825      	ldr	r5, [r4, #0]
 80097d6:	6961      	ldr	r1, [r4, #20]
 80097d8:	1d18      	adds	r0, r3, #4
 80097da:	6030      	str	r0, [r6, #0]
 80097dc:	062e      	lsls	r6, r5, #24
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	d501      	bpl.n	80097e6 <_printf_i+0x1be>
 80097e2:	6019      	str	r1, [r3, #0]
 80097e4:	e002      	b.n	80097ec <_printf_i+0x1c4>
 80097e6:	0668      	lsls	r0, r5, #25
 80097e8:	d5fb      	bpl.n	80097e2 <_printf_i+0x1ba>
 80097ea:	8019      	strh	r1, [r3, #0]
 80097ec:	2300      	movs	r3, #0
 80097ee:	6123      	str	r3, [r4, #16]
 80097f0:	4616      	mov	r6, r2
 80097f2:	e7bc      	b.n	800976e <_printf_i+0x146>
 80097f4:	6833      	ldr	r3, [r6, #0]
 80097f6:	1d1a      	adds	r2, r3, #4
 80097f8:	6032      	str	r2, [r6, #0]
 80097fa:	681e      	ldr	r6, [r3, #0]
 80097fc:	6862      	ldr	r2, [r4, #4]
 80097fe:	2100      	movs	r1, #0
 8009800:	4630      	mov	r0, r6
 8009802:	f7f6 fcfd 	bl	8000200 <memchr>
 8009806:	b108      	cbz	r0, 800980c <_printf_i+0x1e4>
 8009808:	1b80      	subs	r0, r0, r6
 800980a:	6060      	str	r0, [r4, #4]
 800980c:	6863      	ldr	r3, [r4, #4]
 800980e:	6123      	str	r3, [r4, #16]
 8009810:	2300      	movs	r3, #0
 8009812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009816:	e7aa      	b.n	800976e <_printf_i+0x146>
 8009818:	6923      	ldr	r3, [r4, #16]
 800981a:	4632      	mov	r2, r6
 800981c:	4649      	mov	r1, r9
 800981e:	4640      	mov	r0, r8
 8009820:	47d0      	blx	sl
 8009822:	3001      	adds	r0, #1
 8009824:	d0ad      	beq.n	8009782 <_printf_i+0x15a>
 8009826:	6823      	ldr	r3, [r4, #0]
 8009828:	079b      	lsls	r3, r3, #30
 800982a:	d413      	bmi.n	8009854 <_printf_i+0x22c>
 800982c:	68e0      	ldr	r0, [r4, #12]
 800982e:	9b03      	ldr	r3, [sp, #12]
 8009830:	4298      	cmp	r0, r3
 8009832:	bfb8      	it	lt
 8009834:	4618      	movlt	r0, r3
 8009836:	e7a6      	b.n	8009786 <_printf_i+0x15e>
 8009838:	2301      	movs	r3, #1
 800983a:	4632      	mov	r2, r6
 800983c:	4649      	mov	r1, r9
 800983e:	4640      	mov	r0, r8
 8009840:	47d0      	blx	sl
 8009842:	3001      	adds	r0, #1
 8009844:	d09d      	beq.n	8009782 <_printf_i+0x15a>
 8009846:	3501      	adds	r5, #1
 8009848:	68e3      	ldr	r3, [r4, #12]
 800984a:	9903      	ldr	r1, [sp, #12]
 800984c:	1a5b      	subs	r3, r3, r1
 800984e:	42ab      	cmp	r3, r5
 8009850:	dcf2      	bgt.n	8009838 <_printf_i+0x210>
 8009852:	e7eb      	b.n	800982c <_printf_i+0x204>
 8009854:	2500      	movs	r5, #0
 8009856:	f104 0619 	add.w	r6, r4, #25
 800985a:	e7f5      	b.n	8009848 <_printf_i+0x220>
 800985c:	0800d55e 	.word	0x0800d55e
 8009860:	0800d56f 	.word	0x0800d56f

08009864 <std>:
 8009864:	2300      	movs	r3, #0
 8009866:	b510      	push	{r4, lr}
 8009868:	4604      	mov	r4, r0
 800986a:	e9c0 3300 	strd	r3, r3, [r0]
 800986e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009872:	6083      	str	r3, [r0, #8]
 8009874:	8181      	strh	r1, [r0, #12]
 8009876:	6643      	str	r3, [r0, #100]	@ 0x64
 8009878:	81c2      	strh	r2, [r0, #14]
 800987a:	6183      	str	r3, [r0, #24]
 800987c:	4619      	mov	r1, r3
 800987e:	2208      	movs	r2, #8
 8009880:	305c      	adds	r0, #92	@ 0x5c
 8009882:	f000 fa59 	bl	8009d38 <memset>
 8009886:	4b0d      	ldr	r3, [pc, #52]	@ (80098bc <std+0x58>)
 8009888:	6263      	str	r3, [r4, #36]	@ 0x24
 800988a:	4b0d      	ldr	r3, [pc, #52]	@ (80098c0 <std+0x5c>)
 800988c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800988e:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <std+0x60>)
 8009890:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009892:	4b0d      	ldr	r3, [pc, #52]	@ (80098c8 <std+0x64>)
 8009894:	6323      	str	r3, [r4, #48]	@ 0x30
 8009896:	4b0d      	ldr	r3, [pc, #52]	@ (80098cc <std+0x68>)
 8009898:	6224      	str	r4, [r4, #32]
 800989a:	429c      	cmp	r4, r3
 800989c:	d006      	beq.n	80098ac <std+0x48>
 800989e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80098a2:	4294      	cmp	r4, r2
 80098a4:	d002      	beq.n	80098ac <std+0x48>
 80098a6:	33d0      	adds	r3, #208	@ 0xd0
 80098a8:	429c      	cmp	r4, r3
 80098aa:	d105      	bne.n	80098b8 <std+0x54>
 80098ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80098b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098b4:	f000 bbac 	b.w	800a010 <__retarget_lock_init_recursive>
 80098b8:	bd10      	pop	{r4, pc}
 80098ba:	bf00      	nop
 80098bc:	08009b89 	.word	0x08009b89
 80098c0:	08009bab 	.word	0x08009bab
 80098c4:	08009be3 	.word	0x08009be3
 80098c8:	08009c07 	.word	0x08009c07
 80098cc:	2000576c 	.word	0x2000576c

080098d0 <stdio_exit_handler>:
 80098d0:	4a02      	ldr	r2, [pc, #8]	@ (80098dc <stdio_exit_handler+0xc>)
 80098d2:	4903      	ldr	r1, [pc, #12]	@ (80098e0 <stdio_exit_handler+0x10>)
 80098d4:	4803      	ldr	r0, [pc, #12]	@ (80098e4 <stdio_exit_handler+0x14>)
 80098d6:	f000 b869 	b.w	80099ac <_fwalk_sglue>
 80098da:	bf00      	nop
 80098dc:	20000018 	.word	0x20000018
 80098e0:	0800bc61 	.word	0x0800bc61
 80098e4:	20000028 	.word	0x20000028

080098e8 <cleanup_stdio>:
 80098e8:	6841      	ldr	r1, [r0, #4]
 80098ea:	4b0c      	ldr	r3, [pc, #48]	@ (800991c <cleanup_stdio+0x34>)
 80098ec:	4299      	cmp	r1, r3
 80098ee:	b510      	push	{r4, lr}
 80098f0:	4604      	mov	r4, r0
 80098f2:	d001      	beq.n	80098f8 <cleanup_stdio+0x10>
 80098f4:	f002 f9b4 	bl	800bc60 <_fflush_r>
 80098f8:	68a1      	ldr	r1, [r4, #8]
 80098fa:	4b09      	ldr	r3, [pc, #36]	@ (8009920 <cleanup_stdio+0x38>)
 80098fc:	4299      	cmp	r1, r3
 80098fe:	d002      	beq.n	8009906 <cleanup_stdio+0x1e>
 8009900:	4620      	mov	r0, r4
 8009902:	f002 f9ad 	bl	800bc60 <_fflush_r>
 8009906:	68e1      	ldr	r1, [r4, #12]
 8009908:	4b06      	ldr	r3, [pc, #24]	@ (8009924 <cleanup_stdio+0x3c>)
 800990a:	4299      	cmp	r1, r3
 800990c:	d004      	beq.n	8009918 <cleanup_stdio+0x30>
 800990e:	4620      	mov	r0, r4
 8009910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009914:	f002 b9a4 	b.w	800bc60 <_fflush_r>
 8009918:	bd10      	pop	{r4, pc}
 800991a:	bf00      	nop
 800991c:	2000576c 	.word	0x2000576c
 8009920:	200057d4 	.word	0x200057d4
 8009924:	2000583c 	.word	0x2000583c

08009928 <global_stdio_init.part.0>:
 8009928:	b510      	push	{r4, lr}
 800992a:	4b0b      	ldr	r3, [pc, #44]	@ (8009958 <global_stdio_init.part.0+0x30>)
 800992c:	4c0b      	ldr	r4, [pc, #44]	@ (800995c <global_stdio_init.part.0+0x34>)
 800992e:	4a0c      	ldr	r2, [pc, #48]	@ (8009960 <global_stdio_init.part.0+0x38>)
 8009930:	601a      	str	r2, [r3, #0]
 8009932:	4620      	mov	r0, r4
 8009934:	2200      	movs	r2, #0
 8009936:	2104      	movs	r1, #4
 8009938:	f7ff ff94 	bl	8009864 <std>
 800993c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009940:	2201      	movs	r2, #1
 8009942:	2109      	movs	r1, #9
 8009944:	f7ff ff8e 	bl	8009864 <std>
 8009948:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800994c:	2202      	movs	r2, #2
 800994e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009952:	2112      	movs	r1, #18
 8009954:	f7ff bf86 	b.w	8009864 <std>
 8009958:	200058a4 	.word	0x200058a4
 800995c:	2000576c 	.word	0x2000576c
 8009960:	080098d1 	.word	0x080098d1

08009964 <__sfp_lock_acquire>:
 8009964:	4801      	ldr	r0, [pc, #4]	@ (800996c <__sfp_lock_acquire+0x8>)
 8009966:	f000 bb54 	b.w	800a012 <__retarget_lock_acquire_recursive>
 800996a:	bf00      	nop
 800996c:	200058ad 	.word	0x200058ad

08009970 <__sfp_lock_release>:
 8009970:	4801      	ldr	r0, [pc, #4]	@ (8009978 <__sfp_lock_release+0x8>)
 8009972:	f000 bb4f 	b.w	800a014 <__retarget_lock_release_recursive>
 8009976:	bf00      	nop
 8009978:	200058ad 	.word	0x200058ad

0800997c <__sinit>:
 800997c:	b510      	push	{r4, lr}
 800997e:	4604      	mov	r4, r0
 8009980:	f7ff fff0 	bl	8009964 <__sfp_lock_acquire>
 8009984:	6a23      	ldr	r3, [r4, #32]
 8009986:	b11b      	cbz	r3, 8009990 <__sinit+0x14>
 8009988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800998c:	f7ff bff0 	b.w	8009970 <__sfp_lock_release>
 8009990:	4b04      	ldr	r3, [pc, #16]	@ (80099a4 <__sinit+0x28>)
 8009992:	6223      	str	r3, [r4, #32]
 8009994:	4b04      	ldr	r3, [pc, #16]	@ (80099a8 <__sinit+0x2c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1f5      	bne.n	8009988 <__sinit+0xc>
 800999c:	f7ff ffc4 	bl	8009928 <global_stdio_init.part.0>
 80099a0:	e7f2      	b.n	8009988 <__sinit+0xc>
 80099a2:	bf00      	nop
 80099a4:	080098e9 	.word	0x080098e9
 80099a8:	200058a4 	.word	0x200058a4

080099ac <_fwalk_sglue>:
 80099ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099b0:	4607      	mov	r7, r0
 80099b2:	4688      	mov	r8, r1
 80099b4:	4614      	mov	r4, r2
 80099b6:	2600      	movs	r6, #0
 80099b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099bc:	f1b9 0901 	subs.w	r9, r9, #1
 80099c0:	d505      	bpl.n	80099ce <_fwalk_sglue+0x22>
 80099c2:	6824      	ldr	r4, [r4, #0]
 80099c4:	2c00      	cmp	r4, #0
 80099c6:	d1f7      	bne.n	80099b8 <_fwalk_sglue+0xc>
 80099c8:	4630      	mov	r0, r6
 80099ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099ce:	89ab      	ldrh	r3, [r5, #12]
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d907      	bls.n	80099e4 <_fwalk_sglue+0x38>
 80099d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099d8:	3301      	adds	r3, #1
 80099da:	d003      	beq.n	80099e4 <_fwalk_sglue+0x38>
 80099dc:	4629      	mov	r1, r5
 80099de:	4638      	mov	r0, r7
 80099e0:	47c0      	blx	r8
 80099e2:	4306      	orrs	r6, r0
 80099e4:	3568      	adds	r5, #104	@ 0x68
 80099e6:	e7e9      	b.n	80099bc <_fwalk_sglue+0x10>

080099e8 <iprintf>:
 80099e8:	b40f      	push	{r0, r1, r2, r3}
 80099ea:	b507      	push	{r0, r1, r2, lr}
 80099ec:	4906      	ldr	r1, [pc, #24]	@ (8009a08 <iprintf+0x20>)
 80099ee:	ab04      	add	r3, sp, #16
 80099f0:	6808      	ldr	r0, [r1, #0]
 80099f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f6:	6881      	ldr	r1, [r0, #8]
 80099f8:	9301      	str	r3, [sp, #4]
 80099fa:	f001 ff95 	bl	800b928 <_vfiprintf_r>
 80099fe:	b003      	add	sp, #12
 8009a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a04:	b004      	add	sp, #16
 8009a06:	4770      	bx	lr
 8009a08:	20000024 	.word	0x20000024

08009a0c <putchar>:
 8009a0c:	4b02      	ldr	r3, [pc, #8]	@ (8009a18 <putchar+0xc>)
 8009a0e:	4601      	mov	r1, r0
 8009a10:	6818      	ldr	r0, [r3, #0]
 8009a12:	6882      	ldr	r2, [r0, #8]
 8009a14:	f002 b9c0 	b.w	800bd98 <_putc_r>
 8009a18:	20000024 	.word	0x20000024

08009a1c <_puts_r>:
 8009a1c:	6a03      	ldr	r3, [r0, #32]
 8009a1e:	b570      	push	{r4, r5, r6, lr}
 8009a20:	6884      	ldr	r4, [r0, #8]
 8009a22:	4605      	mov	r5, r0
 8009a24:	460e      	mov	r6, r1
 8009a26:	b90b      	cbnz	r3, 8009a2c <_puts_r+0x10>
 8009a28:	f7ff ffa8 	bl	800997c <__sinit>
 8009a2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a2e:	07db      	lsls	r3, r3, #31
 8009a30:	d405      	bmi.n	8009a3e <_puts_r+0x22>
 8009a32:	89a3      	ldrh	r3, [r4, #12]
 8009a34:	0598      	lsls	r0, r3, #22
 8009a36:	d402      	bmi.n	8009a3e <_puts_r+0x22>
 8009a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a3a:	f000 faea 	bl	800a012 <__retarget_lock_acquire_recursive>
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	0719      	lsls	r1, r3, #28
 8009a42:	d502      	bpl.n	8009a4a <_puts_r+0x2e>
 8009a44:	6923      	ldr	r3, [r4, #16]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d135      	bne.n	8009ab6 <_puts_r+0x9a>
 8009a4a:	4621      	mov	r1, r4
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	f000 f91d 	bl	8009c8c <__swsetup_r>
 8009a52:	b380      	cbz	r0, 8009ab6 <_puts_r+0x9a>
 8009a54:	f04f 35ff 	mov.w	r5, #4294967295
 8009a58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a5a:	07da      	lsls	r2, r3, #31
 8009a5c:	d405      	bmi.n	8009a6a <_puts_r+0x4e>
 8009a5e:	89a3      	ldrh	r3, [r4, #12]
 8009a60:	059b      	lsls	r3, r3, #22
 8009a62:	d402      	bmi.n	8009a6a <_puts_r+0x4e>
 8009a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a66:	f000 fad5 	bl	800a014 <__retarget_lock_release_recursive>
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	bd70      	pop	{r4, r5, r6, pc}
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	da04      	bge.n	8009a7c <_puts_r+0x60>
 8009a72:	69a2      	ldr	r2, [r4, #24]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	dc17      	bgt.n	8009aa8 <_puts_r+0x8c>
 8009a78:	290a      	cmp	r1, #10
 8009a7a:	d015      	beq.n	8009aa8 <_puts_r+0x8c>
 8009a7c:	6823      	ldr	r3, [r4, #0]
 8009a7e:	1c5a      	adds	r2, r3, #1
 8009a80:	6022      	str	r2, [r4, #0]
 8009a82:	7019      	strb	r1, [r3, #0]
 8009a84:	68a3      	ldr	r3, [r4, #8]
 8009a86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	60a3      	str	r3, [r4, #8]
 8009a8e:	2900      	cmp	r1, #0
 8009a90:	d1ed      	bne.n	8009a6e <_puts_r+0x52>
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	da11      	bge.n	8009aba <_puts_r+0x9e>
 8009a96:	4622      	mov	r2, r4
 8009a98:	210a      	movs	r1, #10
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	f000 f8b7 	bl	8009c0e <__swbuf_r>
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	d0d7      	beq.n	8009a54 <_puts_r+0x38>
 8009aa4:	250a      	movs	r5, #10
 8009aa6:	e7d7      	b.n	8009a58 <_puts_r+0x3c>
 8009aa8:	4622      	mov	r2, r4
 8009aaa:	4628      	mov	r0, r5
 8009aac:	f000 f8af 	bl	8009c0e <__swbuf_r>
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	d1e7      	bne.n	8009a84 <_puts_r+0x68>
 8009ab4:	e7ce      	b.n	8009a54 <_puts_r+0x38>
 8009ab6:	3e01      	subs	r6, #1
 8009ab8:	e7e4      	b.n	8009a84 <_puts_r+0x68>
 8009aba:	6823      	ldr	r3, [r4, #0]
 8009abc:	1c5a      	adds	r2, r3, #1
 8009abe:	6022      	str	r2, [r4, #0]
 8009ac0:	220a      	movs	r2, #10
 8009ac2:	701a      	strb	r2, [r3, #0]
 8009ac4:	e7ee      	b.n	8009aa4 <_puts_r+0x88>
	...

08009ac8 <puts>:
 8009ac8:	4b02      	ldr	r3, [pc, #8]	@ (8009ad4 <puts+0xc>)
 8009aca:	4601      	mov	r1, r0
 8009acc:	6818      	ldr	r0, [r3, #0]
 8009ace:	f7ff bfa5 	b.w	8009a1c <_puts_r>
 8009ad2:	bf00      	nop
 8009ad4:	20000024 	.word	0x20000024

08009ad8 <sniprintf>:
 8009ad8:	b40c      	push	{r2, r3}
 8009ada:	b530      	push	{r4, r5, lr}
 8009adc:	4b18      	ldr	r3, [pc, #96]	@ (8009b40 <sniprintf+0x68>)
 8009ade:	1e0c      	subs	r4, r1, #0
 8009ae0:	681d      	ldr	r5, [r3, #0]
 8009ae2:	b09d      	sub	sp, #116	@ 0x74
 8009ae4:	da08      	bge.n	8009af8 <sniprintf+0x20>
 8009ae6:	238b      	movs	r3, #139	@ 0x8b
 8009ae8:	602b      	str	r3, [r5, #0]
 8009aea:	f04f 30ff 	mov.w	r0, #4294967295
 8009aee:	b01d      	add	sp, #116	@ 0x74
 8009af0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009af4:	b002      	add	sp, #8
 8009af6:	4770      	bx	lr
 8009af8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009afc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009b00:	f04f 0300 	mov.w	r3, #0
 8009b04:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009b06:	bf14      	ite	ne
 8009b08:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009b0c:	4623      	moveq	r3, r4
 8009b0e:	9304      	str	r3, [sp, #16]
 8009b10:	9307      	str	r3, [sp, #28]
 8009b12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009b16:	9002      	str	r0, [sp, #8]
 8009b18:	9006      	str	r0, [sp, #24]
 8009b1a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009b1e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b20:	ab21      	add	r3, sp, #132	@ 0x84
 8009b22:	a902      	add	r1, sp, #8
 8009b24:	4628      	mov	r0, r5
 8009b26:	9301      	str	r3, [sp, #4]
 8009b28:	f001 fdd8 	bl	800b6dc <_svfiprintf_r>
 8009b2c:	1c43      	adds	r3, r0, #1
 8009b2e:	bfbc      	itt	lt
 8009b30:	238b      	movlt	r3, #139	@ 0x8b
 8009b32:	602b      	strlt	r3, [r5, #0]
 8009b34:	2c00      	cmp	r4, #0
 8009b36:	d0da      	beq.n	8009aee <sniprintf+0x16>
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	701a      	strb	r2, [r3, #0]
 8009b3e:	e7d6      	b.n	8009aee <sniprintf+0x16>
 8009b40:	20000024 	.word	0x20000024

08009b44 <siprintf>:
 8009b44:	b40e      	push	{r1, r2, r3}
 8009b46:	b510      	push	{r4, lr}
 8009b48:	b09d      	sub	sp, #116	@ 0x74
 8009b4a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b4c:	9002      	str	r0, [sp, #8]
 8009b4e:	9006      	str	r0, [sp, #24]
 8009b50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009b54:	480a      	ldr	r0, [pc, #40]	@ (8009b80 <siprintf+0x3c>)
 8009b56:	9107      	str	r1, [sp, #28]
 8009b58:	9104      	str	r1, [sp, #16]
 8009b5a:	490a      	ldr	r1, [pc, #40]	@ (8009b84 <siprintf+0x40>)
 8009b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b60:	9105      	str	r1, [sp, #20]
 8009b62:	2400      	movs	r4, #0
 8009b64:	a902      	add	r1, sp, #8
 8009b66:	6800      	ldr	r0, [r0, #0]
 8009b68:	9301      	str	r3, [sp, #4]
 8009b6a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b6c:	f001 fdb6 	bl	800b6dc <_svfiprintf_r>
 8009b70:	9b02      	ldr	r3, [sp, #8]
 8009b72:	701c      	strb	r4, [r3, #0]
 8009b74:	b01d      	add	sp, #116	@ 0x74
 8009b76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b7a:	b003      	add	sp, #12
 8009b7c:	4770      	bx	lr
 8009b7e:	bf00      	nop
 8009b80:	20000024 	.word	0x20000024
 8009b84:	ffff0208 	.word	0xffff0208

08009b88 <__sread>:
 8009b88:	b510      	push	{r4, lr}
 8009b8a:	460c      	mov	r4, r1
 8009b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b90:	f000 f9f0 	bl	8009f74 <_read_r>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	bfab      	itete	ge
 8009b98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b9c:	181b      	addge	r3, r3, r0
 8009b9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ba2:	bfac      	ite	ge
 8009ba4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ba6:	81a3      	strhlt	r3, [r4, #12]
 8009ba8:	bd10      	pop	{r4, pc}

08009baa <__swrite>:
 8009baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bae:	461f      	mov	r7, r3
 8009bb0:	898b      	ldrh	r3, [r1, #12]
 8009bb2:	05db      	lsls	r3, r3, #23
 8009bb4:	4605      	mov	r5, r0
 8009bb6:	460c      	mov	r4, r1
 8009bb8:	4616      	mov	r6, r2
 8009bba:	d505      	bpl.n	8009bc8 <__swrite+0x1e>
 8009bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bc0:	2302      	movs	r3, #2
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f000 f9c4 	bl	8009f50 <_lseek_r>
 8009bc8:	89a3      	ldrh	r3, [r4, #12]
 8009bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bd2:	81a3      	strh	r3, [r4, #12]
 8009bd4:	4632      	mov	r2, r6
 8009bd6:	463b      	mov	r3, r7
 8009bd8:	4628      	mov	r0, r5
 8009bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bde:	f000 b9db 	b.w	8009f98 <_write_r>

08009be2 <__sseek>:
 8009be2:	b510      	push	{r4, lr}
 8009be4:	460c      	mov	r4, r1
 8009be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bea:	f000 f9b1 	bl	8009f50 <_lseek_r>
 8009bee:	1c43      	adds	r3, r0, #1
 8009bf0:	89a3      	ldrh	r3, [r4, #12]
 8009bf2:	bf15      	itete	ne
 8009bf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bfe:	81a3      	strheq	r3, [r4, #12]
 8009c00:	bf18      	it	ne
 8009c02:	81a3      	strhne	r3, [r4, #12]
 8009c04:	bd10      	pop	{r4, pc}

08009c06 <__sclose>:
 8009c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c0a:	f000 b933 	b.w	8009e74 <_close_r>

08009c0e <__swbuf_r>:
 8009c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c10:	460e      	mov	r6, r1
 8009c12:	4614      	mov	r4, r2
 8009c14:	4605      	mov	r5, r0
 8009c16:	b118      	cbz	r0, 8009c20 <__swbuf_r+0x12>
 8009c18:	6a03      	ldr	r3, [r0, #32]
 8009c1a:	b90b      	cbnz	r3, 8009c20 <__swbuf_r+0x12>
 8009c1c:	f7ff feae 	bl	800997c <__sinit>
 8009c20:	69a3      	ldr	r3, [r4, #24]
 8009c22:	60a3      	str	r3, [r4, #8]
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	071a      	lsls	r2, r3, #28
 8009c28:	d501      	bpl.n	8009c2e <__swbuf_r+0x20>
 8009c2a:	6923      	ldr	r3, [r4, #16]
 8009c2c:	b943      	cbnz	r3, 8009c40 <__swbuf_r+0x32>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4628      	mov	r0, r5
 8009c32:	f000 f82b 	bl	8009c8c <__swsetup_r>
 8009c36:	b118      	cbz	r0, 8009c40 <__swbuf_r+0x32>
 8009c38:	f04f 37ff 	mov.w	r7, #4294967295
 8009c3c:	4638      	mov	r0, r7
 8009c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c40:	6823      	ldr	r3, [r4, #0]
 8009c42:	6922      	ldr	r2, [r4, #16]
 8009c44:	1a98      	subs	r0, r3, r2
 8009c46:	6963      	ldr	r3, [r4, #20]
 8009c48:	b2f6      	uxtb	r6, r6
 8009c4a:	4283      	cmp	r3, r0
 8009c4c:	4637      	mov	r7, r6
 8009c4e:	dc05      	bgt.n	8009c5c <__swbuf_r+0x4e>
 8009c50:	4621      	mov	r1, r4
 8009c52:	4628      	mov	r0, r5
 8009c54:	f002 f804 	bl	800bc60 <_fflush_r>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d1ed      	bne.n	8009c38 <__swbuf_r+0x2a>
 8009c5c:	68a3      	ldr	r3, [r4, #8]
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	60a3      	str	r3, [r4, #8]
 8009c62:	6823      	ldr	r3, [r4, #0]
 8009c64:	1c5a      	adds	r2, r3, #1
 8009c66:	6022      	str	r2, [r4, #0]
 8009c68:	701e      	strb	r6, [r3, #0]
 8009c6a:	6962      	ldr	r2, [r4, #20]
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d004      	beq.n	8009c7c <__swbuf_r+0x6e>
 8009c72:	89a3      	ldrh	r3, [r4, #12]
 8009c74:	07db      	lsls	r3, r3, #31
 8009c76:	d5e1      	bpl.n	8009c3c <__swbuf_r+0x2e>
 8009c78:	2e0a      	cmp	r6, #10
 8009c7a:	d1df      	bne.n	8009c3c <__swbuf_r+0x2e>
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	4628      	mov	r0, r5
 8009c80:	f001 ffee 	bl	800bc60 <_fflush_r>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	d0d9      	beq.n	8009c3c <__swbuf_r+0x2e>
 8009c88:	e7d6      	b.n	8009c38 <__swbuf_r+0x2a>
	...

08009c8c <__swsetup_r>:
 8009c8c:	b538      	push	{r3, r4, r5, lr}
 8009c8e:	4b29      	ldr	r3, [pc, #164]	@ (8009d34 <__swsetup_r+0xa8>)
 8009c90:	4605      	mov	r5, r0
 8009c92:	6818      	ldr	r0, [r3, #0]
 8009c94:	460c      	mov	r4, r1
 8009c96:	b118      	cbz	r0, 8009ca0 <__swsetup_r+0x14>
 8009c98:	6a03      	ldr	r3, [r0, #32]
 8009c9a:	b90b      	cbnz	r3, 8009ca0 <__swsetup_r+0x14>
 8009c9c:	f7ff fe6e 	bl	800997c <__sinit>
 8009ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ca4:	0719      	lsls	r1, r3, #28
 8009ca6:	d422      	bmi.n	8009cee <__swsetup_r+0x62>
 8009ca8:	06da      	lsls	r2, r3, #27
 8009caa:	d407      	bmi.n	8009cbc <__swsetup_r+0x30>
 8009cac:	2209      	movs	r2, #9
 8009cae:	602a      	str	r2, [r5, #0]
 8009cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cb4:	81a3      	strh	r3, [r4, #12]
 8009cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cba:	e033      	b.n	8009d24 <__swsetup_r+0x98>
 8009cbc:	0758      	lsls	r0, r3, #29
 8009cbe:	d512      	bpl.n	8009ce6 <__swsetup_r+0x5a>
 8009cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cc2:	b141      	cbz	r1, 8009cd6 <__swsetup_r+0x4a>
 8009cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cc8:	4299      	cmp	r1, r3
 8009cca:	d002      	beq.n	8009cd2 <__swsetup_r+0x46>
 8009ccc:	4628      	mov	r0, r5
 8009cce:	f001 f82f 	bl	800ad30 <_free_r>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cd6:	89a3      	ldrh	r3, [r4, #12]
 8009cd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	2300      	movs	r3, #0
 8009ce0:	6063      	str	r3, [r4, #4]
 8009ce2:	6923      	ldr	r3, [r4, #16]
 8009ce4:	6023      	str	r3, [r4, #0]
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f043 0308 	orr.w	r3, r3, #8
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	b94b      	cbnz	r3, 8009d06 <__swsetup_r+0x7a>
 8009cf2:	89a3      	ldrh	r3, [r4, #12]
 8009cf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cfc:	d003      	beq.n	8009d06 <__swsetup_r+0x7a>
 8009cfe:	4621      	mov	r1, r4
 8009d00:	4628      	mov	r0, r5
 8009d02:	f002 f80d 	bl	800bd20 <__smakebuf_r>
 8009d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d0a:	f013 0201 	ands.w	r2, r3, #1
 8009d0e:	d00a      	beq.n	8009d26 <__swsetup_r+0x9a>
 8009d10:	2200      	movs	r2, #0
 8009d12:	60a2      	str	r2, [r4, #8]
 8009d14:	6962      	ldr	r2, [r4, #20]
 8009d16:	4252      	negs	r2, r2
 8009d18:	61a2      	str	r2, [r4, #24]
 8009d1a:	6922      	ldr	r2, [r4, #16]
 8009d1c:	b942      	cbnz	r2, 8009d30 <__swsetup_r+0xa4>
 8009d1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d22:	d1c5      	bne.n	8009cb0 <__swsetup_r+0x24>
 8009d24:	bd38      	pop	{r3, r4, r5, pc}
 8009d26:	0799      	lsls	r1, r3, #30
 8009d28:	bf58      	it	pl
 8009d2a:	6962      	ldrpl	r2, [r4, #20]
 8009d2c:	60a2      	str	r2, [r4, #8]
 8009d2e:	e7f4      	b.n	8009d1a <__swsetup_r+0x8e>
 8009d30:	2000      	movs	r0, #0
 8009d32:	e7f7      	b.n	8009d24 <__swsetup_r+0x98>
 8009d34:	20000024 	.word	0x20000024

08009d38 <memset>:
 8009d38:	4402      	add	r2, r0
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d100      	bne.n	8009d42 <memset+0xa>
 8009d40:	4770      	bx	lr
 8009d42:	f803 1b01 	strb.w	r1, [r3], #1
 8009d46:	e7f9      	b.n	8009d3c <memset+0x4>

08009d48 <strchr>:
 8009d48:	b2c9      	uxtb	r1, r1
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d52:	b112      	cbz	r2, 8009d5a <strchr+0x12>
 8009d54:	428a      	cmp	r2, r1
 8009d56:	d1f9      	bne.n	8009d4c <strchr+0x4>
 8009d58:	4770      	bx	lr
 8009d5a:	2900      	cmp	r1, #0
 8009d5c:	bf18      	it	ne
 8009d5e:	2000      	movne	r0, #0
 8009d60:	4770      	bx	lr

08009d62 <strncmp>:
 8009d62:	b510      	push	{r4, lr}
 8009d64:	b16a      	cbz	r2, 8009d82 <strncmp+0x20>
 8009d66:	3901      	subs	r1, #1
 8009d68:	1884      	adds	r4, r0, r2
 8009d6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d6e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d103      	bne.n	8009d7e <strncmp+0x1c>
 8009d76:	42a0      	cmp	r0, r4
 8009d78:	d001      	beq.n	8009d7e <strncmp+0x1c>
 8009d7a:	2a00      	cmp	r2, #0
 8009d7c:	d1f5      	bne.n	8009d6a <strncmp+0x8>
 8009d7e:	1ad0      	subs	r0, r2, r3
 8009d80:	bd10      	pop	{r4, pc}
 8009d82:	4610      	mov	r0, r2
 8009d84:	e7fc      	b.n	8009d80 <strncmp+0x1e>
	...

08009d88 <strtok>:
 8009d88:	4b16      	ldr	r3, [pc, #88]	@ (8009de4 <strtok+0x5c>)
 8009d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d8e:	681f      	ldr	r7, [r3, #0]
 8009d90:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009d92:	4605      	mov	r5, r0
 8009d94:	460e      	mov	r6, r1
 8009d96:	b9ec      	cbnz	r4, 8009dd4 <strtok+0x4c>
 8009d98:	2050      	movs	r0, #80	@ 0x50
 8009d9a:	f001 f813 	bl	800adc4 <malloc>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	6478      	str	r0, [r7, #68]	@ 0x44
 8009da2:	b920      	cbnz	r0, 8009dae <strtok+0x26>
 8009da4:	4b10      	ldr	r3, [pc, #64]	@ (8009de8 <strtok+0x60>)
 8009da6:	4811      	ldr	r0, [pc, #68]	@ (8009dec <strtok+0x64>)
 8009da8:	215b      	movs	r1, #91	@ 0x5b
 8009daa:	f000 f94b 	bl	800a044 <__assert_func>
 8009dae:	e9c0 4400 	strd	r4, r4, [r0]
 8009db2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009db6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009dba:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8009dbe:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009dc2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009dc6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8009dca:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8009dce:	6184      	str	r4, [r0, #24]
 8009dd0:	7704      	strb	r4, [r0, #28]
 8009dd2:	6244      	str	r4, [r0, #36]	@ 0x24
 8009dd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4628      	mov	r0, r5
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009de0:	f000 b806 	b.w	8009df0 <__strtok_r>
 8009de4:	20000024 	.word	0x20000024
 8009de8:	0800d580 	.word	0x0800d580
 8009dec:	0800d597 	.word	0x0800d597

08009df0 <__strtok_r>:
 8009df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009df2:	4604      	mov	r4, r0
 8009df4:	b908      	cbnz	r0, 8009dfa <__strtok_r+0xa>
 8009df6:	6814      	ldr	r4, [r2, #0]
 8009df8:	b144      	cbz	r4, 8009e0c <__strtok_r+0x1c>
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009e00:	460f      	mov	r7, r1
 8009e02:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009e06:	b91e      	cbnz	r6, 8009e10 <__strtok_r+0x20>
 8009e08:	b965      	cbnz	r5, 8009e24 <__strtok_r+0x34>
 8009e0a:	6015      	str	r5, [r2, #0]
 8009e0c:	2000      	movs	r0, #0
 8009e0e:	e005      	b.n	8009e1c <__strtok_r+0x2c>
 8009e10:	42b5      	cmp	r5, r6
 8009e12:	d1f6      	bne.n	8009e02 <__strtok_r+0x12>
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1f0      	bne.n	8009dfa <__strtok_r+0xa>
 8009e18:	6014      	str	r4, [r2, #0]
 8009e1a:	7003      	strb	r3, [r0, #0]
 8009e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e1e:	461c      	mov	r4, r3
 8009e20:	e00c      	b.n	8009e3c <__strtok_r+0x4c>
 8009e22:	b91d      	cbnz	r5, 8009e2c <__strtok_r+0x3c>
 8009e24:	4627      	mov	r7, r4
 8009e26:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009e2a:	460e      	mov	r6, r1
 8009e2c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009e30:	42ab      	cmp	r3, r5
 8009e32:	d1f6      	bne.n	8009e22 <__strtok_r+0x32>
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d0f2      	beq.n	8009e1e <__strtok_r+0x2e>
 8009e38:	2300      	movs	r3, #0
 8009e3a:	703b      	strb	r3, [r7, #0]
 8009e3c:	6014      	str	r4, [r2, #0]
 8009e3e:	e7ed      	b.n	8009e1c <__strtok_r+0x2c>

08009e40 <strstr>:
 8009e40:	780a      	ldrb	r2, [r1, #0]
 8009e42:	b570      	push	{r4, r5, r6, lr}
 8009e44:	b96a      	cbnz	r2, 8009e62 <strstr+0x22>
 8009e46:	bd70      	pop	{r4, r5, r6, pc}
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d109      	bne.n	8009e60 <strstr+0x20>
 8009e4c:	460c      	mov	r4, r1
 8009e4e:	4605      	mov	r5, r0
 8009e50:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d0f6      	beq.n	8009e46 <strstr+0x6>
 8009e58:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009e5c:	429e      	cmp	r6, r3
 8009e5e:	d0f7      	beq.n	8009e50 <strstr+0x10>
 8009e60:	3001      	adds	r0, #1
 8009e62:	7803      	ldrb	r3, [r0, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d1ef      	bne.n	8009e48 <strstr+0x8>
 8009e68:	4618      	mov	r0, r3
 8009e6a:	e7ec      	b.n	8009e46 <strstr+0x6>

08009e6c <_localeconv_r>:
 8009e6c:	4800      	ldr	r0, [pc, #0]	@ (8009e70 <_localeconv_r+0x4>)
 8009e6e:	4770      	bx	lr
 8009e70:	20000164 	.word	0x20000164

08009e74 <_close_r>:
 8009e74:	b538      	push	{r3, r4, r5, lr}
 8009e76:	4d06      	ldr	r5, [pc, #24]	@ (8009e90 <_close_r+0x1c>)
 8009e78:	2300      	movs	r3, #0
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	4608      	mov	r0, r1
 8009e7e:	602b      	str	r3, [r5, #0]
 8009e80:	f7f8 fdf8 	bl	8002a74 <_close>
 8009e84:	1c43      	adds	r3, r0, #1
 8009e86:	d102      	bne.n	8009e8e <_close_r+0x1a>
 8009e88:	682b      	ldr	r3, [r5, #0]
 8009e8a:	b103      	cbz	r3, 8009e8e <_close_r+0x1a>
 8009e8c:	6023      	str	r3, [r4, #0]
 8009e8e:	bd38      	pop	{r3, r4, r5, pc}
 8009e90:	200058a8 	.word	0x200058a8

08009e94 <_reclaim_reent>:
 8009e94:	4b2d      	ldr	r3, [pc, #180]	@ (8009f4c <_reclaim_reent+0xb8>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4283      	cmp	r3, r0
 8009e9a:	b570      	push	{r4, r5, r6, lr}
 8009e9c:	4604      	mov	r4, r0
 8009e9e:	d053      	beq.n	8009f48 <_reclaim_reent+0xb4>
 8009ea0:	69c3      	ldr	r3, [r0, #28]
 8009ea2:	b31b      	cbz	r3, 8009eec <_reclaim_reent+0x58>
 8009ea4:	68db      	ldr	r3, [r3, #12]
 8009ea6:	b163      	cbz	r3, 8009ec2 <_reclaim_reent+0x2e>
 8009ea8:	2500      	movs	r5, #0
 8009eaa:	69e3      	ldr	r3, [r4, #28]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	5959      	ldr	r1, [r3, r5]
 8009eb0:	b9b1      	cbnz	r1, 8009ee0 <_reclaim_reent+0x4c>
 8009eb2:	3504      	adds	r5, #4
 8009eb4:	2d80      	cmp	r5, #128	@ 0x80
 8009eb6:	d1f8      	bne.n	8009eaa <_reclaim_reent+0x16>
 8009eb8:	69e3      	ldr	r3, [r4, #28]
 8009eba:	4620      	mov	r0, r4
 8009ebc:	68d9      	ldr	r1, [r3, #12]
 8009ebe:	f000 ff37 	bl	800ad30 <_free_r>
 8009ec2:	69e3      	ldr	r3, [r4, #28]
 8009ec4:	6819      	ldr	r1, [r3, #0]
 8009ec6:	b111      	cbz	r1, 8009ece <_reclaim_reent+0x3a>
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f000 ff31 	bl	800ad30 <_free_r>
 8009ece:	69e3      	ldr	r3, [r4, #28]
 8009ed0:	689d      	ldr	r5, [r3, #8]
 8009ed2:	b15d      	cbz	r5, 8009eec <_reclaim_reent+0x58>
 8009ed4:	4629      	mov	r1, r5
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	682d      	ldr	r5, [r5, #0]
 8009eda:	f000 ff29 	bl	800ad30 <_free_r>
 8009ede:	e7f8      	b.n	8009ed2 <_reclaim_reent+0x3e>
 8009ee0:	680e      	ldr	r6, [r1, #0]
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	f000 ff24 	bl	800ad30 <_free_r>
 8009ee8:	4631      	mov	r1, r6
 8009eea:	e7e1      	b.n	8009eb0 <_reclaim_reent+0x1c>
 8009eec:	6961      	ldr	r1, [r4, #20]
 8009eee:	b111      	cbz	r1, 8009ef6 <_reclaim_reent+0x62>
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	f000 ff1d 	bl	800ad30 <_free_r>
 8009ef6:	69e1      	ldr	r1, [r4, #28]
 8009ef8:	b111      	cbz	r1, 8009f00 <_reclaim_reent+0x6c>
 8009efa:	4620      	mov	r0, r4
 8009efc:	f000 ff18 	bl	800ad30 <_free_r>
 8009f00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009f02:	b111      	cbz	r1, 8009f0a <_reclaim_reent+0x76>
 8009f04:	4620      	mov	r0, r4
 8009f06:	f000 ff13 	bl	800ad30 <_free_r>
 8009f0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f0c:	b111      	cbz	r1, 8009f14 <_reclaim_reent+0x80>
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f000 ff0e 	bl	800ad30 <_free_r>
 8009f14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009f16:	b111      	cbz	r1, 8009f1e <_reclaim_reent+0x8a>
 8009f18:	4620      	mov	r0, r4
 8009f1a:	f000 ff09 	bl	800ad30 <_free_r>
 8009f1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009f20:	b111      	cbz	r1, 8009f28 <_reclaim_reent+0x94>
 8009f22:	4620      	mov	r0, r4
 8009f24:	f000 ff04 	bl	800ad30 <_free_r>
 8009f28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009f2a:	b111      	cbz	r1, 8009f32 <_reclaim_reent+0x9e>
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	f000 feff 	bl	800ad30 <_free_r>
 8009f32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009f34:	b111      	cbz	r1, 8009f3c <_reclaim_reent+0xa8>
 8009f36:	4620      	mov	r0, r4
 8009f38:	f000 fefa 	bl	800ad30 <_free_r>
 8009f3c:	6a23      	ldr	r3, [r4, #32]
 8009f3e:	b11b      	cbz	r3, 8009f48 <_reclaim_reent+0xb4>
 8009f40:	4620      	mov	r0, r4
 8009f42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009f46:	4718      	bx	r3
 8009f48:	bd70      	pop	{r4, r5, r6, pc}
 8009f4a:	bf00      	nop
 8009f4c:	20000024 	.word	0x20000024

08009f50 <_lseek_r>:
 8009f50:	b538      	push	{r3, r4, r5, lr}
 8009f52:	4d07      	ldr	r5, [pc, #28]	@ (8009f70 <_lseek_r+0x20>)
 8009f54:	4604      	mov	r4, r0
 8009f56:	4608      	mov	r0, r1
 8009f58:	4611      	mov	r1, r2
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	602a      	str	r2, [r5, #0]
 8009f5e:	461a      	mov	r2, r3
 8009f60:	f7f8 fdaf 	bl	8002ac2 <_lseek>
 8009f64:	1c43      	adds	r3, r0, #1
 8009f66:	d102      	bne.n	8009f6e <_lseek_r+0x1e>
 8009f68:	682b      	ldr	r3, [r5, #0]
 8009f6a:	b103      	cbz	r3, 8009f6e <_lseek_r+0x1e>
 8009f6c:	6023      	str	r3, [r4, #0]
 8009f6e:	bd38      	pop	{r3, r4, r5, pc}
 8009f70:	200058a8 	.word	0x200058a8

08009f74 <_read_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d07      	ldr	r5, [pc, #28]	@ (8009f94 <_read_r+0x20>)
 8009f78:	4604      	mov	r4, r0
 8009f7a:	4608      	mov	r0, r1
 8009f7c:	4611      	mov	r1, r2
 8009f7e:	2200      	movs	r2, #0
 8009f80:	602a      	str	r2, [r5, #0]
 8009f82:	461a      	mov	r2, r3
 8009f84:	f7f8 fd3d 	bl	8002a02 <_read>
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	d102      	bne.n	8009f92 <_read_r+0x1e>
 8009f8c:	682b      	ldr	r3, [r5, #0]
 8009f8e:	b103      	cbz	r3, 8009f92 <_read_r+0x1e>
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	bd38      	pop	{r3, r4, r5, pc}
 8009f94:	200058a8 	.word	0x200058a8

08009f98 <_write_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4d07      	ldr	r5, [pc, #28]	@ (8009fb8 <_write_r+0x20>)
 8009f9c:	4604      	mov	r4, r0
 8009f9e:	4608      	mov	r0, r1
 8009fa0:	4611      	mov	r1, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	602a      	str	r2, [r5, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f7f8 fd48 	bl	8002a3c <_write>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	d102      	bne.n	8009fb6 <_write_r+0x1e>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	b103      	cbz	r3, 8009fb6 <_write_r+0x1e>
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	200058a8 	.word	0x200058a8

08009fbc <__errno>:
 8009fbc:	4b01      	ldr	r3, [pc, #4]	@ (8009fc4 <__errno+0x8>)
 8009fbe:	6818      	ldr	r0, [r3, #0]
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	20000024 	.word	0x20000024

08009fc8 <__libc_init_array>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	4d0d      	ldr	r5, [pc, #52]	@ (800a000 <__libc_init_array+0x38>)
 8009fcc:	4c0d      	ldr	r4, [pc, #52]	@ (800a004 <__libc_init_array+0x3c>)
 8009fce:	1b64      	subs	r4, r4, r5
 8009fd0:	10a4      	asrs	r4, r4, #2
 8009fd2:	2600      	movs	r6, #0
 8009fd4:	42a6      	cmp	r6, r4
 8009fd6:	d109      	bne.n	8009fec <__libc_init_array+0x24>
 8009fd8:	4d0b      	ldr	r5, [pc, #44]	@ (800a008 <__libc_init_array+0x40>)
 8009fda:	4c0c      	ldr	r4, [pc, #48]	@ (800a00c <__libc_init_array+0x44>)
 8009fdc:	f003 f888 	bl	800d0f0 <_init>
 8009fe0:	1b64      	subs	r4, r4, r5
 8009fe2:	10a4      	asrs	r4, r4, #2
 8009fe4:	2600      	movs	r6, #0
 8009fe6:	42a6      	cmp	r6, r4
 8009fe8:	d105      	bne.n	8009ff6 <__libc_init_array+0x2e>
 8009fea:	bd70      	pop	{r4, r5, r6, pc}
 8009fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ff0:	4798      	blx	r3
 8009ff2:	3601      	adds	r6, #1
 8009ff4:	e7ee      	b.n	8009fd4 <__libc_init_array+0xc>
 8009ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ffa:	4798      	blx	r3
 8009ffc:	3601      	adds	r6, #1
 8009ffe:	e7f2      	b.n	8009fe6 <__libc_init_array+0x1e>
 800a000:	0800db00 	.word	0x0800db00
 800a004:	0800db00 	.word	0x0800db00
 800a008:	0800db00 	.word	0x0800db00
 800a00c:	0800db04 	.word	0x0800db04

0800a010 <__retarget_lock_init_recursive>:
 800a010:	4770      	bx	lr

0800a012 <__retarget_lock_acquire_recursive>:
 800a012:	4770      	bx	lr

0800a014 <__retarget_lock_release_recursive>:
 800a014:	4770      	bx	lr

0800a016 <strcpy>:
 800a016:	4603      	mov	r3, r0
 800a018:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a01c:	f803 2b01 	strb.w	r2, [r3], #1
 800a020:	2a00      	cmp	r2, #0
 800a022:	d1f9      	bne.n	800a018 <strcpy+0x2>
 800a024:	4770      	bx	lr

0800a026 <memcpy>:
 800a026:	440a      	add	r2, r1
 800a028:	4291      	cmp	r1, r2
 800a02a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a02e:	d100      	bne.n	800a032 <memcpy+0xc>
 800a030:	4770      	bx	lr
 800a032:	b510      	push	{r4, lr}
 800a034:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a038:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a03c:	4291      	cmp	r1, r2
 800a03e:	d1f9      	bne.n	800a034 <memcpy+0xe>
 800a040:	bd10      	pop	{r4, pc}
	...

0800a044 <__assert_func>:
 800a044:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a046:	4614      	mov	r4, r2
 800a048:	461a      	mov	r2, r3
 800a04a:	4b09      	ldr	r3, [pc, #36]	@ (800a070 <__assert_func+0x2c>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4605      	mov	r5, r0
 800a050:	68d8      	ldr	r0, [r3, #12]
 800a052:	b14c      	cbz	r4, 800a068 <__assert_func+0x24>
 800a054:	4b07      	ldr	r3, [pc, #28]	@ (800a074 <__assert_func+0x30>)
 800a056:	9100      	str	r1, [sp, #0]
 800a058:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a05c:	4906      	ldr	r1, [pc, #24]	@ (800a078 <__assert_func+0x34>)
 800a05e:	462b      	mov	r3, r5
 800a060:	f001 fe26 	bl	800bcb0 <fiprintf>
 800a064:	f001 ff18 	bl	800be98 <abort>
 800a068:	4b04      	ldr	r3, [pc, #16]	@ (800a07c <__assert_func+0x38>)
 800a06a:	461c      	mov	r4, r3
 800a06c:	e7f3      	b.n	800a056 <__assert_func+0x12>
 800a06e:	bf00      	nop
 800a070:	20000024 	.word	0x20000024
 800a074:	0800d5f1 	.word	0x0800d5f1
 800a078:	0800d5fe 	.word	0x0800d5fe
 800a07c:	0800d62c 	.word	0x0800d62c

0800a080 <quorem>:
 800a080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	6903      	ldr	r3, [r0, #16]
 800a086:	690c      	ldr	r4, [r1, #16]
 800a088:	42a3      	cmp	r3, r4
 800a08a:	4607      	mov	r7, r0
 800a08c:	db7e      	blt.n	800a18c <quorem+0x10c>
 800a08e:	3c01      	subs	r4, #1
 800a090:	f101 0814 	add.w	r8, r1, #20
 800a094:	00a3      	lsls	r3, r4, #2
 800a096:	f100 0514 	add.w	r5, r0, #20
 800a09a:	9300      	str	r3, [sp, #0]
 800a09c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0a0:	9301      	str	r3, [sp, #4]
 800a0a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a0a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a0b2:	fbb2 f6f3 	udiv	r6, r2, r3
 800a0b6:	d32e      	bcc.n	800a116 <quorem+0x96>
 800a0b8:	f04f 0a00 	mov.w	sl, #0
 800a0bc:	46c4      	mov	ip, r8
 800a0be:	46ae      	mov	lr, r5
 800a0c0:	46d3      	mov	fp, sl
 800a0c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a0c6:	b298      	uxth	r0, r3
 800a0c8:	fb06 a000 	mla	r0, r6, r0, sl
 800a0cc:	0c02      	lsrs	r2, r0, #16
 800a0ce:	0c1b      	lsrs	r3, r3, #16
 800a0d0:	fb06 2303 	mla	r3, r6, r3, r2
 800a0d4:	f8de 2000 	ldr.w	r2, [lr]
 800a0d8:	b280      	uxth	r0, r0
 800a0da:	b292      	uxth	r2, r2
 800a0dc:	1a12      	subs	r2, r2, r0
 800a0de:	445a      	add	r2, fp
 800a0e0:	f8de 0000 	ldr.w	r0, [lr]
 800a0e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a0e8:	b29b      	uxth	r3, r3
 800a0ea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a0ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a0f2:	b292      	uxth	r2, r2
 800a0f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a0f8:	45e1      	cmp	r9, ip
 800a0fa:	f84e 2b04 	str.w	r2, [lr], #4
 800a0fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a102:	d2de      	bcs.n	800a0c2 <quorem+0x42>
 800a104:	9b00      	ldr	r3, [sp, #0]
 800a106:	58eb      	ldr	r3, [r5, r3]
 800a108:	b92b      	cbnz	r3, 800a116 <quorem+0x96>
 800a10a:	9b01      	ldr	r3, [sp, #4]
 800a10c:	3b04      	subs	r3, #4
 800a10e:	429d      	cmp	r5, r3
 800a110:	461a      	mov	r2, r3
 800a112:	d32f      	bcc.n	800a174 <quorem+0xf4>
 800a114:	613c      	str	r4, [r7, #16]
 800a116:	4638      	mov	r0, r7
 800a118:	f001 f97c 	bl	800b414 <__mcmp>
 800a11c:	2800      	cmp	r0, #0
 800a11e:	db25      	blt.n	800a16c <quorem+0xec>
 800a120:	4629      	mov	r1, r5
 800a122:	2000      	movs	r0, #0
 800a124:	f858 2b04 	ldr.w	r2, [r8], #4
 800a128:	f8d1 c000 	ldr.w	ip, [r1]
 800a12c:	fa1f fe82 	uxth.w	lr, r2
 800a130:	fa1f f38c 	uxth.w	r3, ip
 800a134:	eba3 030e 	sub.w	r3, r3, lr
 800a138:	4403      	add	r3, r0
 800a13a:	0c12      	lsrs	r2, r2, #16
 800a13c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a140:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a144:	b29b      	uxth	r3, r3
 800a146:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a14a:	45c1      	cmp	r9, r8
 800a14c:	f841 3b04 	str.w	r3, [r1], #4
 800a150:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a154:	d2e6      	bcs.n	800a124 <quorem+0xa4>
 800a156:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a15a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a15e:	b922      	cbnz	r2, 800a16a <quorem+0xea>
 800a160:	3b04      	subs	r3, #4
 800a162:	429d      	cmp	r5, r3
 800a164:	461a      	mov	r2, r3
 800a166:	d30b      	bcc.n	800a180 <quorem+0x100>
 800a168:	613c      	str	r4, [r7, #16]
 800a16a:	3601      	adds	r6, #1
 800a16c:	4630      	mov	r0, r6
 800a16e:	b003      	add	sp, #12
 800a170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a174:	6812      	ldr	r2, [r2, #0]
 800a176:	3b04      	subs	r3, #4
 800a178:	2a00      	cmp	r2, #0
 800a17a:	d1cb      	bne.n	800a114 <quorem+0x94>
 800a17c:	3c01      	subs	r4, #1
 800a17e:	e7c6      	b.n	800a10e <quorem+0x8e>
 800a180:	6812      	ldr	r2, [r2, #0]
 800a182:	3b04      	subs	r3, #4
 800a184:	2a00      	cmp	r2, #0
 800a186:	d1ef      	bne.n	800a168 <quorem+0xe8>
 800a188:	3c01      	subs	r4, #1
 800a18a:	e7ea      	b.n	800a162 <quorem+0xe2>
 800a18c:	2000      	movs	r0, #0
 800a18e:	e7ee      	b.n	800a16e <quorem+0xee>

0800a190 <_dtoa_r>:
 800a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	69c7      	ldr	r7, [r0, #28]
 800a196:	b097      	sub	sp, #92	@ 0x5c
 800a198:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a19c:	ec55 4b10 	vmov	r4, r5, d0
 800a1a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a1a2:	9107      	str	r1, [sp, #28]
 800a1a4:	4681      	mov	r9, r0
 800a1a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a1a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1aa:	b97f      	cbnz	r7, 800a1cc <_dtoa_r+0x3c>
 800a1ac:	2010      	movs	r0, #16
 800a1ae:	f000 fe09 	bl	800adc4 <malloc>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a1b8:	b920      	cbnz	r0, 800a1c4 <_dtoa_r+0x34>
 800a1ba:	4ba9      	ldr	r3, [pc, #676]	@ (800a460 <_dtoa_r+0x2d0>)
 800a1bc:	21ef      	movs	r1, #239	@ 0xef
 800a1be:	48a9      	ldr	r0, [pc, #676]	@ (800a464 <_dtoa_r+0x2d4>)
 800a1c0:	f7ff ff40 	bl	800a044 <__assert_func>
 800a1c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a1c8:	6007      	str	r7, [r0, #0]
 800a1ca:	60c7      	str	r7, [r0, #12]
 800a1cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1d0:	6819      	ldr	r1, [r3, #0]
 800a1d2:	b159      	cbz	r1, 800a1ec <_dtoa_r+0x5c>
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	604a      	str	r2, [r1, #4]
 800a1d8:	2301      	movs	r3, #1
 800a1da:	4093      	lsls	r3, r2
 800a1dc:	608b      	str	r3, [r1, #8]
 800a1de:	4648      	mov	r0, r9
 800a1e0:	f000 fee6 	bl	800afb0 <_Bfree>
 800a1e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	601a      	str	r2, [r3, #0]
 800a1ec:	1e2b      	subs	r3, r5, #0
 800a1ee:	bfb9      	ittee	lt
 800a1f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a1f4:	9305      	strlt	r3, [sp, #20]
 800a1f6:	2300      	movge	r3, #0
 800a1f8:	6033      	strge	r3, [r6, #0]
 800a1fa:	9f05      	ldr	r7, [sp, #20]
 800a1fc:	4b9a      	ldr	r3, [pc, #616]	@ (800a468 <_dtoa_r+0x2d8>)
 800a1fe:	bfbc      	itt	lt
 800a200:	2201      	movlt	r2, #1
 800a202:	6032      	strlt	r2, [r6, #0]
 800a204:	43bb      	bics	r3, r7
 800a206:	d112      	bne.n	800a22e <_dtoa_r+0x9e>
 800a208:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a20a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a20e:	6013      	str	r3, [r2, #0]
 800a210:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a214:	4323      	orrs	r3, r4
 800a216:	f000 855a 	beq.w	800acce <_dtoa_r+0xb3e>
 800a21a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a21c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a47c <_dtoa_r+0x2ec>
 800a220:	2b00      	cmp	r3, #0
 800a222:	f000 855c 	beq.w	800acde <_dtoa_r+0xb4e>
 800a226:	f10a 0303 	add.w	r3, sl, #3
 800a22a:	f000 bd56 	b.w	800acda <_dtoa_r+0xb4a>
 800a22e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a232:	2200      	movs	r2, #0
 800a234:	ec51 0b17 	vmov	r0, r1, d7
 800a238:	2300      	movs	r3, #0
 800a23a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a23e:	f7f6 fc5b 	bl	8000af8 <__aeabi_dcmpeq>
 800a242:	4680      	mov	r8, r0
 800a244:	b158      	cbz	r0, 800a25e <_dtoa_r+0xce>
 800a246:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a248:	2301      	movs	r3, #1
 800a24a:	6013      	str	r3, [r2, #0]
 800a24c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a24e:	b113      	cbz	r3, 800a256 <_dtoa_r+0xc6>
 800a250:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a252:	4b86      	ldr	r3, [pc, #536]	@ (800a46c <_dtoa_r+0x2dc>)
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a480 <_dtoa_r+0x2f0>
 800a25a:	f000 bd40 	b.w	800acde <_dtoa_r+0xb4e>
 800a25e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a262:	aa14      	add	r2, sp, #80	@ 0x50
 800a264:	a915      	add	r1, sp, #84	@ 0x54
 800a266:	4648      	mov	r0, r9
 800a268:	f001 f984 	bl	800b574 <__d2b>
 800a26c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a270:	9002      	str	r0, [sp, #8]
 800a272:	2e00      	cmp	r6, #0
 800a274:	d078      	beq.n	800a368 <_dtoa_r+0x1d8>
 800a276:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a278:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a27c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a280:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a284:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a288:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a28c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a290:	4619      	mov	r1, r3
 800a292:	2200      	movs	r2, #0
 800a294:	4b76      	ldr	r3, [pc, #472]	@ (800a470 <_dtoa_r+0x2e0>)
 800a296:	f7f6 f80f 	bl	80002b8 <__aeabi_dsub>
 800a29a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a448 <_dtoa_r+0x2b8>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	f7f6 f9c2 	bl	8000628 <__aeabi_dmul>
 800a2a4:	a36a      	add	r3, pc, #424	@ (adr r3, 800a450 <_dtoa_r+0x2c0>)
 800a2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2aa:	f7f6 f807 	bl	80002bc <__adddf3>
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4630      	mov	r0, r6
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	f7f6 f94e 	bl	8000554 <__aeabi_i2d>
 800a2b8:	a367      	add	r3, pc, #412	@ (adr r3, 800a458 <_dtoa_r+0x2c8>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	f7f6 f9b3 	bl	8000628 <__aeabi_dmul>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	4629      	mov	r1, r5
 800a2ca:	f7f5 fff7 	bl	80002bc <__adddf3>
 800a2ce:	4604      	mov	r4, r0
 800a2d0:	460d      	mov	r5, r1
 800a2d2:	f7f6 fc59 	bl	8000b88 <__aeabi_d2iz>
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	4607      	mov	r7, r0
 800a2da:	2300      	movs	r3, #0
 800a2dc:	4620      	mov	r0, r4
 800a2de:	4629      	mov	r1, r5
 800a2e0:	f7f6 fc14 	bl	8000b0c <__aeabi_dcmplt>
 800a2e4:	b140      	cbz	r0, 800a2f8 <_dtoa_r+0x168>
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	f7f6 f934 	bl	8000554 <__aeabi_i2d>
 800a2ec:	4622      	mov	r2, r4
 800a2ee:	462b      	mov	r3, r5
 800a2f0:	f7f6 fc02 	bl	8000af8 <__aeabi_dcmpeq>
 800a2f4:	b900      	cbnz	r0, 800a2f8 <_dtoa_r+0x168>
 800a2f6:	3f01      	subs	r7, #1
 800a2f8:	2f16      	cmp	r7, #22
 800a2fa:	d852      	bhi.n	800a3a2 <_dtoa_r+0x212>
 800a2fc:	4b5d      	ldr	r3, [pc, #372]	@ (800a474 <_dtoa_r+0x2e4>)
 800a2fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a306:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a30a:	f7f6 fbff 	bl	8000b0c <__aeabi_dcmplt>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d049      	beq.n	800a3a6 <_dtoa_r+0x216>
 800a312:	3f01      	subs	r7, #1
 800a314:	2300      	movs	r3, #0
 800a316:	9310      	str	r3, [sp, #64]	@ 0x40
 800a318:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a31a:	1b9b      	subs	r3, r3, r6
 800a31c:	1e5a      	subs	r2, r3, #1
 800a31e:	bf45      	ittet	mi
 800a320:	f1c3 0301 	rsbmi	r3, r3, #1
 800a324:	9300      	strmi	r3, [sp, #0]
 800a326:	2300      	movpl	r3, #0
 800a328:	2300      	movmi	r3, #0
 800a32a:	9206      	str	r2, [sp, #24]
 800a32c:	bf54      	ite	pl
 800a32e:	9300      	strpl	r3, [sp, #0]
 800a330:	9306      	strmi	r3, [sp, #24]
 800a332:	2f00      	cmp	r7, #0
 800a334:	db39      	blt.n	800a3aa <_dtoa_r+0x21a>
 800a336:	9b06      	ldr	r3, [sp, #24]
 800a338:	970d      	str	r7, [sp, #52]	@ 0x34
 800a33a:	443b      	add	r3, r7
 800a33c:	9306      	str	r3, [sp, #24]
 800a33e:	2300      	movs	r3, #0
 800a340:	9308      	str	r3, [sp, #32]
 800a342:	9b07      	ldr	r3, [sp, #28]
 800a344:	2b09      	cmp	r3, #9
 800a346:	d863      	bhi.n	800a410 <_dtoa_r+0x280>
 800a348:	2b05      	cmp	r3, #5
 800a34a:	bfc4      	itt	gt
 800a34c:	3b04      	subgt	r3, #4
 800a34e:	9307      	strgt	r3, [sp, #28]
 800a350:	9b07      	ldr	r3, [sp, #28]
 800a352:	f1a3 0302 	sub.w	r3, r3, #2
 800a356:	bfcc      	ite	gt
 800a358:	2400      	movgt	r4, #0
 800a35a:	2401      	movle	r4, #1
 800a35c:	2b03      	cmp	r3, #3
 800a35e:	d863      	bhi.n	800a428 <_dtoa_r+0x298>
 800a360:	e8df f003 	tbb	[pc, r3]
 800a364:	2b375452 	.word	0x2b375452
 800a368:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a36c:	441e      	add	r6, r3
 800a36e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a372:	2b20      	cmp	r3, #32
 800a374:	bfc1      	itttt	gt
 800a376:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a37a:	409f      	lslgt	r7, r3
 800a37c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a380:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a384:	bfd6      	itet	le
 800a386:	f1c3 0320 	rsble	r3, r3, #32
 800a38a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a38e:	fa04 f003 	lslle.w	r0, r4, r3
 800a392:	f7f6 f8cf 	bl	8000534 <__aeabi_ui2d>
 800a396:	2201      	movs	r2, #1
 800a398:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a39c:	3e01      	subs	r6, #1
 800a39e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a3a0:	e776      	b.n	800a290 <_dtoa_r+0x100>
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e7b7      	b.n	800a316 <_dtoa_r+0x186>
 800a3a6:	9010      	str	r0, [sp, #64]	@ 0x40
 800a3a8:	e7b6      	b.n	800a318 <_dtoa_r+0x188>
 800a3aa:	9b00      	ldr	r3, [sp, #0]
 800a3ac:	1bdb      	subs	r3, r3, r7
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	427b      	negs	r3, r7
 800a3b2:	9308      	str	r3, [sp, #32]
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a3b8:	e7c3      	b.n	800a342 <_dtoa_r+0x1b2>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3c0:	eb07 0b03 	add.w	fp, r7, r3
 800a3c4:	f10b 0301 	add.w	r3, fp, #1
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	9303      	str	r3, [sp, #12]
 800a3cc:	bfb8      	it	lt
 800a3ce:	2301      	movlt	r3, #1
 800a3d0:	e006      	b.n	800a3e0 <_dtoa_r+0x250>
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	dd28      	ble.n	800a42e <_dtoa_r+0x29e>
 800a3dc:	469b      	mov	fp, r3
 800a3de:	9303      	str	r3, [sp, #12]
 800a3e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a3e4:	2100      	movs	r1, #0
 800a3e6:	2204      	movs	r2, #4
 800a3e8:	f102 0514 	add.w	r5, r2, #20
 800a3ec:	429d      	cmp	r5, r3
 800a3ee:	d926      	bls.n	800a43e <_dtoa_r+0x2ae>
 800a3f0:	6041      	str	r1, [r0, #4]
 800a3f2:	4648      	mov	r0, r9
 800a3f4:	f000 fd9c 	bl	800af30 <_Balloc>
 800a3f8:	4682      	mov	sl, r0
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	d142      	bne.n	800a484 <_dtoa_r+0x2f4>
 800a3fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a478 <_dtoa_r+0x2e8>)
 800a400:	4602      	mov	r2, r0
 800a402:	f240 11af 	movw	r1, #431	@ 0x1af
 800a406:	e6da      	b.n	800a1be <_dtoa_r+0x2e>
 800a408:	2300      	movs	r3, #0
 800a40a:	e7e3      	b.n	800a3d4 <_dtoa_r+0x244>
 800a40c:	2300      	movs	r3, #0
 800a40e:	e7d5      	b.n	800a3bc <_dtoa_r+0x22c>
 800a410:	2401      	movs	r4, #1
 800a412:	2300      	movs	r3, #0
 800a414:	9307      	str	r3, [sp, #28]
 800a416:	9409      	str	r4, [sp, #36]	@ 0x24
 800a418:	f04f 3bff 	mov.w	fp, #4294967295
 800a41c:	2200      	movs	r2, #0
 800a41e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a422:	2312      	movs	r3, #18
 800a424:	920c      	str	r2, [sp, #48]	@ 0x30
 800a426:	e7db      	b.n	800a3e0 <_dtoa_r+0x250>
 800a428:	2301      	movs	r3, #1
 800a42a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a42c:	e7f4      	b.n	800a418 <_dtoa_r+0x288>
 800a42e:	f04f 0b01 	mov.w	fp, #1
 800a432:	f8cd b00c 	str.w	fp, [sp, #12]
 800a436:	465b      	mov	r3, fp
 800a438:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a43c:	e7d0      	b.n	800a3e0 <_dtoa_r+0x250>
 800a43e:	3101      	adds	r1, #1
 800a440:	0052      	lsls	r2, r2, #1
 800a442:	e7d1      	b.n	800a3e8 <_dtoa_r+0x258>
 800a444:	f3af 8000 	nop.w
 800a448:	636f4361 	.word	0x636f4361
 800a44c:	3fd287a7 	.word	0x3fd287a7
 800a450:	8b60c8b3 	.word	0x8b60c8b3
 800a454:	3fc68a28 	.word	0x3fc68a28
 800a458:	509f79fb 	.word	0x509f79fb
 800a45c:	3fd34413 	.word	0x3fd34413
 800a460:	0800d580 	.word	0x0800d580
 800a464:	0800d63a 	.word	0x0800d63a
 800a468:	7ff00000 	.word	0x7ff00000
 800a46c:	0800d55d 	.word	0x0800d55d
 800a470:	3ff80000 	.word	0x3ff80000
 800a474:	0800d750 	.word	0x0800d750
 800a478:	0800d692 	.word	0x0800d692
 800a47c:	0800d636 	.word	0x0800d636
 800a480:	0800d55c 	.word	0x0800d55c
 800a484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a488:	6018      	str	r0, [r3, #0]
 800a48a:	9b03      	ldr	r3, [sp, #12]
 800a48c:	2b0e      	cmp	r3, #14
 800a48e:	f200 80a1 	bhi.w	800a5d4 <_dtoa_r+0x444>
 800a492:	2c00      	cmp	r4, #0
 800a494:	f000 809e 	beq.w	800a5d4 <_dtoa_r+0x444>
 800a498:	2f00      	cmp	r7, #0
 800a49a:	dd33      	ble.n	800a504 <_dtoa_r+0x374>
 800a49c:	4b9c      	ldr	r3, [pc, #624]	@ (800a710 <_dtoa_r+0x580>)
 800a49e:	f007 020f 	and.w	r2, r7, #15
 800a4a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4a6:	ed93 7b00 	vldr	d7, [r3]
 800a4aa:	05f8      	lsls	r0, r7, #23
 800a4ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a4b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a4b4:	d516      	bpl.n	800a4e4 <_dtoa_r+0x354>
 800a4b6:	4b97      	ldr	r3, [pc, #604]	@ (800a714 <_dtoa_r+0x584>)
 800a4b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a4bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4c0:	f7f6 f9dc 	bl	800087c <__aeabi_ddiv>
 800a4c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4c8:	f004 040f 	and.w	r4, r4, #15
 800a4cc:	2603      	movs	r6, #3
 800a4ce:	4d91      	ldr	r5, [pc, #580]	@ (800a714 <_dtoa_r+0x584>)
 800a4d0:	b954      	cbnz	r4, 800a4e8 <_dtoa_r+0x358>
 800a4d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a4d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4da:	f7f6 f9cf 	bl	800087c <__aeabi_ddiv>
 800a4de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4e2:	e028      	b.n	800a536 <_dtoa_r+0x3a6>
 800a4e4:	2602      	movs	r6, #2
 800a4e6:	e7f2      	b.n	800a4ce <_dtoa_r+0x33e>
 800a4e8:	07e1      	lsls	r1, r4, #31
 800a4ea:	d508      	bpl.n	800a4fe <_dtoa_r+0x36e>
 800a4ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a4f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a4f4:	f7f6 f898 	bl	8000628 <__aeabi_dmul>
 800a4f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a4fc:	3601      	adds	r6, #1
 800a4fe:	1064      	asrs	r4, r4, #1
 800a500:	3508      	adds	r5, #8
 800a502:	e7e5      	b.n	800a4d0 <_dtoa_r+0x340>
 800a504:	f000 80af 	beq.w	800a666 <_dtoa_r+0x4d6>
 800a508:	427c      	negs	r4, r7
 800a50a:	4b81      	ldr	r3, [pc, #516]	@ (800a710 <_dtoa_r+0x580>)
 800a50c:	4d81      	ldr	r5, [pc, #516]	@ (800a714 <_dtoa_r+0x584>)
 800a50e:	f004 020f 	and.w	r2, r4, #15
 800a512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a51e:	f7f6 f883 	bl	8000628 <__aeabi_dmul>
 800a522:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a526:	1124      	asrs	r4, r4, #4
 800a528:	2300      	movs	r3, #0
 800a52a:	2602      	movs	r6, #2
 800a52c:	2c00      	cmp	r4, #0
 800a52e:	f040 808f 	bne.w	800a650 <_dtoa_r+0x4c0>
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1d3      	bne.n	800a4de <_dtoa_r+0x34e>
 800a536:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a538:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	f000 8094 	beq.w	800a66a <_dtoa_r+0x4da>
 800a542:	4b75      	ldr	r3, [pc, #468]	@ (800a718 <_dtoa_r+0x588>)
 800a544:	2200      	movs	r2, #0
 800a546:	4620      	mov	r0, r4
 800a548:	4629      	mov	r1, r5
 800a54a:	f7f6 fadf 	bl	8000b0c <__aeabi_dcmplt>
 800a54e:	2800      	cmp	r0, #0
 800a550:	f000 808b 	beq.w	800a66a <_dtoa_r+0x4da>
 800a554:	9b03      	ldr	r3, [sp, #12]
 800a556:	2b00      	cmp	r3, #0
 800a558:	f000 8087 	beq.w	800a66a <_dtoa_r+0x4da>
 800a55c:	f1bb 0f00 	cmp.w	fp, #0
 800a560:	dd34      	ble.n	800a5cc <_dtoa_r+0x43c>
 800a562:	4620      	mov	r0, r4
 800a564:	4b6d      	ldr	r3, [pc, #436]	@ (800a71c <_dtoa_r+0x58c>)
 800a566:	2200      	movs	r2, #0
 800a568:	4629      	mov	r1, r5
 800a56a:	f7f6 f85d 	bl	8000628 <__aeabi_dmul>
 800a56e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a572:	f107 38ff 	add.w	r8, r7, #4294967295
 800a576:	3601      	adds	r6, #1
 800a578:	465c      	mov	r4, fp
 800a57a:	4630      	mov	r0, r6
 800a57c:	f7f5 ffea 	bl	8000554 <__aeabi_i2d>
 800a580:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a584:	f7f6 f850 	bl	8000628 <__aeabi_dmul>
 800a588:	4b65      	ldr	r3, [pc, #404]	@ (800a720 <_dtoa_r+0x590>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	f7f5 fe96 	bl	80002bc <__adddf3>
 800a590:	4605      	mov	r5, r0
 800a592:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a596:	2c00      	cmp	r4, #0
 800a598:	d16a      	bne.n	800a670 <_dtoa_r+0x4e0>
 800a59a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a59e:	4b61      	ldr	r3, [pc, #388]	@ (800a724 <_dtoa_r+0x594>)
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f7f5 fe89 	bl	80002b8 <__aeabi_dsub>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a5ae:	462a      	mov	r2, r5
 800a5b0:	4633      	mov	r3, r6
 800a5b2:	f7f6 fac9 	bl	8000b48 <__aeabi_dcmpgt>
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f040 8298 	bne.w	800aaec <_dtoa_r+0x95c>
 800a5bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5c0:	462a      	mov	r2, r5
 800a5c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a5c6:	f7f6 faa1 	bl	8000b0c <__aeabi_dcmplt>
 800a5ca:	bb38      	cbnz	r0, 800a61c <_dtoa_r+0x48c>
 800a5cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a5d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a5d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	f2c0 8157 	blt.w	800a88a <_dtoa_r+0x6fa>
 800a5dc:	2f0e      	cmp	r7, #14
 800a5de:	f300 8154 	bgt.w	800a88a <_dtoa_r+0x6fa>
 800a5e2:	4b4b      	ldr	r3, [pc, #300]	@ (800a710 <_dtoa_r+0x580>)
 800a5e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a5e8:	ed93 7b00 	vldr	d7, [r3]
 800a5ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	ed8d 7b00 	vstr	d7, [sp]
 800a5f4:	f280 80e5 	bge.w	800a7c2 <_dtoa_r+0x632>
 800a5f8:	9b03      	ldr	r3, [sp, #12]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	f300 80e1 	bgt.w	800a7c2 <_dtoa_r+0x632>
 800a600:	d10c      	bne.n	800a61c <_dtoa_r+0x48c>
 800a602:	4b48      	ldr	r3, [pc, #288]	@ (800a724 <_dtoa_r+0x594>)
 800a604:	2200      	movs	r2, #0
 800a606:	ec51 0b17 	vmov	r0, r1, d7
 800a60a:	f7f6 f80d 	bl	8000628 <__aeabi_dmul>
 800a60e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a612:	f7f6 fa8f 	bl	8000b34 <__aeabi_dcmpge>
 800a616:	2800      	cmp	r0, #0
 800a618:	f000 8266 	beq.w	800aae8 <_dtoa_r+0x958>
 800a61c:	2400      	movs	r4, #0
 800a61e:	4625      	mov	r5, r4
 800a620:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a622:	4656      	mov	r6, sl
 800a624:	ea6f 0803 	mvn.w	r8, r3
 800a628:	2700      	movs	r7, #0
 800a62a:	4621      	mov	r1, r4
 800a62c:	4648      	mov	r0, r9
 800a62e:	f000 fcbf 	bl	800afb0 <_Bfree>
 800a632:	2d00      	cmp	r5, #0
 800a634:	f000 80bd 	beq.w	800a7b2 <_dtoa_r+0x622>
 800a638:	b12f      	cbz	r7, 800a646 <_dtoa_r+0x4b6>
 800a63a:	42af      	cmp	r7, r5
 800a63c:	d003      	beq.n	800a646 <_dtoa_r+0x4b6>
 800a63e:	4639      	mov	r1, r7
 800a640:	4648      	mov	r0, r9
 800a642:	f000 fcb5 	bl	800afb0 <_Bfree>
 800a646:	4629      	mov	r1, r5
 800a648:	4648      	mov	r0, r9
 800a64a:	f000 fcb1 	bl	800afb0 <_Bfree>
 800a64e:	e0b0      	b.n	800a7b2 <_dtoa_r+0x622>
 800a650:	07e2      	lsls	r2, r4, #31
 800a652:	d505      	bpl.n	800a660 <_dtoa_r+0x4d0>
 800a654:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a658:	f7f5 ffe6 	bl	8000628 <__aeabi_dmul>
 800a65c:	3601      	adds	r6, #1
 800a65e:	2301      	movs	r3, #1
 800a660:	1064      	asrs	r4, r4, #1
 800a662:	3508      	adds	r5, #8
 800a664:	e762      	b.n	800a52c <_dtoa_r+0x39c>
 800a666:	2602      	movs	r6, #2
 800a668:	e765      	b.n	800a536 <_dtoa_r+0x3a6>
 800a66a:	9c03      	ldr	r4, [sp, #12]
 800a66c:	46b8      	mov	r8, r7
 800a66e:	e784      	b.n	800a57a <_dtoa_r+0x3ea>
 800a670:	4b27      	ldr	r3, [pc, #156]	@ (800a710 <_dtoa_r+0x580>)
 800a672:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a674:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a678:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a67c:	4454      	add	r4, sl
 800a67e:	2900      	cmp	r1, #0
 800a680:	d054      	beq.n	800a72c <_dtoa_r+0x59c>
 800a682:	4929      	ldr	r1, [pc, #164]	@ (800a728 <_dtoa_r+0x598>)
 800a684:	2000      	movs	r0, #0
 800a686:	f7f6 f8f9 	bl	800087c <__aeabi_ddiv>
 800a68a:	4633      	mov	r3, r6
 800a68c:	462a      	mov	r2, r5
 800a68e:	f7f5 fe13 	bl	80002b8 <__aeabi_dsub>
 800a692:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a696:	4656      	mov	r6, sl
 800a698:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a69c:	f7f6 fa74 	bl	8000b88 <__aeabi_d2iz>
 800a6a0:	4605      	mov	r5, r0
 800a6a2:	f7f5 ff57 	bl	8000554 <__aeabi_i2d>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a6ae:	f7f5 fe03 	bl	80002b8 <__aeabi_dsub>
 800a6b2:	3530      	adds	r5, #48	@ 0x30
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a6bc:	f806 5b01 	strb.w	r5, [r6], #1
 800a6c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a6c4:	f7f6 fa22 	bl	8000b0c <__aeabi_dcmplt>
 800a6c8:	2800      	cmp	r0, #0
 800a6ca:	d172      	bne.n	800a7b2 <_dtoa_r+0x622>
 800a6cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6d0:	4911      	ldr	r1, [pc, #68]	@ (800a718 <_dtoa_r+0x588>)
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	f7f5 fdf0 	bl	80002b8 <__aeabi_dsub>
 800a6d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a6dc:	f7f6 fa16 	bl	8000b0c <__aeabi_dcmplt>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	f040 80b4 	bne.w	800a84e <_dtoa_r+0x6be>
 800a6e6:	42a6      	cmp	r6, r4
 800a6e8:	f43f af70 	beq.w	800a5cc <_dtoa_r+0x43c>
 800a6ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a6f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a71c <_dtoa_r+0x58c>)
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f7f5 ff98 	bl	8000628 <__aeabi_dmul>
 800a6f8:	4b08      	ldr	r3, [pc, #32]	@ (800a71c <_dtoa_r+0x58c>)
 800a6fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a6fe:	2200      	movs	r2, #0
 800a700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a704:	f7f5 ff90 	bl	8000628 <__aeabi_dmul>
 800a708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a70c:	e7c4      	b.n	800a698 <_dtoa_r+0x508>
 800a70e:	bf00      	nop
 800a710:	0800d750 	.word	0x0800d750
 800a714:	0800d728 	.word	0x0800d728
 800a718:	3ff00000 	.word	0x3ff00000
 800a71c:	40240000 	.word	0x40240000
 800a720:	401c0000 	.word	0x401c0000
 800a724:	40140000 	.word	0x40140000
 800a728:	3fe00000 	.word	0x3fe00000
 800a72c:	4631      	mov	r1, r6
 800a72e:	4628      	mov	r0, r5
 800a730:	f7f5 ff7a 	bl	8000628 <__aeabi_dmul>
 800a734:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a738:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a73a:	4656      	mov	r6, sl
 800a73c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a740:	f7f6 fa22 	bl	8000b88 <__aeabi_d2iz>
 800a744:	4605      	mov	r5, r0
 800a746:	f7f5 ff05 	bl	8000554 <__aeabi_i2d>
 800a74a:	4602      	mov	r2, r0
 800a74c:	460b      	mov	r3, r1
 800a74e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a752:	f7f5 fdb1 	bl	80002b8 <__aeabi_dsub>
 800a756:	3530      	adds	r5, #48	@ 0x30
 800a758:	f806 5b01 	strb.w	r5, [r6], #1
 800a75c:	4602      	mov	r2, r0
 800a75e:	460b      	mov	r3, r1
 800a760:	42a6      	cmp	r6, r4
 800a762:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a766:	f04f 0200 	mov.w	r2, #0
 800a76a:	d124      	bne.n	800a7b6 <_dtoa_r+0x626>
 800a76c:	4baf      	ldr	r3, [pc, #700]	@ (800aa2c <_dtoa_r+0x89c>)
 800a76e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a772:	f7f5 fda3 	bl	80002bc <__adddf3>
 800a776:	4602      	mov	r2, r0
 800a778:	460b      	mov	r3, r1
 800a77a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a77e:	f7f6 f9e3 	bl	8000b48 <__aeabi_dcmpgt>
 800a782:	2800      	cmp	r0, #0
 800a784:	d163      	bne.n	800a84e <_dtoa_r+0x6be>
 800a786:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a78a:	49a8      	ldr	r1, [pc, #672]	@ (800aa2c <_dtoa_r+0x89c>)
 800a78c:	2000      	movs	r0, #0
 800a78e:	f7f5 fd93 	bl	80002b8 <__aeabi_dsub>
 800a792:	4602      	mov	r2, r0
 800a794:	460b      	mov	r3, r1
 800a796:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a79a:	f7f6 f9b7 	bl	8000b0c <__aeabi_dcmplt>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f43f af14 	beq.w	800a5cc <_dtoa_r+0x43c>
 800a7a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a7a6:	1e73      	subs	r3, r6, #1
 800a7a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a7aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a7ae:	2b30      	cmp	r3, #48	@ 0x30
 800a7b0:	d0f8      	beq.n	800a7a4 <_dtoa_r+0x614>
 800a7b2:	4647      	mov	r7, r8
 800a7b4:	e03b      	b.n	800a82e <_dtoa_r+0x69e>
 800a7b6:	4b9e      	ldr	r3, [pc, #632]	@ (800aa30 <_dtoa_r+0x8a0>)
 800a7b8:	f7f5 ff36 	bl	8000628 <__aeabi_dmul>
 800a7bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7c0:	e7bc      	b.n	800a73c <_dtoa_r+0x5ac>
 800a7c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a7c6:	4656      	mov	r6, sl
 800a7c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	4629      	mov	r1, r5
 800a7d0:	f7f6 f854 	bl	800087c <__aeabi_ddiv>
 800a7d4:	f7f6 f9d8 	bl	8000b88 <__aeabi_d2iz>
 800a7d8:	4680      	mov	r8, r0
 800a7da:	f7f5 febb 	bl	8000554 <__aeabi_i2d>
 800a7de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7e2:	f7f5 ff21 	bl	8000628 <__aeabi_dmul>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	4629      	mov	r1, r5
 800a7ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a7f2:	f7f5 fd61 	bl	80002b8 <__aeabi_dsub>
 800a7f6:	f806 4b01 	strb.w	r4, [r6], #1
 800a7fa:	9d03      	ldr	r5, [sp, #12]
 800a7fc:	eba6 040a 	sub.w	r4, r6, sl
 800a800:	42a5      	cmp	r5, r4
 800a802:	4602      	mov	r2, r0
 800a804:	460b      	mov	r3, r1
 800a806:	d133      	bne.n	800a870 <_dtoa_r+0x6e0>
 800a808:	f7f5 fd58 	bl	80002bc <__adddf3>
 800a80c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a810:	4604      	mov	r4, r0
 800a812:	460d      	mov	r5, r1
 800a814:	f7f6 f998 	bl	8000b48 <__aeabi_dcmpgt>
 800a818:	b9c0      	cbnz	r0, 800a84c <_dtoa_r+0x6bc>
 800a81a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a81e:	4620      	mov	r0, r4
 800a820:	4629      	mov	r1, r5
 800a822:	f7f6 f969 	bl	8000af8 <__aeabi_dcmpeq>
 800a826:	b110      	cbz	r0, 800a82e <_dtoa_r+0x69e>
 800a828:	f018 0f01 	tst.w	r8, #1
 800a82c:	d10e      	bne.n	800a84c <_dtoa_r+0x6bc>
 800a82e:	9902      	ldr	r1, [sp, #8]
 800a830:	4648      	mov	r0, r9
 800a832:	f000 fbbd 	bl	800afb0 <_Bfree>
 800a836:	2300      	movs	r3, #0
 800a838:	7033      	strb	r3, [r6, #0]
 800a83a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a83c:	3701      	adds	r7, #1
 800a83e:	601f      	str	r7, [r3, #0]
 800a840:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 824b 	beq.w	800acde <_dtoa_r+0xb4e>
 800a848:	601e      	str	r6, [r3, #0]
 800a84a:	e248      	b.n	800acde <_dtoa_r+0xb4e>
 800a84c:	46b8      	mov	r8, r7
 800a84e:	4633      	mov	r3, r6
 800a850:	461e      	mov	r6, r3
 800a852:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a856:	2a39      	cmp	r2, #57	@ 0x39
 800a858:	d106      	bne.n	800a868 <_dtoa_r+0x6d8>
 800a85a:	459a      	cmp	sl, r3
 800a85c:	d1f8      	bne.n	800a850 <_dtoa_r+0x6c0>
 800a85e:	2230      	movs	r2, #48	@ 0x30
 800a860:	f108 0801 	add.w	r8, r8, #1
 800a864:	f88a 2000 	strb.w	r2, [sl]
 800a868:	781a      	ldrb	r2, [r3, #0]
 800a86a:	3201      	adds	r2, #1
 800a86c:	701a      	strb	r2, [r3, #0]
 800a86e:	e7a0      	b.n	800a7b2 <_dtoa_r+0x622>
 800a870:	4b6f      	ldr	r3, [pc, #444]	@ (800aa30 <_dtoa_r+0x8a0>)
 800a872:	2200      	movs	r2, #0
 800a874:	f7f5 fed8 	bl	8000628 <__aeabi_dmul>
 800a878:	2200      	movs	r2, #0
 800a87a:	2300      	movs	r3, #0
 800a87c:	4604      	mov	r4, r0
 800a87e:	460d      	mov	r5, r1
 800a880:	f7f6 f93a 	bl	8000af8 <__aeabi_dcmpeq>
 800a884:	2800      	cmp	r0, #0
 800a886:	d09f      	beq.n	800a7c8 <_dtoa_r+0x638>
 800a888:	e7d1      	b.n	800a82e <_dtoa_r+0x69e>
 800a88a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a88c:	2a00      	cmp	r2, #0
 800a88e:	f000 80ea 	beq.w	800aa66 <_dtoa_r+0x8d6>
 800a892:	9a07      	ldr	r2, [sp, #28]
 800a894:	2a01      	cmp	r2, #1
 800a896:	f300 80cd 	bgt.w	800aa34 <_dtoa_r+0x8a4>
 800a89a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a89c:	2a00      	cmp	r2, #0
 800a89e:	f000 80c1 	beq.w	800aa24 <_dtoa_r+0x894>
 800a8a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a8a6:	9c08      	ldr	r4, [sp, #32]
 800a8a8:	9e00      	ldr	r6, [sp, #0]
 800a8aa:	9a00      	ldr	r2, [sp, #0]
 800a8ac:	441a      	add	r2, r3
 800a8ae:	9200      	str	r2, [sp, #0]
 800a8b0:	9a06      	ldr	r2, [sp, #24]
 800a8b2:	2101      	movs	r1, #1
 800a8b4:	441a      	add	r2, r3
 800a8b6:	4648      	mov	r0, r9
 800a8b8:	9206      	str	r2, [sp, #24]
 800a8ba:	f000 fc2d 	bl	800b118 <__i2b>
 800a8be:	4605      	mov	r5, r0
 800a8c0:	b166      	cbz	r6, 800a8dc <_dtoa_r+0x74c>
 800a8c2:	9b06      	ldr	r3, [sp, #24]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	dd09      	ble.n	800a8dc <_dtoa_r+0x74c>
 800a8c8:	42b3      	cmp	r3, r6
 800a8ca:	9a00      	ldr	r2, [sp, #0]
 800a8cc:	bfa8      	it	ge
 800a8ce:	4633      	movge	r3, r6
 800a8d0:	1ad2      	subs	r2, r2, r3
 800a8d2:	9200      	str	r2, [sp, #0]
 800a8d4:	9a06      	ldr	r2, [sp, #24]
 800a8d6:	1af6      	subs	r6, r6, r3
 800a8d8:	1ad3      	subs	r3, r2, r3
 800a8da:	9306      	str	r3, [sp, #24]
 800a8dc:	9b08      	ldr	r3, [sp, #32]
 800a8de:	b30b      	cbz	r3, 800a924 <_dtoa_r+0x794>
 800a8e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	f000 80c6 	beq.w	800aa74 <_dtoa_r+0x8e4>
 800a8e8:	2c00      	cmp	r4, #0
 800a8ea:	f000 80c0 	beq.w	800aa6e <_dtoa_r+0x8de>
 800a8ee:	4629      	mov	r1, r5
 800a8f0:	4622      	mov	r2, r4
 800a8f2:	4648      	mov	r0, r9
 800a8f4:	f000 fcc8 	bl	800b288 <__pow5mult>
 800a8f8:	9a02      	ldr	r2, [sp, #8]
 800a8fa:	4601      	mov	r1, r0
 800a8fc:	4605      	mov	r5, r0
 800a8fe:	4648      	mov	r0, r9
 800a900:	f000 fc20 	bl	800b144 <__multiply>
 800a904:	9902      	ldr	r1, [sp, #8]
 800a906:	4680      	mov	r8, r0
 800a908:	4648      	mov	r0, r9
 800a90a:	f000 fb51 	bl	800afb0 <_Bfree>
 800a90e:	9b08      	ldr	r3, [sp, #32]
 800a910:	1b1b      	subs	r3, r3, r4
 800a912:	9308      	str	r3, [sp, #32]
 800a914:	f000 80b1 	beq.w	800aa7a <_dtoa_r+0x8ea>
 800a918:	9a08      	ldr	r2, [sp, #32]
 800a91a:	4641      	mov	r1, r8
 800a91c:	4648      	mov	r0, r9
 800a91e:	f000 fcb3 	bl	800b288 <__pow5mult>
 800a922:	9002      	str	r0, [sp, #8]
 800a924:	2101      	movs	r1, #1
 800a926:	4648      	mov	r0, r9
 800a928:	f000 fbf6 	bl	800b118 <__i2b>
 800a92c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a92e:	4604      	mov	r4, r0
 800a930:	2b00      	cmp	r3, #0
 800a932:	f000 81d8 	beq.w	800ace6 <_dtoa_r+0xb56>
 800a936:	461a      	mov	r2, r3
 800a938:	4601      	mov	r1, r0
 800a93a:	4648      	mov	r0, r9
 800a93c:	f000 fca4 	bl	800b288 <__pow5mult>
 800a940:	9b07      	ldr	r3, [sp, #28]
 800a942:	2b01      	cmp	r3, #1
 800a944:	4604      	mov	r4, r0
 800a946:	f300 809f 	bgt.w	800aa88 <_dtoa_r+0x8f8>
 800a94a:	9b04      	ldr	r3, [sp, #16]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f040 8097 	bne.w	800aa80 <_dtoa_r+0x8f0>
 800a952:	9b05      	ldr	r3, [sp, #20]
 800a954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a958:	2b00      	cmp	r3, #0
 800a95a:	f040 8093 	bne.w	800aa84 <_dtoa_r+0x8f4>
 800a95e:	9b05      	ldr	r3, [sp, #20]
 800a960:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a964:	0d1b      	lsrs	r3, r3, #20
 800a966:	051b      	lsls	r3, r3, #20
 800a968:	b133      	cbz	r3, 800a978 <_dtoa_r+0x7e8>
 800a96a:	9b00      	ldr	r3, [sp, #0]
 800a96c:	3301      	adds	r3, #1
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	9b06      	ldr	r3, [sp, #24]
 800a972:	3301      	adds	r3, #1
 800a974:	9306      	str	r3, [sp, #24]
 800a976:	2301      	movs	r3, #1
 800a978:	9308      	str	r3, [sp, #32]
 800a97a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f000 81b8 	beq.w	800acf2 <_dtoa_r+0xb62>
 800a982:	6923      	ldr	r3, [r4, #16]
 800a984:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a988:	6918      	ldr	r0, [r3, #16]
 800a98a:	f000 fb79 	bl	800b080 <__hi0bits>
 800a98e:	f1c0 0020 	rsb	r0, r0, #32
 800a992:	9b06      	ldr	r3, [sp, #24]
 800a994:	4418      	add	r0, r3
 800a996:	f010 001f 	ands.w	r0, r0, #31
 800a99a:	f000 8082 	beq.w	800aaa2 <_dtoa_r+0x912>
 800a99e:	f1c0 0320 	rsb	r3, r0, #32
 800a9a2:	2b04      	cmp	r3, #4
 800a9a4:	dd73      	ble.n	800aa8e <_dtoa_r+0x8fe>
 800a9a6:	9b00      	ldr	r3, [sp, #0]
 800a9a8:	f1c0 001c 	rsb	r0, r0, #28
 800a9ac:	4403      	add	r3, r0
 800a9ae:	9300      	str	r3, [sp, #0]
 800a9b0:	9b06      	ldr	r3, [sp, #24]
 800a9b2:	4403      	add	r3, r0
 800a9b4:	4406      	add	r6, r0
 800a9b6:	9306      	str	r3, [sp, #24]
 800a9b8:	9b00      	ldr	r3, [sp, #0]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	dd05      	ble.n	800a9ca <_dtoa_r+0x83a>
 800a9be:	9902      	ldr	r1, [sp, #8]
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	4648      	mov	r0, r9
 800a9c4:	f000 fcba 	bl	800b33c <__lshift>
 800a9c8:	9002      	str	r0, [sp, #8]
 800a9ca:	9b06      	ldr	r3, [sp, #24]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	dd05      	ble.n	800a9dc <_dtoa_r+0x84c>
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	4648      	mov	r0, r9
 800a9d6:	f000 fcb1 	bl	800b33c <__lshift>
 800a9da:	4604      	mov	r4, r0
 800a9dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d061      	beq.n	800aaa6 <_dtoa_r+0x916>
 800a9e2:	9802      	ldr	r0, [sp, #8]
 800a9e4:	4621      	mov	r1, r4
 800a9e6:	f000 fd15 	bl	800b414 <__mcmp>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	da5b      	bge.n	800aaa6 <_dtoa_r+0x916>
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	9902      	ldr	r1, [sp, #8]
 800a9f2:	220a      	movs	r2, #10
 800a9f4:	4648      	mov	r0, r9
 800a9f6:	f000 fafd 	bl	800aff4 <__multadd>
 800a9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9fc:	9002      	str	r0, [sp, #8]
 800a9fe:	f107 38ff 	add.w	r8, r7, #4294967295
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	f000 8177 	beq.w	800acf6 <_dtoa_r+0xb66>
 800aa08:	4629      	mov	r1, r5
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	220a      	movs	r2, #10
 800aa0e:	4648      	mov	r0, r9
 800aa10:	f000 faf0 	bl	800aff4 <__multadd>
 800aa14:	f1bb 0f00 	cmp.w	fp, #0
 800aa18:	4605      	mov	r5, r0
 800aa1a:	dc6f      	bgt.n	800aafc <_dtoa_r+0x96c>
 800aa1c:	9b07      	ldr	r3, [sp, #28]
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	dc49      	bgt.n	800aab6 <_dtoa_r+0x926>
 800aa22:	e06b      	b.n	800aafc <_dtoa_r+0x96c>
 800aa24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aa26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800aa2a:	e73c      	b.n	800a8a6 <_dtoa_r+0x716>
 800aa2c:	3fe00000 	.word	0x3fe00000
 800aa30:	40240000 	.word	0x40240000
 800aa34:	9b03      	ldr	r3, [sp, #12]
 800aa36:	1e5c      	subs	r4, r3, #1
 800aa38:	9b08      	ldr	r3, [sp, #32]
 800aa3a:	42a3      	cmp	r3, r4
 800aa3c:	db09      	blt.n	800aa52 <_dtoa_r+0x8c2>
 800aa3e:	1b1c      	subs	r4, r3, r4
 800aa40:	9b03      	ldr	r3, [sp, #12]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	f6bf af30 	bge.w	800a8a8 <_dtoa_r+0x718>
 800aa48:	9b00      	ldr	r3, [sp, #0]
 800aa4a:	9a03      	ldr	r2, [sp, #12]
 800aa4c:	1a9e      	subs	r6, r3, r2
 800aa4e:	2300      	movs	r3, #0
 800aa50:	e72b      	b.n	800a8aa <_dtoa_r+0x71a>
 800aa52:	9b08      	ldr	r3, [sp, #32]
 800aa54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aa56:	9408      	str	r4, [sp, #32]
 800aa58:	1ae3      	subs	r3, r4, r3
 800aa5a:	441a      	add	r2, r3
 800aa5c:	9e00      	ldr	r6, [sp, #0]
 800aa5e:	9b03      	ldr	r3, [sp, #12]
 800aa60:	920d      	str	r2, [sp, #52]	@ 0x34
 800aa62:	2400      	movs	r4, #0
 800aa64:	e721      	b.n	800a8aa <_dtoa_r+0x71a>
 800aa66:	9c08      	ldr	r4, [sp, #32]
 800aa68:	9e00      	ldr	r6, [sp, #0]
 800aa6a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800aa6c:	e728      	b.n	800a8c0 <_dtoa_r+0x730>
 800aa6e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800aa72:	e751      	b.n	800a918 <_dtoa_r+0x788>
 800aa74:	9a08      	ldr	r2, [sp, #32]
 800aa76:	9902      	ldr	r1, [sp, #8]
 800aa78:	e750      	b.n	800a91c <_dtoa_r+0x78c>
 800aa7a:	f8cd 8008 	str.w	r8, [sp, #8]
 800aa7e:	e751      	b.n	800a924 <_dtoa_r+0x794>
 800aa80:	2300      	movs	r3, #0
 800aa82:	e779      	b.n	800a978 <_dtoa_r+0x7e8>
 800aa84:	9b04      	ldr	r3, [sp, #16]
 800aa86:	e777      	b.n	800a978 <_dtoa_r+0x7e8>
 800aa88:	2300      	movs	r3, #0
 800aa8a:	9308      	str	r3, [sp, #32]
 800aa8c:	e779      	b.n	800a982 <_dtoa_r+0x7f2>
 800aa8e:	d093      	beq.n	800a9b8 <_dtoa_r+0x828>
 800aa90:	9a00      	ldr	r2, [sp, #0]
 800aa92:	331c      	adds	r3, #28
 800aa94:	441a      	add	r2, r3
 800aa96:	9200      	str	r2, [sp, #0]
 800aa98:	9a06      	ldr	r2, [sp, #24]
 800aa9a:	441a      	add	r2, r3
 800aa9c:	441e      	add	r6, r3
 800aa9e:	9206      	str	r2, [sp, #24]
 800aaa0:	e78a      	b.n	800a9b8 <_dtoa_r+0x828>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	e7f4      	b.n	800aa90 <_dtoa_r+0x900>
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	46b8      	mov	r8, r7
 800aaac:	dc20      	bgt.n	800aaf0 <_dtoa_r+0x960>
 800aaae:	469b      	mov	fp, r3
 800aab0:	9b07      	ldr	r3, [sp, #28]
 800aab2:	2b02      	cmp	r3, #2
 800aab4:	dd1e      	ble.n	800aaf4 <_dtoa_r+0x964>
 800aab6:	f1bb 0f00 	cmp.w	fp, #0
 800aaba:	f47f adb1 	bne.w	800a620 <_dtoa_r+0x490>
 800aabe:	4621      	mov	r1, r4
 800aac0:	465b      	mov	r3, fp
 800aac2:	2205      	movs	r2, #5
 800aac4:	4648      	mov	r0, r9
 800aac6:	f000 fa95 	bl	800aff4 <__multadd>
 800aaca:	4601      	mov	r1, r0
 800aacc:	4604      	mov	r4, r0
 800aace:	9802      	ldr	r0, [sp, #8]
 800aad0:	f000 fca0 	bl	800b414 <__mcmp>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	f77f ada3 	ble.w	800a620 <_dtoa_r+0x490>
 800aada:	4656      	mov	r6, sl
 800aadc:	2331      	movs	r3, #49	@ 0x31
 800aade:	f806 3b01 	strb.w	r3, [r6], #1
 800aae2:	f108 0801 	add.w	r8, r8, #1
 800aae6:	e59f      	b.n	800a628 <_dtoa_r+0x498>
 800aae8:	9c03      	ldr	r4, [sp, #12]
 800aaea:	46b8      	mov	r8, r7
 800aaec:	4625      	mov	r5, r4
 800aaee:	e7f4      	b.n	800aada <_dtoa_r+0x94a>
 800aaf0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aaf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f000 8101 	beq.w	800acfe <_dtoa_r+0xb6e>
 800aafc:	2e00      	cmp	r6, #0
 800aafe:	dd05      	ble.n	800ab0c <_dtoa_r+0x97c>
 800ab00:	4629      	mov	r1, r5
 800ab02:	4632      	mov	r2, r6
 800ab04:	4648      	mov	r0, r9
 800ab06:	f000 fc19 	bl	800b33c <__lshift>
 800ab0a:	4605      	mov	r5, r0
 800ab0c:	9b08      	ldr	r3, [sp, #32]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d05c      	beq.n	800abcc <_dtoa_r+0xa3c>
 800ab12:	6869      	ldr	r1, [r5, #4]
 800ab14:	4648      	mov	r0, r9
 800ab16:	f000 fa0b 	bl	800af30 <_Balloc>
 800ab1a:	4606      	mov	r6, r0
 800ab1c:	b928      	cbnz	r0, 800ab2a <_dtoa_r+0x99a>
 800ab1e:	4b82      	ldr	r3, [pc, #520]	@ (800ad28 <_dtoa_r+0xb98>)
 800ab20:	4602      	mov	r2, r0
 800ab22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ab26:	f7ff bb4a 	b.w	800a1be <_dtoa_r+0x2e>
 800ab2a:	692a      	ldr	r2, [r5, #16]
 800ab2c:	3202      	adds	r2, #2
 800ab2e:	0092      	lsls	r2, r2, #2
 800ab30:	f105 010c 	add.w	r1, r5, #12
 800ab34:	300c      	adds	r0, #12
 800ab36:	f7ff fa76 	bl	800a026 <memcpy>
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	4631      	mov	r1, r6
 800ab3e:	4648      	mov	r0, r9
 800ab40:	f000 fbfc 	bl	800b33c <__lshift>
 800ab44:	f10a 0301 	add.w	r3, sl, #1
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	eb0a 030b 	add.w	r3, sl, fp
 800ab4e:	9308      	str	r3, [sp, #32]
 800ab50:	9b04      	ldr	r3, [sp, #16]
 800ab52:	f003 0301 	and.w	r3, r3, #1
 800ab56:	462f      	mov	r7, r5
 800ab58:	9306      	str	r3, [sp, #24]
 800ab5a:	4605      	mov	r5, r0
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	9802      	ldr	r0, [sp, #8]
 800ab60:	4621      	mov	r1, r4
 800ab62:	f103 3bff 	add.w	fp, r3, #4294967295
 800ab66:	f7ff fa8b 	bl	800a080 <quorem>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	3330      	adds	r3, #48	@ 0x30
 800ab6e:	9003      	str	r0, [sp, #12]
 800ab70:	4639      	mov	r1, r7
 800ab72:	9802      	ldr	r0, [sp, #8]
 800ab74:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab76:	f000 fc4d 	bl	800b414 <__mcmp>
 800ab7a:	462a      	mov	r2, r5
 800ab7c:	9004      	str	r0, [sp, #16]
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4648      	mov	r0, r9
 800ab82:	f000 fc63 	bl	800b44c <__mdiff>
 800ab86:	68c2      	ldr	r2, [r0, #12]
 800ab88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab8a:	4606      	mov	r6, r0
 800ab8c:	bb02      	cbnz	r2, 800abd0 <_dtoa_r+0xa40>
 800ab8e:	4601      	mov	r1, r0
 800ab90:	9802      	ldr	r0, [sp, #8]
 800ab92:	f000 fc3f 	bl	800b414 <__mcmp>
 800ab96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab98:	4602      	mov	r2, r0
 800ab9a:	4631      	mov	r1, r6
 800ab9c:	4648      	mov	r0, r9
 800ab9e:	920c      	str	r2, [sp, #48]	@ 0x30
 800aba0:	9309      	str	r3, [sp, #36]	@ 0x24
 800aba2:	f000 fa05 	bl	800afb0 <_Bfree>
 800aba6:	9b07      	ldr	r3, [sp, #28]
 800aba8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800abaa:	9e00      	ldr	r6, [sp, #0]
 800abac:	ea42 0103 	orr.w	r1, r2, r3
 800abb0:	9b06      	ldr	r3, [sp, #24]
 800abb2:	4319      	orrs	r1, r3
 800abb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abb6:	d10d      	bne.n	800abd4 <_dtoa_r+0xa44>
 800abb8:	2b39      	cmp	r3, #57	@ 0x39
 800abba:	d027      	beq.n	800ac0c <_dtoa_r+0xa7c>
 800abbc:	9a04      	ldr	r2, [sp, #16]
 800abbe:	2a00      	cmp	r2, #0
 800abc0:	dd01      	ble.n	800abc6 <_dtoa_r+0xa36>
 800abc2:	9b03      	ldr	r3, [sp, #12]
 800abc4:	3331      	adds	r3, #49	@ 0x31
 800abc6:	f88b 3000 	strb.w	r3, [fp]
 800abca:	e52e      	b.n	800a62a <_dtoa_r+0x49a>
 800abcc:	4628      	mov	r0, r5
 800abce:	e7b9      	b.n	800ab44 <_dtoa_r+0x9b4>
 800abd0:	2201      	movs	r2, #1
 800abd2:	e7e2      	b.n	800ab9a <_dtoa_r+0xa0a>
 800abd4:	9904      	ldr	r1, [sp, #16]
 800abd6:	2900      	cmp	r1, #0
 800abd8:	db04      	blt.n	800abe4 <_dtoa_r+0xa54>
 800abda:	9807      	ldr	r0, [sp, #28]
 800abdc:	4301      	orrs	r1, r0
 800abde:	9806      	ldr	r0, [sp, #24]
 800abe0:	4301      	orrs	r1, r0
 800abe2:	d120      	bne.n	800ac26 <_dtoa_r+0xa96>
 800abe4:	2a00      	cmp	r2, #0
 800abe6:	ddee      	ble.n	800abc6 <_dtoa_r+0xa36>
 800abe8:	9902      	ldr	r1, [sp, #8]
 800abea:	9300      	str	r3, [sp, #0]
 800abec:	2201      	movs	r2, #1
 800abee:	4648      	mov	r0, r9
 800abf0:	f000 fba4 	bl	800b33c <__lshift>
 800abf4:	4621      	mov	r1, r4
 800abf6:	9002      	str	r0, [sp, #8]
 800abf8:	f000 fc0c 	bl	800b414 <__mcmp>
 800abfc:	2800      	cmp	r0, #0
 800abfe:	9b00      	ldr	r3, [sp, #0]
 800ac00:	dc02      	bgt.n	800ac08 <_dtoa_r+0xa78>
 800ac02:	d1e0      	bne.n	800abc6 <_dtoa_r+0xa36>
 800ac04:	07da      	lsls	r2, r3, #31
 800ac06:	d5de      	bpl.n	800abc6 <_dtoa_r+0xa36>
 800ac08:	2b39      	cmp	r3, #57	@ 0x39
 800ac0a:	d1da      	bne.n	800abc2 <_dtoa_r+0xa32>
 800ac0c:	2339      	movs	r3, #57	@ 0x39
 800ac0e:	f88b 3000 	strb.w	r3, [fp]
 800ac12:	4633      	mov	r3, r6
 800ac14:	461e      	mov	r6, r3
 800ac16:	3b01      	subs	r3, #1
 800ac18:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ac1c:	2a39      	cmp	r2, #57	@ 0x39
 800ac1e:	d04e      	beq.n	800acbe <_dtoa_r+0xb2e>
 800ac20:	3201      	adds	r2, #1
 800ac22:	701a      	strb	r2, [r3, #0]
 800ac24:	e501      	b.n	800a62a <_dtoa_r+0x49a>
 800ac26:	2a00      	cmp	r2, #0
 800ac28:	dd03      	ble.n	800ac32 <_dtoa_r+0xaa2>
 800ac2a:	2b39      	cmp	r3, #57	@ 0x39
 800ac2c:	d0ee      	beq.n	800ac0c <_dtoa_r+0xa7c>
 800ac2e:	3301      	adds	r3, #1
 800ac30:	e7c9      	b.n	800abc6 <_dtoa_r+0xa36>
 800ac32:	9a00      	ldr	r2, [sp, #0]
 800ac34:	9908      	ldr	r1, [sp, #32]
 800ac36:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac3a:	428a      	cmp	r2, r1
 800ac3c:	d028      	beq.n	800ac90 <_dtoa_r+0xb00>
 800ac3e:	9902      	ldr	r1, [sp, #8]
 800ac40:	2300      	movs	r3, #0
 800ac42:	220a      	movs	r2, #10
 800ac44:	4648      	mov	r0, r9
 800ac46:	f000 f9d5 	bl	800aff4 <__multadd>
 800ac4a:	42af      	cmp	r7, r5
 800ac4c:	9002      	str	r0, [sp, #8]
 800ac4e:	f04f 0300 	mov.w	r3, #0
 800ac52:	f04f 020a 	mov.w	r2, #10
 800ac56:	4639      	mov	r1, r7
 800ac58:	4648      	mov	r0, r9
 800ac5a:	d107      	bne.n	800ac6c <_dtoa_r+0xadc>
 800ac5c:	f000 f9ca 	bl	800aff4 <__multadd>
 800ac60:	4607      	mov	r7, r0
 800ac62:	4605      	mov	r5, r0
 800ac64:	9b00      	ldr	r3, [sp, #0]
 800ac66:	3301      	adds	r3, #1
 800ac68:	9300      	str	r3, [sp, #0]
 800ac6a:	e777      	b.n	800ab5c <_dtoa_r+0x9cc>
 800ac6c:	f000 f9c2 	bl	800aff4 <__multadd>
 800ac70:	4629      	mov	r1, r5
 800ac72:	4607      	mov	r7, r0
 800ac74:	2300      	movs	r3, #0
 800ac76:	220a      	movs	r2, #10
 800ac78:	4648      	mov	r0, r9
 800ac7a:	f000 f9bb 	bl	800aff4 <__multadd>
 800ac7e:	4605      	mov	r5, r0
 800ac80:	e7f0      	b.n	800ac64 <_dtoa_r+0xad4>
 800ac82:	f1bb 0f00 	cmp.w	fp, #0
 800ac86:	bfcc      	ite	gt
 800ac88:	465e      	movgt	r6, fp
 800ac8a:	2601      	movle	r6, #1
 800ac8c:	4456      	add	r6, sl
 800ac8e:	2700      	movs	r7, #0
 800ac90:	9902      	ldr	r1, [sp, #8]
 800ac92:	9300      	str	r3, [sp, #0]
 800ac94:	2201      	movs	r2, #1
 800ac96:	4648      	mov	r0, r9
 800ac98:	f000 fb50 	bl	800b33c <__lshift>
 800ac9c:	4621      	mov	r1, r4
 800ac9e:	9002      	str	r0, [sp, #8]
 800aca0:	f000 fbb8 	bl	800b414 <__mcmp>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	dcb4      	bgt.n	800ac12 <_dtoa_r+0xa82>
 800aca8:	d102      	bne.n	800acb0 <_dtoa_r+0xb20>
 800acaa:	9b00      	ldr	r3, [sp, #0]
 800acac:	07db      	lsls	r3, r3, #31
 800acae:	d4b0      	bmi.n	800ac12 <_dtoa_r+0xa82>
 800acb0:	4633      	mov	r3, r6
 800acb2:	461e      	mov	r6, r3
 800acb4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acb8:	2a30      	cmp	r2, #48	@ 0x30
 800acba:	d0fa      	beq.n	800acb2 <_dtoa_r+0xb22>
 800acbc:	e4b5      	b.n	800a62a <_dtoa_r+0x49a>
 800acbe:	459a      	cmp	sl, r3
 800acc0:	d1a8      	bne.n	800ac14 <_dtoa_r+0xa84>
 800acc2:	2331      	movs	r3, #49	@ 0x31
 800acc4:	f108 0801 	add.w	r8, r8, #1
 800acc8:	f88a 3000 	strb.w	r3, [sl]
 800accc:	e4ad      	b.n	800a62a <_dtoa_r+0x49a>
 800acce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800acd0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ad2c <_dtoa_r+0xb9c>
 800acd4:	b11b      	cbz	r3, 800acde <_dtoa_r+0xb4e>
 800acd6:	f10a 0308 	add.w	r3, sl, #8
 800acda:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800acdc:	6013      	str	r3, [r2, #0]
 800acde:	4650      	mov	r0, sl
 800ace0:	b017      	add	sp, #92	@ 0x5c
 800ace2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace6:	9b07      	ldr	r3, [sp, #28]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	f77f ae2e 	ble.w	800a94a <_dtoa_r+0x7ba>
 800acee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800acf0:	9308      	str	r3, [sp, #32]
 800acf2:	2001      	movs	r0, #1
 800acf4:	e64d      	b.n	800a992 <_dtoa_r+0x802>
 800acf6:	f1bb 0f00 	cmp.w	fp, #0
 800acfa:	f77f aed9 	ble.w	800aab0 <_dtoa_r+0x920>
 800acfe:	4656      	mov	r6, sl
 800ad00:	9802      	ldr	r0, [sp, #8]
 800ad02:	4621      	mov	r1, r4
 800ad04:	f7ff f9bc 	bl	800a080 <quorem>
 800ad08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ad0c:	f806 3b01 	strb.w	r3, [r6], #1
 800ad10:	eba6 020a 	sub.w	r2, r6, sl
 800ad14:	4593      	cmp	fp, r2
 800ad16:	ddb4      	ble.n	800ac82 <_dtoa_r+0xaf2>
 800ad18:	9902      	ldr	r1, [sp, #8]
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	220a      	movs	r2, #10
 800ad1e:	4648      	mov	r0, r9
 800ad20:	f000 f968 	bl	800aff4 <__multadd>
 800ad24:	9002      	str	r0, [sp, #8]
 800ad26:	e7eb      	b.n	800ad00 <_dtoa_r+0xb70>
 800ad28:	0800d692 	.word	0x0800d692
 800ad2c:	0800d62d 	.word	0x0800d62d

0800ad30 <_free_r>:
 800ad30:	b538      	push	{r3, r4, r5, lr}
 800ad32:	4605      	mov	r5, r0
 800ad34:	2900      	cmp	r1, #0
 800ad36:	d041      	beq.n	800adbc <_free_r+0x8c>
 800ad38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad3c:	1f0c      	subs	r4, r1, #4
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	bfb8      	it	lt
 800ad42:	18e4      	addlt	r4, r4, r3
 800ad44:	f000 f8e8 	bl	800af18 <__malloc_lock>
 800ad48:	4a1d      	ldr	r2, [pc, #116]	@ (800adc0 <_free_r+0x90>)
 800ad4a:	6813      	ldr	r3, [r2, #0]
 800ad4c:	b933      	cbnz	r3, 800ad5c <_free_r+0x2c>
 800ad4e:	6063      	str	r3, [r4, #4]
 800ad50:	6014      	str	r4, [r2, #0]
 800ad52:	4628      	mov	r0, r5
 800ad54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad58:	f000 b8e4 	b.w	800af24 <__malloc_unlock>
 800ad5c:	42a3      	cmp	r3, r4
 800ad5e:	d908      	bls.n	800ad72 <_free_r+0x42>
 800ad60:	6820      	ldr	r0, [r4, #0]
 800ad62:	1821      	adds	r1, r4, r0
 800ad64:	428b      	cmp	r3, r1
 800ad66:	bf01      	itttt	eq
 800ad68:	6819      	ldreq	r1, [r3, #0]
 800ad6a:	685b      	ldreq	r3, [r3, #4]
 800ad6c:	1809      	addeq	r1, r1, r0
 800ad6e:	6021      	streq	r1, [r4, #0]
 800ad70:	e7ed      	b.n	800ad4e <_free_r+0x1e>
 800ad72:	461a      	mov	r2, r3
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	b10b      	cbz	r3, 800ad7c <_free_r+0x4c>
 800ad78:	42a3      	cmp	r3, r4
 800ad7a:	d9fa      	bls.n	800ad72 <_free_r+0x42>
 800ad7c:	6811      	ldr	r1, [r2, #0]
 800ad7e:	1850      	adds	r0, r2, r1
 800ad80:	42a0      	cmp	r0, r4
 800ad82:	d10b      	bne.n	800ad9c <_free_r+0x6c>
 800ad84:	6820      	ldr	r0, [r4, #0]
 800ad86:	4401      	add	r1, r0
 800ad88:	1850      	adds	r0, r2, r1
 800ad8a:	4283      	cmp	r3, r0
 800ad8c:	6011      	str	r1, [r2, #0]
 800ad8e:	d1e0      	bne.n	800ad52 <_free_r+0x22>
 800ad90:	6818      	ldr	r0, [r3, #0]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	6053      	str	r3, [r2, #4]
 800ad96:	4408      	add	r0, r1
 800ad98:	6010      	str	r0, [r2, #0]
 800ad9a:	e7da      	b.n	800ad52 <_free_r+0x22>
 800ad9c:	d902      	bls.n	800ada4 <_free_r+0x74>
 800ad9e:	230c      	movs	r3, #12
 800ada0:	602b      	str	r3, [r5, #0]
 800ada2:	e7d6      	b.n	800ad52 <_free_r+0x22>
 800ada4:	6820      	ldr	r0, [r4, #0]
 800ada6:	1821      	adds	r1, r4, r0
 800ada8:	428b      	cmp	r3, r1
 800adaa:	bf04      	itt	eq
 800adac:	6819      	ldreq	r1, [r3, #0]
 800adae:	685b      	ldreq	r3, [r3, #4]
 800adb0:	6063      	str	r3, [r4, #4]
 800adb2:	bf04      	itt	eq
 800adb4:	1809      	addeq	r1, r1, r0
 800adb6:	6021      	streq	r1, [r4, #0]
 800adb8:	6054      	str	r4, [r2, #4]
 800adba:	e7ca      	b.n	800ad52 <_free_r+0x22>
 800adbc:	bd38      	pop	{r3, r4, r5, pc}
 800adbe:	bf00      	nop
 800adc0:	200058b4 	.word	0x200058b4

0800adc4 <malloc>:
 800adc4:	4b02      	ldr	r3, [pc, #8]	@ (800add0 <malloc+0xc>)
 800adc6:	4601      	mov	r1, r0
 800adc8:	6818      	ldr	r0, [r3, #0]
 800adca:	f000 b825 	b.w	800ae18 <_malloc_r>
 800adce:	bf00      	nop
 800add0:	20000024 	.word	0x20000024

0800add4 <sbrk_aligned>:
 800add4:	b570      	push	{r4, r5, r6, lr}
 800add6:	4e0f      	ldr	r6, [pc, #60]	@ (800ae14 <sbrk_aligned+0x40>)
 800add8:	460c      	mov	r4, r1
 800adda:	6831      	ldr	r1, [r6, #0]
 800addc:	4605      	mov	r5, r0
 800adde:	b911      	cbnz	r1, 800ade6 <sbrk_aligned+0x12>
 800ade0:	f001 f84a 	bl	800be78 <_sbrk_r>
 800ade4:	6030      	str	r0, [r6, #0]
 800ade6:	4621      	mov	r1, r4
 800ade8:	4628      	mov	r0, r5
 800adea:	f001 f845 	bl	800be78 <_sbrk_r>
 800adee:	1c43      	adds	r3, r0, #1
 800adf0:	d103      	bne.n	800adfa <sbrk_aligned+0x26>
 800adf2:	f04f 34ff 	mov.w	r4, #4294967295
 800adf6:	4620      	mov	r0, r4
 800adf8:	bd70      	pop	{r4, r5, r6, pc}
 800adfa:	1cc4      	adds	r4, r0, #3
 800adfc:	f024 0403 	bic.w	r4, r4, #3
 800ae00:	42a0      	cmp	r0, r4
 800ae02:	d0f8      	beq.n	800adf6 <sbrk_aligned+0x22>
 800ae04:	1a21      	subs	r1, r4, r0
 800ae06:	4628      	mov	r0, r5
 800ae08:	f001 f836 	bl	800be78 <_sbrk_r>
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	d1f2      	bne.n	800adf6 <sbrk_aligned+0x22>
 800ae10:	e7ef      	b.n	800adf2 <sbrk_aligned+0x1e>
 800ae12:	bf00      	nop
 800ae14:	200058b0 	.word	0x200058b0

0800ae18 <_malloc_r>:
 800ae18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae1c:	1ccd      	adds	r5, r1, #3
 800ae1e:	f025 0503 	bic.w	r5, r5, #3
 800ae22:	3508      	adds	r5, #8
 800ae24:	2d0c      	cmp	r5, #12
 800ae26:	bf38      	it	cc
 800ae28:	250c      	movcc	r5, #12
 800ae2a:	2d00      	cmp	r5, #0
 800ae2c:	4606      	mov	r6, r0
 800ae2e:	db01      	blt.n	800ae34 <_malloc_r+0x1c>
 800ae30:	42a9      	cmp	r1, r5
 800ae32:	d904      	bls.n	800ae3e <_malloc_r+0x26>
 800ae34:	230c      	movs	r3, #12
 800ae36:	6033      	str	r3, [r6, #0]
 800ae38:	2000      	movs	r0, #0
 800ae3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800af14 <_malloc_r+0xfc>
 800ae42:	f000 f869 	bl	800af18 <__malloc_lock>
 800ae46:	f8d8 3000 	ldr.w	r3, [r8]
 800ae4a:	461c      	mov	r4, r3
 800ae4c:	bb44      	cbnz	r4, 800aea0 <_malloc_r+0x88>
 800ae4e:	4629      	mov	r1, r5
 800ae50:	4630      	mov	r0, r6
 800ae52:	f7ff ffbf 	bl	800add4 <sbrk_aligned>
 800ae56:	1c43      	adds	r3, r0, #1
 800ae58:	4604      	mov	r4, r0
 800ae5a:	d158      	bne.n	800af0e <_malloc_r+0xf6>
 800ae5c:	f8d8 4000 	ldr.w	r4, [r8]
 800ae60:	4627      	mov	r7, r4
 800ae62:	2f00      	cmp	r7, #0
 800ae64:	d143      	bne.n	800aeee <_malloc_r+0xd6>
 800ae66:	2c00      	cmp	r4, #0
 800ae68:	d04b      	beq.n	800af02 <_malloc_r+0xea>
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	4639      	mov	r1, r7
 800ae6e:	4630      	mov	r0, r6
 800ae70:	eb04 0903 	add.w	r9, r4, r3
 800ae74:	f001 f800 	bl	800be78 <_sbrk_r>
 800ae78:	4581      	cmp	r9, r0
 800ae7a:	d142      	bne.n	800af02 <_malloc_r+0xea>
 800ae7c:	6821      	ldr	r1, [r4, #0]
 800ae7e:	1a6d      	subs	r5, r5, r1
 800ae80:	4629      	mov	r1, r5
 800ae82:	4630      	mov	r0, r6
 800ae84:	f7ff ffa6 	bl	800add4 <sbrk_aligned>
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d03a      	beq.n	800af02 <_malloc_r+0xea>
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	442b      	add	r3, r5
 800ae90:	6023      	str	r3, [r4, #0]
 800ae92:	f8d8 3000 	ldr.w	r3, [r8]
 800ae96:	685a      	ldr	r2, [r3, #4]
 800ae98:	bb62      	cbnz	r2, 800aef4 <_malloc_r+0xdc>
 800ae9a:	f8c8 7000 	str.w	r7, [r8]
 800ae9e:	e00f      	b.n	800aec0 <_malloc_r+0xa8>
 800aea0:	6822      	ldr	r2, [r4, #0]
 800aea2:	1b52      	subs	r2, r2, r5
 800aea4:	d420      	bmi.n	800aee8 <_malloc_r+0xd0>
 800aea6:	2a0b      	cmp	r2, #11
 800aea8:	d917      	bls.n	800aeda <_malloc_r+0xc2>
 800aeaa:	1961      	adds	r1, r4, r5
 800aeac:	42a3      	cmp	r3, r4
 800aeae:	6025      	str	r5, [r4, #0]
 800aeb0:	bf18      	it	ne
 800aeb2:	6059      	strne	r1, [r3, #4]
 800aeb4:	6863      	ldr	r3, [r4, #4]
 800aeb6:	bf08      	it	eq
 800aeb8:	f8c8 1000 	streq.w	r1, [r8]
 800aebc:	5162      	str	r2, [r4, r5]
 800aebe:	604b      	str	r3, [r1, #4]
 800aec0:	4630      	mov	r0, r6
 800aec2:	f000 f82f 	bl	800af24 <__malloc_unlock>
 800aec6:	f104 000b 	add.w	r0, r4, #11
 800aeca:	1d23      	adds	r3, r4, #4
 800aecc:	f020 0007 	bic.w	r0, r0, #7
 800aed0:	1ac2      	subs	r2, r0, r3
 800aed2:	bf1c      	itt	ne
 800aed4:	1a1b      	subne	r3, r3, r0
 800aed6:	50a3      	strne	r3, [r4, r2]
 800aed8:	e7af      	b.n	800ae3a <_malloc_r+0x22>
 800aeda:	6862      	ldr	r2, [r4, #4]
 800aedc:	42a3      	cmp	r3, r4
 800aede:	bf0c      	ite	eq
 800aee0:	f8c8 2000 	streq.w	r2, [r8]
 800aee4:	605a      	strne	r2, [r3, #4]
 800aee6:	e7eb      	b.n	800aec0 <_malloc_r+0xa8>
 800aee8:	4623      	mov	r3, r4
 800aeea:	6864      	ldr	r4, [r4, #4]
 800aeec:	e7ae      	b.n	800ae4c <_malloc_r+0x34>
 800aeee:	463c      	mov	r4, r7
 800aef0:	687f      	ldr	r7, [r7, #4]
 800aef2:	e7b6      	b.n	800ae62 <_malloc_r+0x4a>
 800aef4:	461a      	mov	r2, r3
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	42a3      	cmp	r3, r4
 800aefa:	d1fb      	bne.n	800aef4 <_malloc_r+0xdc>
 800aefc:	2300      	movs	r3, #0
 800aefe:	6053      	str	r3, [r2, #4]
 800af00:	e7de      	b.n	800aec0 <_malloc_r+0xa8>
 800af02:	230c      	movs	r3, #12
 800af04:	6033      	str	r3, [r6, #0]
 800af06:	4630      	mov	r0, r6
 800af08:	f000 f80c 	bl	800af24 <__malloc_unlock>
 800af0c:	e794      	b.n	800ae38 <_malloc_r+0x20>
 800af0e:	6005      	str	r5, [r0, #0]
 800af10:	e7d6      	b.n	800aec0 <_malloc_r+0xa8>
 800af12:	bf00      	nop
 800af14:	200058b4 	.word	0x200058b4

0800af18 <__malloc_lock>:
 800af18:	4801      	ldr	r0, [pc, #4]	@ (800af20 <__malloc_lock+0x8>)
 800af1a:	f7ff b87a 	b.w	800a012 <__retarget_lock_acquire_recursive>
 800af1e:	bf00      	nop
 800af20:	200058ac 	.word	0x200058ac

0800af24 <__malloc_unlock>:
 800af24:	4801      	ldr	r0, [pc, #4]	@ (800af2c <__malloc_unlock+0x8>)
 800af26:	f7ff b875 	b.w	800a014 <__retarget_lock_release_recursive>
 800af2a:	bf00      	nop
 800af2c:	200058ac 	.word	0x200058ac

0800af30 <_Balloc>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	69c6      	ldr	r6, [r0, #28]
 800af34:	4604      	mov	r4, r0
 800af36:	460d      	mov	r5, r1
 800af38:	b976      	cbnz	r6, 800af58 <_Balloc+0x28>
 800af3a:	2010      	movs	r0, #16
 800af3c:	f7ff ff42 	bl	800adc4 <malloc>
 800af40:	4602      	mov	r2, r0
 800af42:	61e0      	str	r0, [r4, #28]
 800af44:	b920      	cbnz	r0, 800af50 <_Balloc+0x20>
 800af46:	4b18      	ldr	r3, [pc, #96]	@ (800afa8 <_Balloc+0x78>)
 800af48:	4818      	ldr	r0, [pc, #96]	@ (800afac <_Balloc+0x7c>)
 800af4a:	216b      	movs	r1, #107	@ 0x6b
 800af4c:	f7ff f87a 	bl	800a044 <__assert_func>
 800af50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af54:	6006      	str	r6, [r0, #0]
 800af56:	60c6      	str	r6, [r0, #12]
 800af58:	69e6      	ldr	r6, [r4, #28]
 800af5a:	68f3      	ldr	r3, [r6, #12]
 800af5c:	b183      	cbz	r3, 800af80 <_Balloc+0x50>
 800af5e:	69e3      	ldr	r3, [r4, #28]
 800af60:	68db      	ldr	r3, [r3, #12]
 800af62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800af66:	b9b8      	cbnz	r0, 800af98 <_Balloc+0x68>
 800af68:	2101      	movs	r1, #1
 800af6a:	fa01 f605 	lsl.w	r6, r1, r5
 800af6e:	1d72      	adds	r2, r6, #5
 800af70:	0092      	lsls	r2, r2, #2
 800af72:	4620      	mov	r0, r4
 800af74:	f000 ff97 	bl	800bea6 <_calloc_r>
 800af78:	b160      	cbz	r0, 800af94 <_Balloc+0x64>
 800af7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800af7e:	e00e      	b.n	800af9e <_Balloc+0x6e>
 800af80:	2221      	movs	r2, #33	@ 0x21
 800af82:	2104      	movs	r1, #4
 800af84:	4620      	mov	r0, r4
 800af86:	f000 ff8e 	bl	800bea6 <_calloc_r>
 800af8a:	69e3      	ldr	r3, [r4, #28]
 800af8c:	60f0      	str	r0, [r6, #12]
 800af8e:	68db      	ldr	r3, [r3, #12]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d1e4      	bne.n	800af5e <_Balloc+0x2e>
 800af94:	2000      	movs	r0, #0
 800af96:	bd70      	pop	{r4, r5, r6, pc}
 800af98:	6802      	ldr	r2, [r0, #0]
 800af9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800af9e:	2300      	movs	r3, #0
 800afa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800afa4:	e7f7      	b.n	800af96 <_Balloc+0x66>
 800afa6:	bf00      	nop
 800afa8:	0800d580 	.word	0x0800d580
 800afac:	0800d6a3 	.word	0x0800d6a3

0800afb0 <_Bfree>:
 800afb0:	b570      	push	{r4, r5, r6, lr}
 800afb2:	69c6      	ldr	r6, [r0, #28]
 800afb4:	4605      	mov	r5, r0
 800afb6:	460c      	mov	r4, r1
 800afb8:	b976      	cbnz	r6, 800afd8 <_Bfree+0x28>
 800afba:	2010      	movs	r0, #16
 800afbc:	f7ff ff02 	bl	800adc4 <malloc>
 800afc0:	4602      	mov	r2, r0
 800afc2:	61e8      	str	r0, [r5, #28]
 800afc4:	b920      	cbnz	r0, 800afd0 <_Bfree+0x20>
 800afc6:	4b09      	ldr	r3, [pc, #36]	@ (800afec <_Bfree+0x3c>)
 800afc8:	4809      	ldr	r0, [pc, #36]	@ (800aff0 <_Bfree+0x40>)
 800afca:	218f      	movs	r1, #143	@ 0x8f
 800afcc:	f7ff f83a 	bl	800a044 <__assert_func>
 800afd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800afd4:	6006      	str	r6, [r0, #0]
 800afd6:	60c6      	str	r6, [r0, #12]
 800afd8:	b13c      	cbz	r4, 800afea <_Bfree+0x3a>
 800afda:	69eb      	ldr	r3, [r5, #28]
 800afdc:	6862      	ldr	r2, [r4, #4]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800afe4:	6021      	str	r1, [r4, #0]
 800afe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800afea:	bd70      	pop	{r4, r5, r6, pc}
 800afec:	0800d580 	.word	0x0800d580
 800aff0:	0800d6a3 	.word	0x0800d6a3

0800aff4 <__multadd>:
 800aff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aff8:	690d      	ldr	r5, [r1, #16]
 800affa:	4607      	mov	r7, r0
 800affc:	460c      	mov	r4, r1
 800affe:	461e      	mov	r6, r3
 800b000:	f101 0c14 	add.w	ip, r1, #20
 800b004:	2000      	movs	r0, #0
 800b006:	f8dc 3000 	ldr.w	r3, [ip]
 800b00a:	b299      	uxth	r1, r3
 800b00c:	fb02 6101 	mla	r1, r2, r1, r6
 800b010:	0c1e      	lsrs	r6, r3, #16
 800b012:	0c0b      	lsrs	r3, r1, #16
 800b014:	fb02 3306 	mla	r3, r2, r6, r3
 800b018:	b289      	uxth	r1, r1
 800b01a:	3001      	adds	r0, #1
 800b01c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b020:	4285      	cmp	r5, r0
 800b022:	f84c 1b04 	str.w	r1, [ip], #4
 800b026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b02a:	dcec      	bgt.n	800b006 <__multadd+0x12>
 800b02c:	b30e      	cbz	r6, 800b072 <__multadd+0x7e>
 800b02e:	68a3      	ldr	r3, [r4, #8]
 800b030:	42ab      	cmp	r3, r5
 800b032:	dc19      	bgt.n	800b068 <__multadd+0x74>
 800b034:	6861      	ldr	r1, [r4, #4]
 800b036:	4638      	mov	r0, r7
 800b038:	3101      	adds	r1, #1
 800b03a:	f7ff ff79 	bl	800af30 <_Balloc>
 800b03e:	4680      	mov	r8, r0
 800b040:	b928      	cbnz	r0, 800b04e <__multadd+0x5a>
 800b042:	4602      	mov	r2, r0
 800b044:	4b0c      	ldr	r3, [pc, #48]	@ (800b078 <__multadd+0x84>)
 800b046:	480d      	ldr	r0, [pc, #52]	@ (800b07c <__multadd+0x88>)
 800b048:	21ba      	movs	r1, #186	@ 0xba
 800b04a:	f7fe fffb 	bl	800a044 <__assert_func>
 800b04e:	6922      	ldr	r2, [r4, #16]
 800b050:	3202      	adds	r2, #2
 800b052:	f104 010c 	add.w	r1, r4, #12
 800b056:	0092      	lsls	r2, r2, #2
 800b058:	300c      	adds	r0, #12
 800b05a:	f7fe ffe4 	bl	800a026 <memcpy>
 800b05e:	4621      	mov	r1, r4
 800b060:	4638      	mov	r0, r7
 800b062:	f7ff ffa5 	bl	800afb0 <_Bfree>
 800b066:	4644      	mov	r4, r8
 800b068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b06c:	3501      	adds	r5, #1
 800b06e:	615e      	str	r6, [r3, #20]
 800b070:	6125      	str	r5, [r4, #16]
 800b072:	4620      	mov	r0, r4
 800b074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b078:	0800d692 	.word	0x0800d692
 800b07c:	0800d6a3 	.word	0x0800d6a3

0800b080 <__hi0bits>:
 800b080:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b084:	4603      	mov	r3, r0
 800b086:	bf36      	itet	cc
 800b088:	0403      	lslcc	r3, r0, #16
 800b08a:	2000      	movcs	r0, #0
 800b08c:	2010      	movcc	r0, #16
 800b08e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b092:	bf3c      	itt	cc
 800b094:	021b      	lslcc	r3, r3, #8
 800b096:	3008      	addcc	r0, #8
 800b098:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b09c:	bf3c      	itt	cc
 800b09e:	011b      	lslcc	r3, r3, #4
 800b0a0:	3004      	addcc	r0, #4
 800b0a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0a6:	bf3c      	itt	cc
 800b0a8:	009b      	lslcc	r3, r3, #2
 800b0aa:	3002      	addcc	r0, #2
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	db05      	blt.n	800b0bc <__hi0bits+0x3c>
 800b0b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b0b4:	f100 0001 	add.w	r0, r0, #1
 800b0b8:	bf08      	it	eq
 800b0ba:	2020      	moveq	r0, #32
 800b0bc:	4770      	bx	lr

0800b0be <__lo0bits>:
 800b0be:	6803      	ldr	r3, [r0, #0]
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	f013 0007 	ands.w	r0, r3, #7
 800b0c6:	d00b      	beq.n	800b0e0 <__lo0bits+0x22>
 800b0c8:	07d9      	lsls	r1, r3, #31
 800b0ca:	d421      	bmi.n	800b110 <__lo0bits+0x52>
 800b0cc:	0798      	lsls	r0, r3, #30
 800b0ce:	bf49      	itett	mi
 800b0d0:	085b      	lsrmi	r3, r3, #1
 800b0d2:	089b      	lsrpl	r3, r3, #2
 800b0d4:	2001      	movmi	r0, #1
 800b0d6:	6013      	strmi	r3, [r2, #0]
 800b0d8:	bf5c      	itt	pl
 800b0da:	6013      	strpl	r3, [r2, #0]
 800b0dc:	2002      	movpl	r0, #2
 800b0de:	4770      	bx	lr
 800b0e0:	b299      	uxth	r1, r3
 800b0e2:	b909      	cbnz	r1, 800b0e8 <__lo0bits+0x2a>
 800b0e4:	0c1b      	lsrs	r3, r3, #16
 800b0e6:	2010      	movs	r0, #16
 800b0e8:	b2d9      	uxtb	r1, r3
 800b0ea:	b909      	cbnz	r1, 800b0f0 <__lo0bits+0x32>
 800b0ec:	3008      	adds	r0, #8
 800b0ee:	0a1b      	lsrs	r3, r3, #8
 800b0f0:	0719      	lsls	r1, r3, #28
 800b0f2:	bf04      	itt	eq
 800b0f4:	091b      	lsreq	r3, r3, #4
 800b0f6:	3004      	addeq	r0, #4
 800b0f8:	0799      	lsls	r1, r3, #30
 800b0fa:	bf04      	itt	eq
 800b0fc:	089b      	lsreq	r3, r3, #2
 800b0fe:	3002      	addeq	r0, #2
 800b100:	07d9      	lsls	r1, r3, #31
 800b102:	d403      	bmi.n	800b10c <__lo0bits+0x4e>
 800b104:	085b      	lsrs	r3, r3, #1
 800b106:	f100 0001 	add.w	r0, r0, #1
 800b10a:	d003      	beq.n	800b114 <__lo0bits+0x56>
 800b10c:	6013      	str	r3, [r2, #0]
 800b10e:	4770      	bx	lr
 800b110:	2000      	movs	r0, #0
 800b112:	4770      	bx	lr
 800b114:	2020      	movs	r0, #32
 800b116:	4770      	bx	lr

0800b118 <__i2b>:
 800b118:	b510      	push	{r4, lr}
 800b11a:	460c      	mov	r4, r1
 800b11c:	2101      	movs	r1, #1
 800b11e:	f7ff ff07 	bl	800af30 <_Balloc>
 800b122:	4602      	mov	r2, r0
 800b124:	b928      	cbnz	r0, 800b132 <__i2b+0x1a>
 800b126:	4b05      	ldr	r3, [pc, #20]	@ (800b13c <__i2b+0x24>)
 800b128:	4805      	ldr	r0, [pc, #20]	@ (800b140 <__i2b+0x28>)
 800b12a:	f240 1145 	movw	r1, #325	@ 0x145
 800b12e:	f7fe ff89 	bl	800a044 <__assert_func>
 800b132:	2301      	movs	r3, #1
 800b134:	6144      	str	r4, [r0, #20]
 800b136:	6103      	str	r3, [r0, #16]
 800b138:	bd10      	pop	{r4, pc}
 800b13a:	bf00      	nop
 800b13c:	0800d692 	.word	0x0800d692
 800b140:	0800d6a3 	.word	0x0800d6a3

0800b144 <__multiply>:
 800b144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b148:	4617      	mov	r7, r2
 800b14a:	690a      	ldr	r2, [r1, #16]
 800b14c:	693b      	ldr	r3, [r7, #16]
 800b14e:	429a      	cmp	r2, r3
 800b150:	bfa8      	it	ge
 800b152:	463b      	movge	r3, r7
 800b154:	4689      	mov	r9, r1
 800b156:	bfa4      	itt	ge
 800b158:	460f      	movge	r7, r1
 800b15a:	4699      	movge	r9, r3
 800b15c:	693d      	ldr	r5, [r7, #16]
 800b15e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	6879      	ldr	r1, [r7, #4]
 800b166:	eb05 060a 	add.w	r6, r5, sl
 800b16a:	42b3      	cmp	r3, r6
 800b16c:	b085      	sub	sp, #20
 800b16e:	bfb8      	it	lt
 800b170:	3101      	addlt	r1, #1
 800b172:	f7ff fedd 	bl	800af30 <_Balloc>
 800b176:	b930      	cbnz	r0, 800b186 <__multiply+0x42>
 800b178:	4602      	mov	r2, r0
 800b17a:	4b41      	ldr	r3, [pc, #260]	@ (800b280 <__multiply+0x13c>)
 800b17c:	4841      	ldr	r0, [pc, #260]	@ (800b284 <__multiply+0x140>)
 800b17e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b182:	f7fe ff5f 	bl	800a044 <__assert_func>
 800b186:	f100 0414 	add.w	r4, r0, #20
 800b18a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b18e:	4623      	mov	r3, r4
 800b190:	2200      	movs	r2, #0
 800b192:	4573      	cmp	r3, lr
 800b194:	d320      	bcc.n	800b1d8 <__multiply+0x94>
 800b196:	f107 0814 	add.w	r8, r7, #20
 800b19a:	f109 0114 	add.w	r1, r9, #20
 800b19e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b1a2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b1a6:	9302      	str	r3, [sp, #8]
 800b1a8:	1beb      	subs	r3, r5, r7
 800b1aa:	3b15      	subs	r3, #21
 800b1ac:	f023 0303 	bic.w	r3, r3, #3
 800b1b0:	3304      	adds	r3, #4
 800b1b2:	3715      	adds	r7, #21
 800b1b4:	42bd      	cmp	r5, r7
 800b1b6:	bf38      	it	cc
 800b1b8:	2304      	movcc	r3, #4
 800b1ba:	9301      	str	r3, [sp, #4]
 800b1bc:	9b02      	ldr	r3, [sp, #8]
 800b1be:	9103      	str	r1, [sp, #12]
 800b1c0:	428b      	cmp	r3, r1
 800b1c2:	d80c      	bhi.n	800b1de <__multiply+0x9a>
 800b1c4:	2e00      	cmp	r6, #0
 800b1c6:	dd03      	ble.n	800b1d0 <__multiply+0x8c>
 800b1c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d055      	beq.n	800b27c <__multiply+0x138>
 800b1d0:	6106      	str	r6, [r0, #16]
 800b1d2:	b005      	add	sp, #20
 800b1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d8:	f843 2b04 	str.w	r2, [r3], #4
 800b1dc:	e7d9      	b.n	800b192 <__multiply+0x4e>
 800b1de:	f8b1 a000 	ldrh.w	sl, [r1]
 800b1e2:	f1ba 0f00 	cmp.w	sl, #0
 800b1e6:	d01f      	beq.n	800b228 <__multiply+0xe4>
 800b1e8:	46c4      	mov	ip, r8
 800b1ea:	46a1      	mov	r9, r4
 800b1ec:	2700      	movs	r7, #0
 800b1ee:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b1f2:	f8d9 3000 	ldr.w	r3, [r9]
 800b1f6:	fa1f fb82 	uxth.w	fp, r2
 800b1fa:	b29b      	uxth	r3, r3
 800b1fc:	fb0a 330b 	mla	r3, sl, fp, r3
 800b200:	443b      	add	r3, r7
 800b202:	f8d9 7000 	ldr.w	r7, [r9]
 800b206:	0c12      	lsrs	r2, r2, #16
 800b208:	0c3f      	lsrs	r7, r7, #16
 800b20a:	fb0a 7202 	mla	r2, sl, r2, r7
 800b20e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b212:	b29b      	uxth	r3, r3
 800b214:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b218:	4565      	cmp	r5, ip
 800b21a:	f849 3b04 	str.w	r3, [r9], #4
 800b21e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b222:	d8e4      	bhi.n	800b1ee <__multiply+0xaa>
 800b224:	9b01      	ldr	r3, [sp, #4]
 800b226:	50e7      	str	r7, [r4, r3]
 800b228:	9b03      	ldr	r3, [sp, #12]
 800b22a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b22e:	3104      	adds	r1, #4
 800b230:	f1b9 0f00 	cmp.w	r9, #0
 800b234:	d020      	beq.n	800b278 <__multiply+0x134>
 800b236:	6823      	ldr	r3, [r4, #0]
 800b238:	4647      	mov	r7, r8
 800b23a:	46a4      	mov	ip, r4
 800b23c:	f04f 0a00 	mov.w	sl, #0
 800b240:	f8b7 b000 	ldrh.w	fp, [r7]
 800b244:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b248:	fb09 220b 	mla	r2, r9, fp, r2
 800b24c:	4452      	add	r2, sl
 800b24e:	b29b      	uxth	r3, r3
 800b250:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b254:	f84c 3b04 	str.w	r3, [ip], #4
 800b258:	f857 3b04 	ldr.w	r3, [r7], #4
 800b25c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b260:	f8bc 3000 	ldrh.w	r3, [ip]
 800b264:	fb09 330a 	mla	r3, r9, sl, r3
 800b268:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b26c:	42bd      	cmp	r5, r7
 800b26e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b272:	d8e5      	bhi.n	800b240 <__multiply+0xfc>
 800b274:	9a01      	ldr	r2, [sp, #4]
 800b276:	50a3      	str	r3, [r4, r2]
 800b278:	3404      	adds	r4, #4
 800b27a:	e79f      	b.n	800b1bc <__multiply+0x78>
 800b27c:	3e01      	subs	r6, #1
 800b27e:	e7a1      	b.n	800b1c4 <__multiply+0x80>
 800b280:	0800d692 	.word	0x0800d692
 800b284:	0800d6a3 	.word	0x0800d6a3

0800b288 <__pow5mult>:
 800b288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b28c:	4615      	mov	r5, r2
 800b28e:	f012 0203 	ands.w	r2, r2, #3
 800b292:	4607      	mov	r7, r0
 800b294:	460e      	mov	r6, r1
 800b296:	d007      	beq.n	800b2a8 <__pow5mult+0x20>
 800b298:	4c25      	ldr	r4, [pc, #148]	@ (800b330 <__pow5mult+0xa8>)
 800b29a:	3a01      	subs	r2, #1
 800b29c:	2300      	movs	r3, #0
 800b29e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b2a2:	f7ff fea7 	bl	800aff4 <__multadd>
 800b2a6:	4606      	mov	r6, r0
 800b2a8:	10ad      	asrs	r5, r5, #2
 800b2aa:	d03d      	beq.n	800b328 <__pow5mult+0xa0>
 800b2ac:	69fc      	ldr	r4, [r7, #28]
 800b2ae:	b97c      	cbnz	r4, 800b2d0 <__pow5mult+0x48>
 800b2b0:	2010      	movs	r0, #16
 800b2b2:	f7ff fd87 	bl	800adc4 <malloc>
 800b2b6:	4602      	mov	r2, r0
 800b2b8:	61f8      	str	r0, [r7, #28]
 800b2ba:	b928      	cbnz	r0, 800b2c8 <__pow5mult+0x40>
 800b2bc:	4b1d      	ldr	r3, [pc, #116]	@ (800b334 <__pow5mult+0xac>)
 800b2be:	481e      	ldr	r0, [pc, #120]	@ (800b338 <__pow5mult+0xb0>)
 800b2c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b2c4:	f7fe febe 	bl	800a044 <__assert_func>
 800b2c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2cc:	6004      	str	r4, [r0, #0]
 800b2ce:	60c4      	str	r4, [r0, #12]
 800b2d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b2d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2d8:	b94c      	cbnz	r4, 800b2ee <__pow5mult+0x66>
 800b2da:	f240 2171 	movw	r1, #625	@ 0x271
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f7ff ff1a 	bl	800b118 <__i2b>
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	6003      	str	r3, [r0, #0]
 800b2ee:	f04f 0900 	mov.w	r9, #0
 800b2f2:	07eb      	lsls	r3, r5, #31
 800b2f4:	d50a      	bpl.n	800b30c <__pow5mult+0x84>
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	4638      	mov	r0, r7
 800b2fc:	f7ff ff22 	bl	800b144 <__multiply>
 800b300:	4631      	mov	r1, r6
 800b302:	4680      	mov	r8, r0
 800b304:	4638      	mov	r0, r7
 800b306:	f7ff fe53 	bl	800afb0 <_Bfree>
 800b30a:	4646      	mov	r6, r8
 800b30c:	106d      	asrs	r5, r5, #1
 800b30e:	d00b      	beq.n	800b328 <__pow5mult+0xa0>
 800b310:	6820      	ldr	r0, [r4, #0]
 800b312:	b938      	cbnz	r0, 800b324 <__pow5mult+0x9c>
 800b314:	4622      	mov	r2, r4
 800b316:	4621      	mov	r1, r4
 800b318:	4638      	mov	r0, r7
 800b31a:	f7ff ff13 	bl	800b144 <__multiply>
 800b31e:	6020      	str	r0, [r4, #0]
 800b320:	f8c0 9000 	str.w	r9, [r0]
 800b324:	4604      	mov	r4, r0
 800b326:	e7e4      	b.n	800b2f2 <__pow5mult+0x6a>
 800b328:	4630      	mov	r0, r6
 800b32a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b32e:	bf00      	nop
 800b330:	0800d718 	.word	0x0800d718
 800b334:	0800d580 	.word	0x0800d580
 800b338:	0800d6a3 	.word	0x0800d6a3

0800b33c <__lshift>:
 800b33c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b340:	460c      	mov	r4, r1
 800b342:	6849      	ldr	r1, [r1, #4]
 800b344:	6923      	ldr	r3, [r4, #16]
 800b346:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b34a:	68a3      	ldr	r3, [r4, #8]
 800b34c:	4607      	mov	r7, r0
 800b34e:	4691      	mov	r9, r2
 800b350:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b354:	f108 0601 	add.w	r6, r8, #1
 800b358:	42b3      	cmp	r3, r6
 800b35a:	db0b      	blt.n	800b374 <__lshift+0x38>
 800b35c:	4638      	mov	r0, r7
 800b35e:	f7ff fde7 	bl	800af30 <_Balloc>
 800b362:	4605      	mov	r5, r0
 800b364:	b948      	cbnz	r0, 800b37a <__lshift+0x3e>
 800b366:	4602      	mov	r2, r0
 800b368:	4b28      	ldr	r3, [pc, #160]	@ (800b40c <__lshift+0xd0>)
 800b36a:	4829      	ldr	r0, [pc, #164]	@ (800b410 <__lshift+0xd4>)
 800b36c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b370:	f7fe fe68 	bl	800a044 <__assert_func>
 800b374:	3101      	adds	r1, #1
 800b376:	005b      	lsls	r3, r3, #1
 800b378:	e7ee      	b.n	800b358 <__lshift+0x1c>
 800b37a:	2300      	movs	r3, #0
 800b37c:	f100 0114 	add.w	r1, r0, #20
 800b380:	f100 0210 	add.w	r2, r0, #16
 800b384:	4618      	mov	r0, r3
 800b386:	4553      	cmp	r3, sl
 800b388:	db33      	blt.n	800b3f2 <__lshift+0xb6>
 800b38a:	6920      	ldr	r0, [r4, #16]
 800b38c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b390:	f104 0314 	add.w	r3, r4, #20
 800b394:	f019 091f 	ands.w	r9, r9, #31
 800b398:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b39c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b3a0:	d02b      	beq.n	800b3fa <__lshift+0xbe>
 800b3a2:	f1c9 0e20 	rsb	lr, r9, #32
 800b3a6:	468a      	mov	sl, r1
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	6818      	ldr	r0, [r3, #0]
 800b3ac:	fa00 f009 	lsl.w	r0, r0, r9
 800b3b0:	4310      	orrs	r0, r2
 800b3b2:	f84a 0b04 	str.w	r0, [sl], #4
 800b3b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3ba:	459c      	cmp	ip, r3
 800b3bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b3c0:	d8f3      	bhi.n	800b3aa <__lshift+0x6e>
 800b3c2:	ebac 0304 	sub.w	r3, ip, r4
 800b3c6:	3b15      	subs	r3, #21
 800b3c8:	f023 0303 	bic.w	r3, r3, #3
 800b3cc:	3304      	adds	r3, #4
 800b3ce:	f104 0015 	add.w	r0, r4, #21
 800b3d2:	4560      	cmp	r0, ip
 800b3d4:	bf88      	it	hi
 800b3d6:	2304      	movhi	r3, #4
 800b3d8:	50ca      	str	r2, [r1, r3]
 800b3da:	b10a      	cbz	r2, 800b3e0 <__lshift+0xa4>
 800b3dc:	f108 0602 	add.w	r6, r8, #2
 800b3e0:	3e01      	subs	r6, #1
 800b3e2:	4638      	mov	r0, r7
 800b3e4:	612e      	str	r6, [r5, #16]
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	f7ff fde2 	bl	800afb0 <_Bfree>
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	e7c5      	b.n	800b386 <__lshift+0x4a>
 800b3fa:	3904      	subs	r1, #4
 800b3fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b400:	f841 2f04 	str.w	r2, [r1, #4]!
 800b404:	459c      	cmp	ip, r3
 800b406:	d8f9      	bhi.n	800b3fc <__lshift+0xc0>
 800b408:	e7ea      	b.n	800b3e0 <__lshift+0xa4>
 800b40a:	bf00      	nop
 800b40c:	0800d692 	.word	0x0800d692
 800b410:	0800d6a3 	.word	0x0800d6a3

0800b414 <__mcmp>:
 800b414:	690a      	ldr	r2, [r1, #16]
 800b416:	4603      	mov	r3, r0
 800b418:	6900      	ldr	r0, [r0, #16]
 800b41a:	1a80      	subs	r0, r0, r2
 800b41c:	b530      	push	{r4, r5, lr}
 800b41e:	d10e      	bne.n	800b43e <__mcmp+0x2a>
 800b420:	3314      	adds	r3, #20
 800b422:	3114      	adds	r1, #20
 800b424:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b428:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b42c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b430:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b434:	4295      	cmp	r5, r2
 800b436:	d003      	beq.n	800b440 <__mcmp+0x2c>
 800b438:	d205      	bcs.n	800b446 <__mcmp+0x32>
 800b43a:	f04f 30ff 	mov.w	r0, #4294967295
 800b43e:	bd30      	pop	{r4, r5, pc}
 800b440:	42a3      	cmp	r3, r4
 800b442:	d3f3      	bcc.n	800b42c <__mcmp+0x18>
 800b444:	e7fb      	b.n	800b43e <__mcmp+0x2a>
 800b446:	2001      	movs	r0, #1
 800b448:	e7f9      	b.n	800b43e <__mcmp+0x2a>
	...

0800b44c <__mdiff>:
 800b44c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b450:	4689      	mov	r9, r1
 800b452:	4606      	mov	r6, r0
 800b454:	4611      	mov	r1, r2
 800b456:	4648      	mov	r0, r9
 800b458:	4614      	mov	r4, r2
 800b45a:	f7ff ffdb 	bl	800b414 <__mcmp>
 800b45e:	1e05      	subs	r5, r0, #0
 800b460:	d112      	bne.n	800b488 <__mdiff+0x3c>
 800b462:	4629      	mov	r1, r5
 800b464:	4630      	mov	r0, r6
 800b466:	f7ff fd63 	bl	800af30 <_Balloc>
 800b46a:	4602      	mov	r2, r0
 800b46c:	b928      	cbnz	r0, 800b47a <__mdiff+0x2e>
 800b46e:	4b3f      	ldr	r3, [pc, #252]	@ (800b56c <__mdiff+0x120>)
 800b470:	f240 2137 	movw	r1, #567	@ 0x237
 800b474:	483e      	ldr	r0, [pc, #248]	@ (800b570 <__mdiff+0x124>)
 800b476:	f7fe fde5 	bl	800a044 <__assert_func>
 800b47a:	2301      	movs	r3, #1
 800b47c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b480:	4610      	mov	r0, r2
 800b482:	b003      	add	sp, #12
 800b484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b488:	bfbc      	itt	lt
 800b48a:	464b      	movlt	r3, r9
 800b48c:	46a1      	movlt	r9, r4
 800b48e:	4630      	mov	r0, r6
 800b490:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b494:	bfba      	itte	lt
 800b496:	461c      	movlt	r4, r3
 800b498:	2501      	movlt	r5, #1
 800b49a:	2500      	movge	r5, #0
 800b49c:	f7ff fd48 	bl	800af30 <_Balloc>
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	b918      	cbnz	r0, 800b4ac <__mdiff+0x60>
 800b4a4:	4b31      	ldr	r3, [pc, #196]	@ (800b56c <__mdiff+0x120>)
 800b4a6:	f240 2145 	movw	r1, #581	@ 0x245
 800b4aa:	e7e3      	b.n	800b474 <__mdiff+0x28>
 800b4ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b4b0:	6926      	ldr	r6, [r4, #16]
 800b4b2:	60c5      	str	r5, [r0, #12]
 800b4b4:	f109 0310 	add.w	r3, r9, #16
 800b4b8:	f109 0514 	add.w	r5, r9, #20
 800b4bc:	f104 0e14 	add.w	lr, r4, #20
 800b4c0:	f100 0b14 	add.w	fp, r0, #20
 800b4c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b4c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b4cc:	9301      	str	r3, [sp, #4]
 800b4ce:	46d9      	mov	r9, fp
 800b4d0:	f04f 0c00 	mov.w	ip, #0
 800b4d4:	9b01      	ldr	r3, [sp, #4]
 800b4d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b4da:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b4de:	9301      	str	r3, [sp, #4]
 800b4e0:	fa1f f38a 	uxth.w	r3, sl
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	b283      	uxth	r3, r0
 800b4e8:	1acb      	subs	r3, r1, r3
 800b4ea:	0c00      	lsrs	r0, r0, #16
 800b4ec:	4463      	add	r3, ip
 800b4ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b4f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b4fc:	4576      	cmp	r6, lr
 800b4fe:	f849 3b04 	str.w	r3, [r9], #4
 800b502:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b506:	d8e5      	bhi.n	800b4d4 <__mdiff+0x88>
 800b508:	1b33      	subs	r3, r6, r4
 800b50a:	3b15      	subs	r3, #21
 800b50c:	f023 0303 	bic.w	r3, r3, #3
 800b510:	3415      	adds	r4, #21
 800b512:	3304      	adds	r3, #4
 800b514:	42a6      	cmp	r6, r4
 800b516:	bf38      	it	cc
 800b518:	2304      	movcc	r3, #4
 800b51a:	441d      	add	r5, r3
 800b51c:	445b      	add	r3, fp
 800b51e:	461e      	mov	r6, r3
 800b520:	462c      	mov	r4, r5
 800b522:	4544      	cmp	r4, r8
 800b524:	d30e      	bcc.n	800b544 <__mdiff+0xf8>
 800b526:	f108 0103 	add.w	r1, r8, #3
 800b52a:	1b49      	subs	r1, r1, r5
 800b52c:	f021 0103 	bic.w	r1, r1, #3
 800b530:	3d03      	subs	r5, #3
 800b532:	45a8      	cmp	r8, r5
 800b534:	bf38      	it	cc
 800b536:	2100      	movcc	r1, #0
 800b538:	440b      	add	r3, r1
 800b53a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b53e:	b191      	cbz	r1, 800b566 <__mdiff+0x11a>
 800b540:	6117      	str	r7, [r2, #16]
 800b542:	e79d      	b.n	800b480 <__mdiff+0x34>
 800b544:	f854 1b04 	ldr.w	r1, [r4], #4
 800b548:	46e6      	mov	lr, ip
 800b54a:	0c08      	lsrs	r0, r1, #16
 800b54c:	fa1c fc81 	uxtah	ip, ip, r1
 800b550:	4471      	add	r1, lr
 800b552:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b556:	b289      	uxth	r1, r1
 800b558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b55c:	f846 1b04 	str.w	r1, [r6], #4
 800b560:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b564:	e7dd      	b.n	800b522 <__mdiff+0xd6>
 800b566:	3f01      	subs	r7, #1
 800b568:	e7e7      	b.n	800b53a <__mdiff+0xee>
 800b56a:	bf00      	nop
 800b56c:	0800d692 	.word	0x0800d692
 800b570:	0800d6a3 	.word	0x0800d6a3

0800b574 <__d2b>:
 800b574:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b578:	460f      	mov	r7, r1
 800b57a:	2101      	movs	r1, #1
 800b57c:	ec59 8b10 	vmov	r8, r9, d0
 800b580:	4616      	mov	r6, r2
 800b582:	f7ff fcd5 	bl	800af30 <_Balloc>
 800b586:	4604      	mov	r4, r0
 800b588:	b930      	cbnz	r0, 800b598 <__d2b+0x24>
 800b58a:	4602      	mov	r2, r0
 800b58c:	4b23      	ldr	r3, [pc, #140]	@ (800b61c <__d2b+0xa8>)
 800b58e:	4824      	ldr	r0, [pc, #144]	@ (800b620 <__d2b+0xac>)
 800b590:	f240 310f 	movw	r1, #783	@ 0x30f
 800b594:	f7fe fd56 	bl	800a044 <__assert_func>
 800b598:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b59c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b5a0:	b10d      	cbz	r5, 800b5a6 <__d2b+0x32>
 800b5a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5a6:	9301      	str	r3, [sp, #4]
 800b5a8:	f1b8 0300 	subs.w	r3, r8, #0
 800b5ac:	d023      	beq.n	800b5f6 <__d2b+0x82>
 800b5ae:	4668      	mov	r0, sp
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	f7ff fd84 	bl	800b0be <__lo0bits>
 800b5b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b5ba:	b1d0      	cbz	r0, 800b5f2 <__d2b+0x7e>
 800b5bc:	f1c0 0320 	rsb	r3, r0, #32
 800b5c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5c4:	430b      	orrs	r3, r1
 800b5c6:	40c2      	lsrs	r2, r0
 800b5c8:	6163      	str	r3, [r4, #20]
 800b5ca:	9201      	str	r2, [sp, #4]
 800b5cc:	9b01      	ldr	r3, [sp, #4]
 800b5ce:	61a3      	str	r3, [r4, #24]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	bf0c      	ite	eq
 800b5d4:	2201      	moveq	r2, #1
 800b5d6:	2202      	movne	r2, #2
 800b5d8:	6122      	str	r2, [r4, #16]
 800b5da:	b1a5      	cbz	r5, 800b606 <__d2b+0x92>
 800b5dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b5e0:	4405      	add	r5, r0
 800b5e2:	603d      	str	r5, [r7, #0]
 800b5e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b5e8:	6030      	str	r0, [r6, #0]
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	b003      	add	sp, #12
 800b5ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5f2:	6161      	str	r1, [r4, #20]
 800b5f4:	e7ea      	b.n	800b5cc <__d2b+0x58>
 800b5f6:	a801      	add	r0, sp, #4
 800b5f8:	f7ff fd61 	bl	800b0be <__lo0bits>
 800b5fc:	9b01      	ldr	r3, [sp, #4]
 800b5fe:	6163      	str	r3, [r4, #20]
 800b600:	3020      	adds	r0, #32
 800b602:	2201      	movs	r2, #1
 800b604:	e7e8      	b.n	800b5d8 <__d2b+0x64>
 800b606:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b60a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b60e:	6038      	str	r0, [r7, #0]
 800b610:	6918      	ldr	r0, [r3, #16]
 800b612:	f7ff fd35 	bl	800b080 <__hi0bits>
 800b616:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b61a:	e7e5      	b.n	800b5e8 <__d2b+0x74>
 800b61c:	0800d692 	.word	0x0800d692
 800b620:	0800d6a3 	.word	0x0800d6a3

0800b624 <__ssputs_r>:
 800b624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b628:	688e      	ldr	r6, [r1, #8]
 800b62a:	461f      	mov	r7, r3
 800b62c:	42be      	cmp	r6, r7
 800b62e:	680b      	ldr	r3, [r1, #0]
 800b630:	4682      	mov	sl, r0
 800b632:	460c      	mov	r4, r1
 800b634:	4690      	mov	r8, r2
 800b636:	d82d      	bhi.n	800b694 <__ssputs_r+0x70>
 800b638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b63c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b640:	d026      	beq.n	800b690 <__ssputs_r+0x6c>
 800b642:	6965      	ldr	r5, [r4, #20]
 800b644:	6909      	ldr	r1, [r1, #16]
 800b646:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b64a:	eba3 0901 	sub.w	r9, r3, r1
 800b64e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b652:	1c7b      	adds	r3, r7, #1
 800b654:	444b      	add	r3, r9
 800b656:	106d      	asrs	r5, r5, #1
 800b658:	429d      	cmp	r5, r3
 800b65a:	bf38      	it	cc
 800b65c:	461d      	movcc	r5, r3
 800b65e:	0553      	lsls	r3, r2, #21
 800b660:	d527      	bpl.n	800b6b2 <__ssputs_r+0x8e>
 800b662:	4629      	mov	r1, r5
 800b664:	f7ff fbd8 	bl	800ae18 <_malloc_r>
 800b668:	4606      	mov	r6, r0
 800b66a:	b360      	cbz	r0, 800b6c6 <__ssputs_r+0xa2>
 800b66c:	6921      	ldr	r1, [r4, #16]
 800b66e:	464a      	mov	r2, r9
 800b670:	f7fe fcd9 	bl	800a026 <memcpy>
 800b674:	89a3      	ldrh	r3, [r4, #12]
 800b676:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b67a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	6126      	str	r6, [r4, #16]
 800b682:	6165      	str	r5, [r4, #20]
 800b684:	444e      	add	r6, r9
 800b686:	eba5 0509 	sub.w	r5, r5, r9
 800b68a:	6026      	str	r6, [r4, #0]
 800b68c:	60a5      	str	r5, [r4, #8]
 800b68e:	463e      	mov	r6, r7
 800b690:	42be      	cmp	r6, r7
 800b692:	d900      	bls.n	800b696 <__ssputs_r+0x72>
 800b694:	463e      	mov	r6, r7
 800b696:	6820      	ldr	r0, [r4, #0]
 800b698:	4632      	mov	r2, r6
 800b69a:	4641      	mov	r1, r8
 800b69c:	f000 fbb0 	bl	800be00 <memmove>
 800b6a0:	68a3      	ldr	r3, [r4, #8]
 800b6a2:	1b9b      	subs	r3, r3, r6
 800b6a4:	60a3      	str	r3, [r4, #8]
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	4433      	add	r3, r6
 800b6aa:	6023      	str	r3, [r4, #0]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6b2:	462a      	mov	r2, r5
 800b6b4:	f000 fc1d 	bl	800bef2 <_realloc_r>
 800b6b8:	4606      	mov	r6, r0
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	d1e0      	bne.n	800b680 <__ssputs_r+0x5c>
 800b6be:	6921      	ldr	r1, [r4, #16]
 800b6c0:	4650      	mov	r0, sl
 800b6c2:	f7ff fb35 	bl	800ad30 <_free_r>
 800b6c6:	230c      	movs	r3, #12
 800b6c8:	f8ca 3000 	str.w	r3, [sl]
 800b6cc:	89a3      	ldrh	r3, [r4, #12]
 800b6ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6d2:	81a3      	strh	r3, [r4, #12]
 800b6d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d8:	e7e9      	b.n	800b6ae <__ssputs_r+0x8a>
	...

0800b6dc <_svfiprintf_r>:
 800b6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e0:	4698      	mov	r8, r3
 800b6e2:	898b      	ldrh	r3, [r1, #12]
 800b6e4:	061b      	lsls	r3, r3, #24
 800b6e6:	b09d      	sub	sp, #116	@ 0x74
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	4614      	mov	r4, r2
 800b6ee:	d510      	bpl.n	800b712 <_svfiprintf_r+0x36>
 800b6f0:	690b      	ldr	r3, [r1, #16]
 800b6f2:	b973      	cbnz	r3, 800b712 <_svfiprintf_r+0x36>
 800b6f4:	2140      	movs	r1, #64	@ 0x40
 800b6f6:	f7ff fb8f 	bl	800ae18 <_malloc_r>
 800b6fa:	6028      	str	r0, [r5, #0]
 800b6fc:	6128      	str	r0, [r5, #16]
 800b6fe:	b930      	cbnz	r0, 800b70e <_svfiprintf_r+0x32>
 800b700:	230c      	movs	r3, #12
 800b702:	603b      	str	r3, [r7, #0]
 800b704:	f04f 30ff 	mov.w	r0, #4294967295
 800b708:	b01d      	add	sp, #116	@ 0x74
 800b70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b70e:	2340      	movs	r3, #64	@ 0x40
 800b710:	616b      	str	r3, [r5, #20]
 800b712:	2300      	movs	r3, #0
 800b714:	9309      	str	r3, [sp, #36]	@ 0x24
 800b716:	2320      	movs	r3, #32
 800b718:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b71c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b720:	2330      	movs	r3, #48	@ 0x30
 800b722:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b8c0 <_svfiprintf_r+0x1e4>
 800b726:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b72a:	f04f 0901 	mov.w	r9, #1
 800b72e:	4623      	mov	r3, r4
 800b730:	469a      	mov	sl, r3
 800b732:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b736:	b10a      	cbz	r2, 800b73c <_svfiprintf_r+0x60>
 800b738:	2a25      	cmp	r2, #37	@ 0x25
 800b73a:	d1f9      	bne.n	800b730 <_svfiprintf_r+0x54>
 800b73c:	ebba 0b04 	subs.w	fp, sl, r4
 800b740:	d00b      	beq.n	800b75a <_svfiprintf_r+0x7e>
 800b742:	465b      	mov	r3, fp
 800b744:	4622      	mov	r2, r4
 800b746:	4629      	mov	r1, r5
 800b748:	4638      	mov	r0, r7
 800b74a:	f7ff ff6b 	bl	800b624 <__ssputs_r>
 800b74e:	3001      	adds	r0, #1
 800b750:	f000 80a7 	beq.w	800b8a2 <_svfiprintf_r+0x1c6>
 800b754:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b756:	445a      	add	r2, fp
 800b758:	9209      	str	r2, [sp, #36]	@ 0x24
 800b75a:	f89a 3000 	ldrb.w	r3, [sl]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	f000 809f 	beq.w	800b8a2 <_svfiprintf_r+0x1c6>
 800b764:	2300      	movs	r3, #0
 800b766:	f04f 32ff 	mov.w	r2, #4294967295
 800b76a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b76e:	f10a 0a01 	add.w	sl, sl, #1
 800b772:	9304      	str	r3, [sp, #16]
 800b774:	9307      	str	r3, [sp, #28]
 800b776:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b77a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b77c:	4654      	mov	r4, sl
 800b77e:	2205      	movs	r2, #5
 800b780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b784:	484e      	ldr	r0, [pc, #312]	@ (800b8c0 <_svfiprintf_r+0x1e4>)
 800b786:	f7f4 fd3b 	bl	8000200 <memchr>
 800b78a:	9a04      	ldr	r2, [sp, #16]
 800b78c:	b9d8      	cbnz	r0, 800b7c6 <_svfiprintf_r+0xea>
 800b78e:	06d0      	lsls	r0, r2, #27
 800b790:	bf44      	itt	mi
 800b792:	2320      	movmi	r3, #32
 800b794:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b798:	0711      	lsls	r1, r2, #28
 800b79a:	bf44      	itt	mi
 800b79c:	232b      	movmi	r3, #43	@ 0x2b
 800b79e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7a8:	d015      	beq.n	800b7d6 <_svfiprintf_r+0xfa>
 800b7aa:	9a07      	ldr	r2, [sp, #28]
 800b7ac:	4654      	mov	r4, sl
 800b7ae:	2000      	movs	r0, #0
 800b7b0:	f04f 0c0a 	mov.w	ip, #10
 800b7b4:	4621      	mov	r1, r4
 800b7b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7ba:	3b30      	subs	r3, #48	@ 0x30
 800b7bc:	2b09      	cmp	r3, #9
 800b7be:	d94b      	bls.n	800b858 <_svfiprintf_r+0x17c>
 800b7c0:	b1b0      	cbz	r0, 800b7f0 <_svfiprintf_r+0x114>
 800b7c2:	9207      	str	r2, [sp, #28]
 800b7c4:	e014      	b.n	800b7f0 <_svfiprintf_r+0x114>
 800b7c6:	eba0 0308 	sub.w	r3, r0, r8
 800b7ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	9304      	str	r3, [sp, #16]
 800b7d2:	46a2      	mov	sl, r4
 800b7d4:	e7d2      	b.n	800b77c <_svfiprintf_r+0xa0>
 800b7d6:	9b03      	ldr	r3, [sp, #12]
 800b7d8:	1d19      	adds	r1, r3, #4
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	9103      	str	r1, [sp, #12]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	bfbb      	ittet	lt
 800b7e2:	425b      	neglt	r3, r3
 800b7e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b7e8:	9307      	strge	r3, [sp, #28]
 800b7ea:	9307      	strlt	r3, [sp, #28]
 800b7ec:	bfb8      	it	lt
 800b7ee:	9204      	strlt	r2, [sp, #16]
 800b7f0:	7823      	ldrb	r3, [r4, #0]
 800b7f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7f4:	d10a      	bne.n	800b80c <_svfiprintf_r+0x130>
 800b7f6:	7863      	ldrb	r3, [r4, #1]
 800b7f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7fa:	d132      	bne.n	800b862 <_svfiprintf_r+0x186>
 800b7fc:	9b03      	ldr	r3, [sp, #12]
 800b7fe:	1d1a      	adds	r2, r3, #4
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	9203      	str	r2, [sp, #12]
 800b804:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b808:	3402      	adds	r4, #2
 800b80a:	9305      	str	r3, [sp, #20]
 800b80c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b8d0 <_svfiprintf_r+0x1f4>
 800b810:	7821      	ldrb	r1, [r4, #0]
 800b812:	2203      	movs	r2, #3
 800b814:	4650      	mov	r0, sl
 800b816:	f7f4 fcf3 	bl	8000200 <memchr>
 800b81a:	b138      	cbz	r0, 800b82c <_svfiprintf_r+0x150>
 800b81c:	9b04      	ldr	r3, [sp, #16]
 800b81e:	eba0 000a 	sub.w	r0, r0, sl
 800b822:	2240      	movs	r2, #64	@ 0x40
 800b824:	4082      	lsls	r2, r0
 800b826:	4313      	orrs	r3, r2
 800b828:	3401      	adds	r4, #1
 800b82a:	9304      	str	r3, [sp, #16]
 800b82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b830:	4824      	ldr	r0, [pc, #144]	@ (800b8c4 <_svfiprintf_r+0x1e8>)
 800b832:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b836:	2206      	movs	r2, #6
 800b838:	f7f4 fce2 	bl	8000200 <memchr>
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d036      	beq.n	800b8ae <_svfiprintf_r+0x1d2>
 800b840:	4b21      	ldr	r3, [pc, #132]	@ (800b8c8 <_svfiprintf_r+0x1ec>)
 800b842:	bb1b      	cbnz	r3, 800b88c <_svfiprintf_r+0x1b0>
 800b844:	9b03      	ldr	r3, [sp, #12]
 800b846:	3307      	adds	r3, #7
 800b848:	f023 0307 	bic.w	r3, r3, #7
 800b84c:	3308      	adds	r3, #8
 800b84e:	9303      	str	r3, [sp, #12]
 800b850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b852:	4433      	add	r3, r6
 800b854:	9309      	str	r3, [sp, #36]	@ 0x24
 800b856:	e76a      	b.n	800b72e <_svfiprintf_r+0x52>
 800b858:	fb0c 3202 	mla	r2, ip, r2, r3
 800b85c:	460c      	mov	r4, r1
 800b85e:	2001      	movs	r0, #1
 800b860:	e7a8      	b.n	800b7b4 <_svfiprintf_r+0xd8>
 800b862:	2300      	movs	r3, #0
 800b864:	3401      	adds	r4, #1
 800b866:	9305      	str	r3, [sp, #20]
 800b868:	4619      	mov	r1, r3
 800b86a:	f04f 0c0a 	mov.w	ip, #10
 800b86e:	4620      	mov	r0, r4
 800b870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b874:	3a30      	subs	r2, #48	@ 0x30
 800b876:	2a09      	cmp	r2, #9
 800b878:	d903      	bls.n	800b882 <_svfiprintf_r+0x1a6>
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d0c6      	beq.n	800b80c <_svfiprintf_r+0x130>
 800b87e:	9105      	str	r1, [sp, #20]
 800b880:	e7c4      	b.n	800b80c <_svfiprintf_r+0x130>
 800b882:	fb0c 2101 	mla	r1, ip, r1, r2
 800b886:	4604      	mov	r4, r0
 800b888:	2301      	movs	r3, #1
 800b88a:	e7f0      	b.n	800b86e <_svfiprintf_r+0x192>
 800b88c:	ab03      	add	r3, sp, #12
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	462a      	mov	r2, r5
 800b892:	4b0e      	ldr	r3, [pc, #56]	@ (800b8cc <_svfiprintf_r+0x1f0>)
 800b894:	a904      	add	r1, sp, #16
 800b896:	4638      	mov	r0, r7
 800b898:	f7fd fc2e 	bl	80090f8 <_printf_float>
 800b89c:	1c42      	adds	r2, r0, #1
 800b89e:	4606      	mov	r6, r0
 800b8a0:	d1d6      	bne.n	800b850 <_svfiprintf_r+0x174>
 800b8a2:	89ab      	ldrh	r3, [r5, #12]
 800b8a4:	065b      	lsls	r3, r3, #25
 800b8a6:	f53f af2d 	bmi.w	800b704 <_svfiprintf_r+0x28>
 800b8aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8ac:	e72c      	b.n	800b708 <_svfiprintf_r+0x2c>
 800b8ae:	ab03      	add	r3, sp, #12
 800b8b0:	9300      	str	r3, [sp, #0]
 800b8b2:	462a      	mov	r2, r5
 800b8b4:	4b05      	ldr	r3, [pc, #20]	@ (800b8cc <_svfiprintf_r+0x1f0>)
 800b8b6:	a904      	add	r1, sp, #16
 800b8b8:	4638      	mov	r0, r7
 800b8ba:	f7fd feb5 	bl	8009628 <_printf_i>
 800b8be:	e7ed      	b.n	800b89c <_svfiprintf_r+0x1c0>
 800b8c0:	0800d6fc 	.word	0x0800d6fc
 800b8c4:	0800d706 	.word	0x0800d706
 800b8c8:	080090f9 	.word	0x080090f9
 800b8cc:	0800b625 	.word	0x0800b625
 800b8d0:	0800d702 	.word	0x0800d702

0800b8d4 <__sfputc_r>:
 800b8d4:	6893      	ldr	r3, [r2, #8]
 800b8d6:	3b01      	subs	r3, #1
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	b410      	push	{r4}
 800b8dc:	6093      	str	r3, [r2, #8]
 800b8de:	da08      	bge.n	800b8f2 <__sfputc_r+0x1e>
 800b8e0:	6994      	ldr	r4, [r2, #24]
 800b8e2:	42a3      	cmp	r3, r4
 800b8e4:	db01      	blt.n	800b8ea <__sfputc_r+0x16>
 800b8e6:	290a      	cmp	r1, #10
 800b8e8:	d103      	bne.n	800b8f2 <__sfputc_r+0x1e>
 800b8ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8ee:	f7fe b98e 	b.w	8009c0e <__swbuf_r>
 800b8f2:	6813      	ldr	r3, [r2, #0]
 800b8f4:	1c58      	adds	r0, r3, #1
 800b8f6:	6010      	str	r0, [r2, #0]
 800b8f8:	7019      	strb	r1, [r3, #0]
 800b8fa:	4608      	mov	r0, r1
 800b8fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <__sfputs_r>:
 800b902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b904:	4606      	mov	r6, r0
 800b906:	460f      	mov	r7, r1
 800b908:	4614      	mov	r4, r2
 800b90a:	18d5      	adds	r5, r2, r3
 800b90c:	42ac      	cmp	r4, r5
 800b90e:	d101      	bne.n	800b914 <__sfputs_r+0x12>
 800b910:	2000      	movs	r0, #0
 800b912:	e007      	b.n	800b924 <__sfputs_r+0x22>
 800b914:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b918:	463a      	mov	r2, r7
 800b91a:	4630      	mov	r0, r6
 800b91c:	f7ff ffda 	bl	800b8d4 <__sfputc_r>
 800b920:	1c43      	adds	r3, r0, #1
 800b922:	d1f3      	bne.n	800b90c <__sfputs_r+0xa>
 800b924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b928 <_vfiprintf_r>:
 800b928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92c:	460d      	mov	r5, r1
 800b92e:	b09d      	sub	sp, #116	@ 0x74
 800b930:	4614      	mov	r4, r2
 800b932:	4698      	mov	r8, r3
 800b934:	4606      	mov	r6, r0
 800b936:	b118      	cbz	r0, 800b940 <_vfiprintf_r+0x18>
 800b938:	6a03      	ldr	r3, [r0, #32]
 800b93a:	b90b      	cbnz	r3, 800b940 <_vfiprintf_r+0x18>
 800b93c:	f7fe f81e 	bl	800997c <__sinit>
 800b940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b942:	07d9      	lsls	r1, r3, #31
 800b944:	d405      	bmi.n	800b952 <_vfiprintf_r+0x2a>
 800b946:	89ab      	ldrh	r3, [r5, #12]
 800b948:	059a      	lsls	r2, r3, #22
 800b94a:	d402      	bmi.n	800b952 <_vfiprintf_r+0x2a>
 800b94c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b94e:	f7fe fb60 	bl	800a012 <__retarget_lock_acquire_recursive>
 800b952:	89ab      	ldrh	r3, [r5, #12]
 800b954:	071b      	lsls	r3, r3, #28
 800b956:	d501      	bpl.n	800b95c <_vfiprintf_r+0x34>
 800b958:	692b      	ldr	r3, [r5, #16]
 800b95a:	b99b      	cbnz	r3, 800b984 <_vfiprintf_r+0x5c>
 800b95c:	4629      	mov	r1, r5
 800b95e:	4630      	mov	r0, r6
 800b960:	f7fe f994 	bl	8009c8c <__swsetup_r>
 800b964:	b170      	cbz	r0, 800b984 <_vfiprintf_r+0x5c>
 800b966:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b968:	07dc      	lsls	r4, r3, #31
 800b96a:	d504      	bpl.n	800b976 <_vfiprintf_r+0x4e>
 800b96c:	f04f 30ff 	mov.w	r0, #4294967295
 800b970:	b01d      	add	sp, #116	@ 0x74
 800b972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b976:	89ab      	ldrh	r3, [r5, #12]
 800b978:	0598      	lsls	r0, r3, #22
 800b97a:	d4f7      	bmi.n	800b96c <_vfiprintf_r+0x44>
 800b97c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b97e:	f7fe fb49 	bl	800a014 <__retarget_lock_release_recursive>
 800b982:	e7f3      	b.n	800b96c <_vfiprintf_r+0x44>
 800b984:	2300      	movs	r3, #0
 800b986:	9309      	str	r3, [sp, #36]	@ 0x24
 800b988:	2320      	movs	r3, #32
 800b98a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b98e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b992:	2330      	movs	r3, #48	@ 0x30
 800b994:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb44 <_vfiprintf_r+0x21c>
 800b998:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b99c:	f04f 0901 	mov.w	r9, #1
 800b9a0:	4623      	mov	r3, r4
 800b9a2:	469a      	mov	sl, r3
 800b9a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9a8:	b10a      	cbz	r2, 800b9ae <_vfiprintf_r+0x86>
 800b9aa:	2a25      	cmp	r2, #37	@ 0x25
 800b9ac:	d1f9      	bne.n	800b9a2 <_vfiprintf_r+0x7a>
 800b9ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b9b2:	d00b      	beq.n	800b9cc <_vfiprintf_r+0xa4>
 800b9b4:	465b      	mov	r3, fp
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	4629      	mov	r1, r5
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	f7ff ffa1 	bl	800b902 <__sfputs_r>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	f000 80a7 	beq.w	800bb14 <_vfiprintf_r+0x1ec>
 800b9c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9c8:	445a      	add	r2, fp
 800b9ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	f000 809f 	beq.w	800bb14 <_vfiprintf_r+0x1ec>
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b9dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9e0:	f10a 0a01 	add.w	sl, sl, #1
 800b9e4:	9304      	str	r3, [sp, #16]
 800b9e6:	9307      	str	r3, [sp, #28]
 800b9e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b9ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b9ee:	4654      	mov	r4, sl
 800b9f0:	2205      	movs	r2, #5
 800b9f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9f6:	4853      	ldr	r0, [pc, #332]	@ (800bb44 <_vfiprintf_r+0x21c>)
 800b9f8:	f7f4 fc02 	bl	8000200 <memchr>
 800b9fc:	9a04      	ldr	r2, [sp, #16]
 800b9fe:	b9d8      	cbnz	r0, 800ba38 <_vfiprintf_r+0x110>
 800ba00:	06d1      	lsls	r1, r2, #27
 800ba02:	bf44      	itt	mi
 800ba04:	2320      	movmi	r3, #32
 800ba06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba0a:	0713      	lsls	r3, r2, #28
 800ba0c:	bf44      	itt	mi
 800ba0e:	232b      	movmi	r3, #43	@ 0x2b
 800ba10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba14:	f89a 3000 	ldrb.w	r3, [sl]
 800ba18:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba1a:	d015      	beq.n	800ba48 <_vfiprintf_r+0x120>
 800ba1c:	9a07      	ldr	r2, [sp, #28]
 800ba1e:	4654      	mov	r4, sl
 800ba20:	2000      	movs	r0, #0
 800ba22:	f04f 0c0a 	mov.w	ip, #10
 800ba26:	4621      	mov	r1, r4
 800ba28:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba2c:	3b30      	subs	r3, #48	@ 0x30
 800ba2e:	2b09      	cmp	r3, #9
 800ba30:	d94b      	bls.n	800baca <_vfiprintf_r+0x1a2>
 800ba32:	b1b0      	cbz	r0, 800ba62 <_vfiprintf_r+0x13a>
 800ba34:	9207      	str	r2, [sp, #28]
 800ba36:	e014      	b.n	800ba62 <_vfiprintf_r+0x13a>
 800ba38:	eba0 0308 	sub.w	r3, r0, r8
 800ba3c:	fa09 f303 	lsl.w	r3, r9, r3
 800ba40:	4313      	orrs	r3, r2
 800ba42:	9304      	str	r3, [sp, #16]
 800ba44:	46a2      	mov	sl, r4
 800ba46:	e7d2      	b.n	800b9ee <_vfiprintf_r+0xc6>
 800ba48:	9b03      	ldr	r3, [sp, #12]
 800ba4a:	1d19      	adds	r1, r3, #4
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	9103      	str	r1, [sp, #12]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	bfbb      	ittet	lt
 800ba54:	425b      	neglt	r3, r3
 800ba56:	f042 0202 	orrlt.w	r2, r2, #2
 800ba5a:	9307      	strge	r3, [sp, #28]
 800ba5c:	9307      	strlt	r3, [sp, #28]
 800ba5e:	bfb8      	it	lt
 800ba60:	9204      	strlt	r2, [sp, #16]
 800ba62:	7823      	ldrb	r3, [r4, #0]
 800ba64:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba66:	d10a      	bne.n	800ba7e <_vfiprintf_r+0x156>
 800ba68:	7863      	ldrb	r3, [r4, #1]
 800ba6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba6c:	d132      	bne.n	800bad4 <_vfiprintf_r+0x1ac>
 800ba6e:	9b03      	ldr	r3, [sp, #12]
 800ba70:	1d1a      	adds	r2, r3, #4
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	9203      	str	r2, [sp, #12]
 800ba76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba7a:	3402      	adds	r4, #2
 800ba7c:	9305      	str	r3, [sp, #20]
 800ba7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb54 <_vfiprintf_r+0x22c>
 800ba82:	7821      	ldrb	r1, [r4, #0]
 800ba84:	2203      	movs	r2, #3
 800ba86:	4650      	mov	r0, sl
 800ba88:	f7f4 fbba 	bl	8000200 <memchr>
 800ba8c:	b138      	cbz	r0, 800ba9e <_vfiprintf_r+0x176>
 800ba8e:	9b04      	ldr	r3, [sp, #16]
 800ba90:	eba0 000a 	sub.w	r0, r0, sl
 800ba94:	2240      	movs	r2, #64	@ 0x40
 800ba96:	4082      	lsls	r2, r0
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	3401      	adds	r4, #1
 800ba9c:	9304      	str	r3, [sp, #16]
 800ba9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baa2:	4829      	ldr	r0, [pc, #164]	@ (800bb48 <_vfiprintf_r+0x220>)
 800baa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800baa8:	2206      	movs	r2, #6
 800baaa:	f7f4 fba9 	bl	8000200 <memchr>
 800baae:	2800      	cmp	r0, #0
 800bab0:	d03f      	beq.n	800bb32 <_vfiprintf_r+0x20a>
 800bab2:	4b26      	ldr	r3, [pc, #152]	@ (800bb4c <_vfiprintf_r+0x224>)
 800bab4:	bb1b      	cbnz	r3, 800bafe <_vfiprintf_r+0x1d6>
 800bab6:	9b03      	ldr	r3, [sp, #12]
 800bab8:	3307      	adds	r3, #7
 800baba:	f023 0307 	bic.w	r3, r3, #7
 800babe:	3308      	adds	r3, #8
 800bac0:	9303      	str	r3, [sp, #12]
 800bac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bac4:	443b      	add	r3, r7
 800bac6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bac8:	e76a      	b.n	800b9a0 <_vfiprintf_r+0x78>
 800baca:	fb0c 3202 	mla	r2, ip, r2, r3
 800bace:	460c      	mov	r4, r1
 800bad0:	2001      	movs	r0, #1
 800bad2:	e7a8      	b.n	800ba26 <_vfiprintf_r+0xfe>
 800bad4:	2300      	movs	r3, #0
 800bad6:	3401      	adds	r4, #1
 800bad8:	9305      	str	r3, [sp, #20]
 800bada:	4619      	mov	r1, r3
 800badc:	f04f 0c0a 	mov.w	ip, #10
 800bae0:	4620      	mov	r0, r4
 800bae2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bae6:	3a30      	subs	r2, #48	@ 0x30
 800bae8:	2a09      	cmp	r2, #9
 800baea:	d903      	bls.n	800baf4 <_vfiprintf_r+0x1cc>
 800baec:	2b00      	cmp	r3, #0
 800baee:	d0c6      	beq.n	800ba7e <_vfiprintf_r+0x156>
 800baf0:	9105      	str	r1, [sp, #20]
 800baf2:	e7c4      	b.n	800ba7e <_vfiprintf_r+0x156>
 800baf4:	fb0c 2101 	mla	r1, ip, r1, r2
 800baf8:	4604      	mov	r4, r0
 800bafa:	2301      	movs	r3, #1
 800bafc:	e7f0      	b.n	800bae0 <_vfiprintf_r+0x1b8>
 800bafe:	ab03      	add	r3, sp, #12
 800bb00:	9300      	str	r3, [sp, #0]
 800bb02:	462a      	mov	r2, r5
 800bb04:	4b12      	ldr	r3, [pc, #72]	@ (800bb50 <_vfiprintf_r+0x228>)
 800bb06:	a904      	add	r1, sp, #16
 800bb08:	4630      	mov	r0, r6
 800bb0a:	f7fd faf5 	bl	80090f8 <_printf_float>
 800bb0e:	4607      	mov	r7, r0
 800bb10:	1c78      	adds	r0, r7, #1
 800bb12:	d1d6      	bne.n	800bac2 <_vfiprintf_r+0x19a>
 800bb14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb16:	07d9      	lsls	r1, r3, #31
 800bb18:	d405      	bmi.n	800bb26 <_vfiprintf_r+0x1fe>
 800bb1a:	89ab      	ldrh	r3, [r5, #12]
 800bb1c:	059a      	lsls	r2, r3, #22
 800bb1e:	d402      	bmi.n	800bb26 <_vfiprintf_r+0x1fe>
 800bb20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb22:	f7fe fa77 	bl	800a014 <__retarget_lock_release_recursive>
 800bb26:	89ab      	ldrh	r3, [r5, #12]
 800bb28:	065b      	lsls	r3, r3, #25
 800bb2a:	f53f af1f 	bmi.w	800b96c <_vfiprintf_r+0x44>
 800bb2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb30:	e71e      	b.n	800b970 <_vfiprintf_r+0x48>
 800bb32:	ab03      	add	r3, sp, #12
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	462a      	mov	r2, r5
 800bb38:	4b05      	ldr	r3, [pc, #20]	@ (800bb50 <_vfiprintf_r+0x228>)
 800bb3a:	a904      	add	r1, sp, #16
 800bb3c:	4630      	mov	r0, r6
 800bb3e:	f7fd fd73 	bl	8009628 <_printf_i>
 800bb42:	e7e4      	b.n	800bb0e <_vfiprintf_r+0x1e6>
 800bb44:	0800d6fc 	.word	0x0800d6fc
 800bb48:	0800d706 	.word	0x0800d706
 800bb4c:	080090f9 	.word	0x080090f9
 800bb50:	0800b903 	.word	0x0800b903
 800bb54:	0800d702 	.word	0x0800d702

0800bb58 <__sflush_r>:
 800bb58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb60:	0716      	lsls	r6, r2, #28
 800bb62:	4605      	mov	r5, r0
 800bb64:	460c      	mov	r4, r1
 800bb66:	d454      	bmi.n	800bc12 <__sflush_r+0xba>
 800bb68:	684b      	ldr	r3, [r1, #4]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	dc02      	bgt.n	800bb74 <__sflush_r+0x1c>
 800bb6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	dd48      	ble.n	800bc06 <__sflush_r+0xae>
 800bb74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb76:	2e00      	cmp	r6, #0
 800bb78:	d045      	beq.n	800bc06 <__sflush_r+0xae>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb80:	682f      	ldr	r7, [r5, #0]
 800bb82:	6a21      	ldr	r1, [r4, #32]
 800bb84:	602b      	str	r3, [r5, #0]
 800bb86:	d030      	beq.n	800bbea <__sflush_r+0x92>
 800bb88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb8a:	89a3      	ldrh	r3, [r4, #12]
 800bb8c:	0759      	lsls	r1, r3, #29
 800bb8e:	d505      	bpl.n	800bb9c <__sflush_r+0x44>
 800bb90:	6863      	ldr	r3, [r4, #4]
 800bb92:	1ad2      	subs	r2, r2, r3
 800bb94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb96:	b10b      	cbz	r3, 800bb9c <__sflush_r+0x44>
 800bb98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb9a:	1ad2      	subs	r2, r2, r3
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bba0:	6a21      	ldr	r1, [r4, #32]
 800bba2:	4628      	mov	r0, r5
 800bba4:	47b0      	blx	r6
 800bba6:	1c43      	adds	r3, r0, #1
 800bba8:	89a3      	ldrh	r3, [r4, #12]
 800bbaa:	d106      	bne.n	800bbba <__sflush_r+0x62>
 800bbac:	6829      	ldr	r1, [r5, #0]
 800bbae:	291d      	cmp	r1, #29
 800bbb0:	d82b      	bhi.n	800bc0a <__sflush_r+0xb2>
 800bbb2:	4a2a      	ldr	r2, [pc, #168]	@ (800bc5c <__sflush_r+0x104>)
 800bbb4:	40ca      	lsrs	r2, r1
 800bbb6:	07d6      	lsls	r6, r2, #31
 800bbb8:	d527      	bpl.n	800bc0a <__sflush_r+0xb2>
 800bbba:	2200      	movs	r2, #0
 800bbbc:	6062      	str	r2, [r4, #4]
 800bbbe:	04d9      	lsls	r1, r3, #19
 800bbc0:	6922      	ldr	r2, [r4, #16]
 800bbc2:	6022      	str	r2, [r4, #0]
 800bbc4:	d504      	bpl.n	800bbd0 <__sflush_r+0x78>
 800bbc6:	1c42      	adds	r2, r0, #1
 800bbc8:	d101      	bne.n	800bbce <__sflush_r+0x76>
 800bbca:	682b      	ldr	r3, [r5, #0]
 800bbcc:	b903      	cbnz	r3, 800bbd0 <__sflush_r+0x78>
 800bbce:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbd2:	602f      	str	r7, [r5, #0]
 800bbd4:	b1b9      	cbz	r1, 800bc06 <__sflush_r+0xae>
 800bbd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbda:	4299      	cmp	r1, r3
 800bbdc:	d002      	beq.n	800bbe4 <__sflush_r+0x8c>
 800bbde:	4628      	mov	r0, r5
 800bbe0:	f7ff f8a6 	bl	800ad30 <_free_r>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	6363      	str	r3, [r4, #52]	@ 0x34
 800bbe8:	e00d      	b.n	800bc06 <__sflush_r+0xae>
 800bbea:	2301      	movs	r3, #1
 800bbec:	4628      	mov	r0, r5
 800bbee:	47b0      	blx	r6
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	1c50      	adds	r0, r2, #1
 800bbf4:	d1c9      	bne.n	800bb8a <__sflush_r+0x32>
 800bbf6:	682b      	ldr	r3, [r5, #0]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d0c6      	beq.n	800bb8a <__sflush_r+0x32>
 800bbfc:	2b1d      	cmp	r3, #29
 800bbfe:	d001      	beq.n	800bc04 <__sflush_r+0xac>
 800bc00:	2b16      	cmp	r3, #22
 800bc02:	d11e      	bne.n	800bc42 <__sflush_r+0xea>
 800bc04:	602f      	str	r7, [r5, #0]
 800bc06:	2000      	movs	r0, #0
 800bc08:	e022      	b.n	800bc50 <__sflush_r+0xf8>
 800bc0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc0e:	b21b      	sxth	r3, r3
 800bc10:	e01b      	b.n	800bc4a <__sflush_r+0xf2>
 800bc12:	690f      	ldr	r7, [r1, #16]
 800bc14:	2f00      	cmp	r7, #0
 800bc16:	d0f6      	beq.n	800bc06 <__sflush_r+0xae>
 800bc18:	0793      	lsls	r3, r2, #30
 800bc1a:	680e      	ldr	r6, [r1, #0]
 800bc1c:	bf08      	it	eq
 800bc1e:	694b      	ldreq	r3, [r1, #20]
 800bc20:	600f      	str	r7, [r1, #0]
 800bc22:	bf18      	it	ne
 800bc24:	2300      	movne	r3, #0
 800bc26:	eba6 0807 	sub.w	r8, r6, r7
 800bc2a:	608b      	str	r3, [r1, #8]
 800bc2c:	f1b8 0f00 	cmp.w	r8, #0
 800bc30:	dde9      	ble.n	800bc06 <__sflush_r+0xae>
 800bc32:	6a21      	ldr	r1, [r4, #32]
 800bc34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc36:	4643      	mov	r3, r8
 800bc38:	463a      	mov	r2, r7
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	47b0      	blx	r6
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	dc08      	bgt.n	800bc54 <__sflush_r+0xfc>
 800bc42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc4a:	81a3      	strh	r3, [r4, #12]
 800bc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc54:	4407      	add	r7, r0
 800bc56:	eba8 0800 	sub.w	r8, r8, r0
 800bc5a:	e7e7      	b.n	800bc2c <__sflush_r+0xd4>
 800bc5c:	20400001 	.word	0x20400001

0800bc60 <_fflush_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	690b      	ldr	r3, [r1, #16]
 800bc64:	4605      	mov	r5, r0
 800bc66:	460c      	mov	r4, r1
 800bc68:	b913      	cbnz	r3, 800bc70 <_fflush_r+0x10>
 800bc6a:	2500      	movs	r5, #0
 800bc6c:	4628      	mov	r0, r5
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	b118      	cbz	r0, 800bc7a <_fflush_r+0x1a>
 800bc72:	6a03      	ldr	r3, [r0, #32]
 800bc74:	b90b      	cbnz	r3, 800bc7a <_fflush_r+0x1a>
 800bc76:	f7fd fe81 	bl	800997c <__sinit>
 800bc7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d0f3      	beq.n	800bc6a <_fflush_r+0xa>
 800bc82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc84:	07d0      	lsls	r0, r2, #31
 800bc86:	d404      	bmi.n	800bc92 <_fflush_r+0x32>
 800bc88:	0599      	lsls	r1, r3, #22
 800bc8a:	d402      	bmi.n	800bc92 <_fflush_r+0x32>
 800bc8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc8e:	f7fe f9c0 	bl	800a012 <__retarget_lock_acquire_recursive>
 800bc92:	4628      	mov	r0, r5
 800bc94:	4621      	mov	r1, r4
 800bc96:	f7ff ff5f 	bl	800bb58 <__sflush_r>
 800bc9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc9c:	07da      	lsls	r2, r3, #31
 800bc9e:	4605      	mov	r5, r0
 800bca0:	d4e4      	bmi.n	800bc6c <_fflush_r+0xc>
 800bca2:	89a3      	ldrh	r3, [r4, #12]
 800bca4:	059b      	lsls	r3, r3, #22
 800bca6:	d4e1      	bmi.n	800bc6c <_fflush_r+0xc>
 800bca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcaa:	f7fe f9b3 	bl	800a014 <__retarget_lock_release_recursive>
 800bcae:	e7dd      	b.n	800bc6c <_fflush_r+0xc>

0800bcb0 <fiprintf>:
 800bcb0:	b40e      	push	{r1, r2, r3}
 800bcb2:	b503      	push	{r0, r1, lr}
 800bcb4:	4601      	mov	r1, r0
 800bcb6:	ab03      	add	r3, sp, #12
 800bcb8:	4805      	ldr	r0, [pc, #20]	@ (800bcd0 <fiprintf+0x20>)
 800bcba:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcbe:	6800      	ldr	r0, [r0, #0]
 800bcc0:	9301      	str	r3, [sp, #4]
 800bcc2:	f7ff fe31 	bl	800b928 <_vfiprintf_r>
 800bcc6:	b002      	add	sp, #8
 800bcc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bccc:	b003      	add	sp, #12
 800bcce:	4770      	bx	lr
 800bcd0:	20000024 	.word	0x20000024

0800bcd4 <__swhatbuf_r>:
 800bcd4:	b570      	push	{r4, r5, r6, lr}
 800bcd6:	460c      	mov	r4, r1
 800bcd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcdc:	2900      	cmp	r1, #0
 800bcde:	b096      	sub	sp, #88	@ 0x58
 800bce0:	4615      	mov	r5, r2
 800bce2:	461e      	mov	r6, r3
 800bce4:	da0d      	bge.n	800bd02 <__swhatbuf_r+0x2e>
 800bce6:	89a3      	ldrh	r3, [r4, #12]
 800bce8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bcec:	f04f 0100 	mov.w	r1, #0
 800bcf0:	bf14      	ite	ne
 800bcf2:	2340      	movne	r3, #64	@ 0x40
 800bcf4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bcf8:	2000      	movs	r0, #0
 800bcfa:	6031      	str	r1, [r6, #0]
 800bcfc:	602b      	str	r3, [r5, #0]
 800bcfe:	b016      	add	sp, #88	@ 0x58
 800bd00:	bd70      	pop	{r4, r5, r6, pc}
 800bd02:	466a      	mov	r2, sp
 800bd04:	f000 f896 	bl	800be34 <_fstat_r>
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	dbec      	blt.n	800bce6 <__swhatbuf_r+0x12>
 800bd0c:	9901      	ldr	r1, [sp, #4]
 800bd0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd16:	4259      	negs	r1, r3
 800bd18:	4159      	adcs	r1, r3
 800bd1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd1e:	e7eb      	b.n	800bcf8 <__swhatbuf_r+0x24>

0800bd20 <__smakebuf_r>:
 800bd20:	898b      	ldrh	r3, [r1, #12]
 800bd22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd24:	079d      	lsls	r5, r3, #30
 800bd26:	4606      	mov	r6, r0
 800bd28:	460c      	mov	r4, r1
 800bd2a:	d507      	bpl.n	800bd3c <__smakebuf_r+0x1c>
 800bd2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd30:	6023      	str	r3, [r4, #0]
 800bd32:	6123      	str	r3, [r4, #16]
 800bd34:	2301      	movs	r3, #1
 800bd36:	6163      	str	r3, [r4, #20]
 800bd38:	b003      	add	sp, #12
 800bd3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd3c:	ab01      	add	r3, sp, #4
 800bd3e:	466a      	mov	r2, sp
 800bd40:	f7ff ffc8 	bl	800bcd4 <__swhatbuf_r>
 800bd44:	9f00      	ldr	r7, [sp, #0]
 800bd46:	4605      	mov	r5, r0
 800bd48:	4639      	mov	r1, r7
 800bd4a:	4630      	mov	r0, r6
 800bd4c:	f7ff f864 	bl	800ae18 <_malloc_r>
 800bd50:	b948      	cbnz	r0, 800bd66 <__smakebuf_r+0x46>
 800bd52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd56:	059a      	lsls	r2, r3, #22
 800bd58:	d4ee      	bmi.n	800bd38 <__smakebuf_r+0x18>
 800bd5a:	f023 0303 	bic.w	r3, r3, #3
 800bd5e:	f043 0302 	orr.w	r3, r3, #2
 800bd62:	81a3      	strh	r3, [r4, #12]
 800bd64:	e7e2      	b.n	800bd2c <__smakebuf_r+0xc>
 800bd66:	89a3      	ldrh	r3, [r4, #12]
 800bd68:	6020      	str	r0, [r4, #0]
 800bd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd6e:	81a3      	strh	r3, [r4, #12]
 800bd70:	9b01      	ldr	r3, [sp, #4]
 800bd72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bd76:	b15b      	cbz	r3, 800bd90 <__smakebuf_r+0x70>
 800bd78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	f000 f86b 	bl	800be58 <_isatty_r>
 800bd82:	b128      	cbz	r0, 800bd90 <__smakebuf_r+0x70>
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	f023 0303 	bic.w	r3, r3, #3
 800bd8a:	f043 0301 	orr.w	r3, r3, #1
 800bd8e:	81a3      	strh	r3, [r4, #12]
 800bd90:	89a3      	ldrh	r3, [r4, #12]
 800bd92:	431d      	orrs	r5, r3
 800bd94:	81a5      	strh	r5, [r4, #12]
 800bd96:	e7cf      	b.n	800bd38 <__smakebuf_r+0x18>

0800bd98 <_putc_r>:
 800bd98:	b570      	push	{r4, r5, r6, lr}
 800bd9a:	460d      	mov	r5, r1
 800bd9c:	4614      	mov	r4, r2
 800bd9e:	4606      	mov	r6, r0
 800bda0:	b118      	cbz	r0, 800bdaa <_putc_r+0x12>
 800bda2:	6a03      	ldr	r3, [r0, #32]
 800bda4:	b90b      	cbnz	r3, 800bdaa <_putc_r+0x12>
 800bda6:	f7fd fde9 	bl	800997c <__sinit>
 800bdaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdac:	07d8      	lsls	r0, r3, #31
 800bdae:	d405      	bmi.n	800bdbc <_putc_r+0x24>
 800bdb0:	89a3      	ldrh	r3, [r4, #12]
 800bdb2:	0599      	lsls	r1, r3, #22
 800bdb4:	d402      	bmi.n	800bdbc <_putc_r+0x24>
 800bdb6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdb8:	f7fe f92b 	bl	800a012 <__retarget_lock_acquire_recursive>
 800bdbc:	68a3      	ldr	r3, [r4, #8]
 800bdbe:	3b01      	subs	r3, #1
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	60a3      	str	r3, [r4, #8]
 800bdc4:	da05      	bge.n	800bdd2 <_putc_r+0x3a>
 800bdc6:	69a2      	ldr	r2, [r4, #24]
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	db12      	blt.n	800bdf2 <_putc_r+0x5a>
 800bdcc:	b2eb      	uxtb	r3, r5
 800bdce:	2b0a      	cmp	r3, #10
 800bdd0:	d00f      	beq.n	800bdf2 <_putc_r+0x5a>
 800bdd2:	6823      	ldr	r3, [r4, #0]
 800bdd4:	1c5a      	adds	r2, r3, #1
 800bdd6:	6022      	str	r2, [r4, #0]
 800bdd8:	701d      	strb	r5, [r3, #0]
 800bdda:	b2ed      	uxtb	r5, r5
 800bddc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdde:	07da      	lsls	r2, r3, #31
 800bde0:	d405      	bmi.n	800bdee <_putc_r+0x56>
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	059b      	lsls	r3, r3, #22
 800bde6:	d402      	bmi.n	800bdee <_putc_r+0x56>
 800bde8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdea:	f7fe f913 	bl	800a014 <__retarget_lock_release_recursive>
 800bdee:	4628      	mov	r0, r5
 800bdf0:	bd70      	pop	{r4, r5, r6, pc}
 800bdf2:	4629      	mov	r1, r5
 800bdf4:	4622      	mov	r2, r4
 800bdf6:	4630      	mov	r0, r6
 800bdf8:	f7fd ff09 	bl	8009c0e <__swbuf_r>
 800bdfc:	4605      	mov	r5, r0
 800bdfe:	e7ed      	b.n	800bddc <_putc_r+0x44>

0800be00 <memmove>:
 800be00:	4288      	cmp	r0, r1
 800be02:	b510      	push	{r4, lr}
 800be04:	eb01 0402 	add.w	r4, r1, r2
 800be08:	d902      	bls.n	800be10 <memmove+0x10>
 800be0a:	4284      	cmp	r4, r0
 800be0c:	4623      	mov	r3, r4
 800be0e:	d807      	bhi.n	800be20 <memmove+0x20>
 800be10:	1e43      	subs	r3, r0, #1
 800be12:	42a1      	cmp	r1, r4
 800be14:	d008      	beq.n	800be28 <memmove+0x28>
 800be16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be1e:	e7f8      	b.n	800be12 <memmove+0x12>
 800be20:	4402      	add	r2, r0
 800be22:	4601      	mov	r1, r0
 800be24:	428a      	cmp	r2, r1
 800be26:	d100      	bne.n	800be2a <memmove+0x2a>
 800be28:	bd10      	pop	{r4, pc}
 800be2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be32:	e7f7      	b.n	800be24 <memmove+0x24>

0800be34 <_fstat_r>:
 800be34:	b538      	push	{r3, r4, r5, lr}
 800be36:	4d07      	ldr	r5, [pc, #28]	@ (800be54 <_fstat_r+0x20>)
 800be38:	2300      	movs	r3, #0
 800be3a:	4604      	mov	r4, r0
 800be3c:	4608      	mov	r0, r1
 800be3e:	4611      	mov	r1, r2
 800be40:	602b      	str	r3, [r5, #0]
 800be42:	f7f6 fe23 	bl	8002a8c <_fstat>
 800be46:	1c43      	adds	r3, r0, #1
 800be48:	d102      	bne.n	800be50 <_fstat_r+0x1c>
 800be4a:	682b      	ldr	r3, [r5, #0]
 800be4c:	b103      	cbz	r3, 800be50 <_fstat_r+0x1c>
 800be4e:	6023      	str	r3, [r4, #0]
 800be50:	bd38      	pop	{r3, r4, r5, pc}
 800be52:	bf00      	nop
 800be54:	200058a8 	.word	0x200058a8

0800be58 <_isatty_r>:
 800be58:	b538      	push	{r3, r4, r5, lr}
 800be5a:	4d06      	ldr	r5, [pc, #24]	@ (800be74 <_isatty_r+0x1c>)
 800be5c:	2300      	movs	r3, #0
 800be5e:	4604      	mov	r4, r0
 800be60:	4608      	mov	r0, r1
 800be62:	602b      	str	r3, [r5, #0]
 800be64:	f7f6 fe22 	bl	8002aac <_isatty>
 800be68:	1c43      	adds	r3, r0, #1
 800be6a:	d102      	bne.n	800be72 <_isatty_r+0x1a>
 800be6c:	682b      	ldr	r3, [r5, #0]
 800be6e:	b103      	cbz	r3, 800be72 <_isatty_r+0x1a>
 800be70:	6023      	str	r3, [r4, #0]
 800be72:	bd38      	pop	{r3, r4, r5, pc}
 800be74:	200058a8 	.word	0x200058a8

0800be78 <_sbrk_r>:
 800be78:	b538      	push	{r3, r4, r5, lr}
 800be7a:	4d06      	ldr	r5, [pc, #24]	@ (800be94 <_sbrk_r+0x1c>)
 800be7c:	2300      	movs	r3, #0
 800be7e:	4604      	mov	r4, r0
 800be80:	4608      	mov	r0, r1
 800be82:	602b      	str	r3, [r5, #0]
 800be84:	f7f6 fe2a 	bl	8002adc <_sbrk>
 800be88:	1c43      	adds	r3, r0, #1
 800be8a:	d102      	bne.n	800be92 <_sbrk_r+0x1a>
 800be8c:	682b      	ldr	r3, [r5, #0]
 800be8e:	b103      	cbz	r3, 800be92 <_sbrk_r+0x1a>
 800be90:	6023      	str	r3, [r4, #0]
 800be92:	bd38      	pop	{r3, r4, r5, pc}
 800be94:	200058a8 	.word	0x200058a8

0800be98 <abort>:
 800be98:	b508      	push	{r3, lr}
 800be9a:	2006      	movs	r0, #6
 800be9c:	f000 f88c 	bl	800bfb8 <raise>
 800bea0:	2001      	movs	r0, #1
 800bea2:	f7f6 fda3 	bl	80029ec <_exit>

0800bea6 <_calloc_r>:
 800bea6:	b570      	push	{r4, r5, r6, lr}
 800bea8:	fba1 5402 	umull	r5, r4, r1, r2
 800beac:	b934      	cbnz	r4, 800bebc <_calloc_r+0x16>
 800beae:	4629      	mov	r1, r5
 800beb0:	f7fe ffb2 	bl	800ae18 <_malloc_r>
 800beb4:	4606      	mov	r6, r0
 800beb6:	b928      	cbnz	r0, 800bec4 <_calloc_r+0x1e>
 800beb8:	4630      	mov	r0, r6
 800beba:	bd70      	pop	{r4, r5, r6, pc}
 800bebc:	220c      	movs	r2, #12
 800bebe:	6002      	str	r2, [r0, #0]
 800bec0:	2600      	movs	r6, #0
 800bec2:	e7f9      	b.n	800beb8 <_calloc_r+0x12>
 800bec4:	462a      	mov	r2, r5
 800bec6:	4621      	mov	r1, r4
 800bec8:	f7fd ff36 	bl	8009d38 <memset>
 800becc:	e7f4      	b.n	800beb8 <_calloc_r+0x12>

0800bece <__ascii_mbtowc>:
 800bece:	b082      	sub	sp, #8
 800bed0:	b901      	cbnz	r1, 800bed4 <__ascii_mbtowc+0x6>
 800bed2:	a901      	add	r1, sp, #4
 800bed4:	b142      	cbz	r2, 800bee8 <__ascii_mbtowc+0x1a>
 800bed6:	b14b      	cbz	r3, 800beec <__ascii_mbtowc+0x1e>
 800bed8:	7813      	ldrb	r3, [r2, #0]
 800beda:	600b      	str	r3, [r1, #0]
 800bedc:	7812      	ldrb	r2, [r2, #0]
 800bede:	1e10      	subs	r0, r2, #0
 800bee0:	bf18      	it	ne
 800bee2:	2001      	movne	r0, #1
 800bee4:	b002      	add	sp, #8
 800bee6:	4770      	bx	lr
 800bee8:	4610      	mov	r0, r2
 800beea:	e7fb      	b.n	800bee4 <__ascii_mbtowc+0x16>
 800beec:	f06f 0001 	mvn.w	r0, #1
 800bef0:	e7f8      	b.n	800bee4 <__ascii_mbtowc+0x16>

0800bef2 <_realloc_r>:
 800bef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef6:	4607      	mov	r7, r0
 800bef8:	4614      	mov	r4, r2
 800befa:	460d      	mov	r5, r1
 800befc:	b921      	cbnz	r1, 800bf08 <_realloc_r+0x16>
 800befe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf02:	4611      	mov	r1, r2
 800bf04:	f7fe bf88 	b.w	800ae18 <_malloc_r>
 800bf08:	b92a      	cbnz	r2, 800bf16 <_realloc_r+0x24>
 800bf0a:	f7fe ff11 	bl	800ad30 <_free_r>
 800bf0e:	4625      	mov	r5, r4
 800bf10:	4628      	mov	r0, r5
 800bf12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf16:	f000 f86b 	bl	800bff0 <_malloc_usable_size_r>
 800bf1a:	4284      	cmp	r4, r0
 800bf1c:	4606      	mov	r6, r0
 800bf1e:	d802      	bhi.n	800bf26 <_realloc_r+0x34>
 800bf20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf24:	d8f4      	bhi.n	800bf10 <_realloc_r+0x1e>
 800bf26:	4621      	mov	r1, r4
 800bf28:	4638      	mov	r0, r7
 800bf2a:	f7fe ff75 	bl	800ae18 <_malloc_r>
 800bf2e:	4680      	mov	r8, r0
 800bf30:	b908      	cbnz	r0, 800bf36 <_realloc_r+0x44>
 800bf32:	4645      	mov	r5, r8
 800bf34:	e7ec      	b.n	800bf10 <_realloc_r+0x1e>
 800bf36:	42b4      	cmp	r4, r6
 800bf38:	4622      	mov	r2, r4
 800bf3a:	4629      	mov	r1, r5
 800bf3c:	bf28      	it	cs
 800bf3e:	4632      	movcs	r2, r6
 800bf40:	f7fe f871 	bl	800a026 <memcpy>
 800bf44:	4629      	mov	r1, r5
 800bf46:	4638      	mov	r0, r7
 800bf48:	f7fe fef2 	bl	800ad30 <_free_r>
 800bf4c:	e7f1      	b.n	800bf32 <_realloc_r+0x40>

0800bf4e <__ascii_wctomb>:
 800bf4e:	4603      	mov	r3, r0
 800bf50:	4608      	mov	r0, r1
 800bf52:	b141      	cbz	r1, 800bf66 <__ascii_wctomb+0x18>
 800bf54:	2aff      	cmp	r2, #255	@ 0xff
 800bf56:	d904      	bls.n	800bf62 <__ascii_wctomb+0x14>
 800bf58:	228a      	movs	r2, #138	@ 0x8a
 800bf5a:	601a      	str	r2, [r3, #0]
 800bf5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bf60:	4770      	bx	lr
 800bf62:	700a      	strb	r2, [r1, #0]
 800bf64:	2001      	movs	r0, #1
 800bf66:	4770      	bx	lr

0800bf68 <_raise_r>:
 800bf68:	291f      	cmp	r1, #31
 800bf6a:	b538      	push	{r3, r4, r5, lr}
 800bf6c:	4605      	mov	r5, r0
 800bf6e:	460c      	mov	r4, r1
 800bf70:	d904      	bls.n	800bf7c <_raise_r+0x14>
 800bf72:	2316      	movs	r3, #22
 800bf74:	6003      	str	r3, [r0, #0]
 800bf76:	f04f 30ff 	mov.w	r0, #4294967295
 800bf7a:	bd38      	pop	{r3, r4, r5, pc}
 800bf7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bf7e:	b112      	cbz	r2, 800bf86 <_raise_r+0x1e>
 800bf80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf84:	b94b      	cbnz	r3, 800bf9a <_raise_r+0x32>
 800bf86:	4628      	mov	r0, r5
 800bf88:	f000 f830 	bl	800bfec <_getpid_r>
 800bf8c:	4622      	mov	r2, r4
 800bf8e:	4601      	mov	r1, r0
 800bf90:	4628      	mov	r0, r5
 800bf92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf96:	f000 b817 	b.w	800bfc8 <_kill_r>
 800bf9a:	2b01      	cmp	r3, #1
 800bf9c:	d00a      	beq.n	800bfb4 <_raise_r+0x4c>
 800bf9e:	1c59      	adds	r1, r3, #1
 800bfa0:	d103      	bne.n	800bfaa <_raise_r+0x42>
 800bfa2:	2316      	movs	r3, #22
 800bfa4:	6003      	str	r3, [r0, #0]
 800bfa6:	2001      	movs	r0, #1
 800bfa8:	e7e7      	b.n	800bf7a <_raise_r+0x12>
 800bfaa:	2100      	movs	r1, #0
 800bfac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	4798      	blx	r3
 800bfb4:	2000      	movs	r0, #0
 800bfb6:	e7e0      	b.n	800bf7a <_raise_r+0x12>

0800bfb8 <raise>:
 800bfb8:	4b02      	ldr	r3, [pc, #8]	@ (800bfc4 <raise+0xc>)
 800bfba:	4601      	mov	r1, r0
 800bfbc:	6818      	ldr	r0, [r3, #0]
 800bfbe:	f7ff bfd3 	b.w	800bf68 <_raise_r>
 800bfc2:	bf00      	nop
 800bfc4:	20000024 	.word	0x20000024

0800bfc8 <_kill_r>:
 800bfc8:	b538      	push	{r3, r4, r5, lr}
 800bfca:	4d07      	ldr	r5, [pc, #28]	@ (800bfe8 <_kill_r+0x20>)
 800bfcc:	2300      	movs	r3, #0
 800bfce:	4604      	mov	r4, r0
 800bfd0:	4608      	mov	r0, r1
 800bfd2:	4611      	mov	r1, r2
 800bfd4:	602b      	str	r3, [r5, #0]
 800bfd6:	f7f6 fcf9 	bl	80029cc <_kill>
 800bfda:	1c43      	adds	r3, r0, #1
 800bfdc:	d102      	bne.n	800bfe4 <_kill_r+0x1c>
 800bfde:	682b      	ldr	r3, [r5, #0]
 800bfe0:	b103      	cbz	r3, 800bfe4 <_kill_r+0x1c>
 800bfe2:	6023      	str	r3, [r4, #0]
 800bfe4:	bd38      	pop	{r3, r4, r5, pc}
 800bfe6:	bf00      	nop
 800bfe8:	200058a8 	.word	0x200058a8

0800bfec <_getpid_r>:
 800bfec:	f7f6 bce6 	b.w	80029bc <_getpid>

0800bff0 <_malloc_usable_size_r>:
 800bff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bff4:	1f18      	subs	r0, r3, #4
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	bfbc      	itt	lt
 800bffa:	580b      	ldrlt	r3, [r1, r0]
 800bffc:	18c0      	addlt	r0, r0, r3
 800bffe:	4770      	bx	lr

0800c000 <cos>:
 800c000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c002:	ec53 2b10 	vmov	r2, r3, d0
 800c006:	4826      	ldr	r0, [pc, #152]	@ (800c0a0 <cos+0xa0>)
 800c008:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c00c:	4281      	cmp	r1, r0
 800c00e:	d806      	bhi.n	800c01e <cos+0x1e>
 800c010:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c098 <cos+0x98>
 800c014:	b005      	add	sp, #20
 800c016:	f85d eb04 	ldr.w	lr, [sp], #4
 800c01a:	f000 b899 	b.w	800c150 <__kernel_cos>
 800c01e:	4821      	ldr	r0, [pc, #132]	@ (800c0a4 <cos+0xa4>)
 800c020:	4281      	cmp	r1, r0
 800c022:	d908      	bls.n	800c036 <cos+0x36>
 800c024:	4610      	mov	r0, r2
 800c026:	4619      	mov	r1, r3
 800c028:	f7f4 f946 	bl	80002b8 <__aeabi_dsub>
 800c02c:	ec41 0b10 	vmov	d0, r0, r1
 800c030:	b005      	add	sp, #20
 800c032:	f85d fb04 	ldr.w	pc, [sp], #4
 800c036:	4668      	mov	r0, sp
 800c038:	f000 fa0e 	bl	800c458 <__ieee754_rem_pio2>
 800c03c:	f000 0003 	and.w	r0, r0, #3
 800c040:	2801      	cmp	r0, #1
 800c042:	d00b      	beq.n	800c05c <cos+0x5c>
 800c044:	2802      	cmp	r0, #2
 800c046:	d015      	beq.n	800c074 <cos+0x74>
 800c048:	b9d8      	cbnz	r0, 800c082 <cos+0x82>
 800c04a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c04e:	ed9d 0b00 	vldr	d0, [sp]
 800c052:	f000 f87d 	bl	800c150 <__kernel_cos>
 800c056:	ec51 0b10 	vmov	r0, r1, d0
 800c05a:	e7e7      	b.n	800c02c <cos+0x2c>
 800c05c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c060:	ed9d 0b00 	vldr	d0, [sp]
 800c064:	f000 f93c 	bl	800c2e0 <__kernel_sin>
 800c068:	ec53 2b10 	vmov	r2, r3, d0
 800c06c:	4610      	mov	r0, r2
 800c06e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c072:	e7db      	b.n	800c02c <cos+0x2c>
 800c074:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c078:	ed9d 0b00 	vldr	d0, [sp]
 800c07c:	f000 f868 	bl	800c150 <__kernel_cos>
 800c080:	e7f2      	b.n	800c068 <cos+0x68>
 800c082:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c086:	ed9d 0b00 	vldr	d0, [sp]
 800c08a:	2001      	movs	r0, #1
 800c08c:	f000 f928 	bl	800c2e0 <__kernel_sin>
 800c090:	e7e1      	b.n	800c056 <cos+0x56>
 800c092:	bf00      	nop
 800c094:	f3af 8000 	nop.w
	...
 800c0a0:	3fe921fb 	.word	0x3fe921fb
 800c0a4:	7fefffff 	.word	0x7fefffff

0800c0a8 <sin>:
 800c0a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c0aa:	ec53 2b10 	vmov	r2, r3, d0
 800c0ae:	4826      	ldr	r0, [pc, #152]	@ (800c148 <sin+0xa0>)
 800c0b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c0b4:	4281      	cmp	r1, r0
 800c0b6:	d807      	bhi.n	800c0c8 <sin+0x20>
 800c0b8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c140 <sin+0x98>
 800c0bc:	2000      	movs	r0, #0
 800c0be:	b005      	add	sp, #20
 800c0c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0c4:	f000 b90c 	b.w	800c2e0 <__kernel_sin>
 800c0c8:	4820      	ldr	r0, [pc, #128]	@ (800c14c <sin+0xa4>)
 800c0ca:	4281      	cmp	r1, r0
 800c0cc:	d908      	bls.n	800c0e0 <sin+0x38>
 800c0ce:	4610      	mov	r0, r2
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	f7f4 f8f1 	bl	80002b8 <__aeabi_dsub>
 800c0d6:	ec41 0b10 	vmov	d0, r0, r1
 800c0da:	b005      	add	sp, #20
 800c0dc:	f85d fb04 	ldr.w	pc, [sp], #4
 800c0e0:	4668      	mov	r0, sp
 800c0e2:	f000 f9b9 	bl	800c458 <__ieee754_rem_pio2>
 800c0e6:	f000 0003 	and.w	r0, r0, #3
 800c0ea:	2801      	cmp	r0, #1
 800c0ec:	d00c      	beq.n	800c108 <sin+0x60>
 800c0ee:	2802      	cmp	r0, #2
 800c0f0:	d011      	beq.n	800c116 <sin+0x6e>
 800c0f2:	b9e8      	cbnz	r0, 800c130 <sin+0x88>
 800c0f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c0f8:	ed9d 0b00 	vldr	d0, [sp]
 800c0fc:	2001      	movs	r0, #1
 800c0fe:	f000 f8ef 	bl	800c2e0 <__kernel_sin>
 800c102:	ec51 0b10 	vmov	r0, r1, d0
 800c106:	e7e6      	b.n	800c0d6 <sin+0x2e>
 800c108:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c10c:	ed9d 0b00 	vldr	d0, [sp]
 800c110:	f000 f81e 	bl	800c150 <__kernel_cos>
 800c114:	e7f5      	b.n	800c102 <sin+0x5a>
 800c116:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c11a:	ed9d 0b00 	vldr	d0, [sp]
 800c11e:	2001      	movs	r0, #1
 800c120:	f000 f8de 	bl	800c2e0 <__kernel_sin>
 800c124:	ec53 2b10 	vmov	r2, r3, d0
 800c128:	4610      	mov	r0, r2
 800c12a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c12e:	e7d2      	b.n	800c0d6 <sin+0x2e>
 800c130:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c134:	ed9d 0b00 	vldr	d0, [sp]
 800c138:	f000 f80a 	bl	800c150 <__kernel_cos>
 800c13c:	e7f2      	b.n	800c124 <sin+0x7c>
 800c13e:	bf00      	nop
	...
 800c148:	3fe921fb 	.word	0x3fe921fb
 800c14c:	7fefffff 	.word	0x7fefffff

0800c150 <__kernel_cos>:
 800c150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c154:	ec57 6b10 	vmov	r6, r7, d0
 800c158:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c15c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c160:	ed8d 1b00 	vstr	d1, [sp]
 800c164:	d206      	bcs.n	800c174 <__kernel_cos+0x24>
 800c166:	4630      	mov	r0, r6
 800c168:	4639      	mov	r1, r7
 800c16a:	f7f4 fd0d 	bl	8000b88 <__aeabi_d2iz>
 800c16e:	2800      	cmp	r0, #0
 800c170:	f000 8088 	beq.w	800c284 <__kernel_cos+0x134>
 800c174:	4632      	mov	r2, r6
 800c176:	463b      	mov	r3, r7
 800c178:	4630      	mov	r0, r6
 800c17a:	4639      	mov	r1, r7
 800c17c:	f7f4 fa54 	bl	8000628 <__aeabi_dmul>
 800c180:	4b51      	ldr	r3, [pc, #324]	@ (800c2c8 <__kernel_cos+0x178>)
 800c182:	2200      	movs	r2, #0
 800c184:	4604      	mov	r4, r0
 800c186:	460d      	mov	r5, r1
 800c188:	f7f4 fa4e 	bl	8000628 <__aeabi_dmul>
 800c18c:	a340      	add	r3, pc, #256	@ (adr r3, 800c290 <__kernel_cos+0x140>)
 800c18e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c192:	4682      	mov	sl, r0
 800c194:	468b      	mov	fp, r1
 800c196:	4620      	mov	r0, r4
 800c198:	4629      	mov	r1, r5
 800c19a:	f7f4 fa45 	bl	8000628 <__aeabi_dmul>
 800c19e:	a33e      	add	r3, pc, #248	@ (adr r3, 800c298 <__kernel_cos+0x148>)
 800c1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a4:	f7f4 f88a 	bl	80002bc <__adddf3>
 800c1a8:	4622      	mov	r2, r4
 800c1aa:	462b      	mov	r3, r5
 800c1ac:	f7f4 fa3c 	bl	8000628 <__aeabi_dmul>
 800c1b0:	a33b      	add	r3, pc, #236	@ (adr r3, 800c2a0 <__kernel_cos+0x150>)
 800c1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b6:	f7f4 f87f 	bl	80002b8 <__aeabi_dsub>
 800c1ba:	4622      	mov	r2, r4
 800c1bc:	462b      	mov	r3, r5
 800c1be:	f7f4 fa33 	bl	8000628 <__aeabi_dmul>
 800c1c2:	a339      	add	r3, pc, #228	@ (adr r3, 800c2a8 <__kernel_cos+0x158>)
 800c1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c8:	f7f4 f878 	bl	80002bc <__adddf3>
 800c1cc:	4622      	mov	r2, r4
 800c1ce:	462b      	mov	r3, r5
 800c1d0:	f7f4 fa2a 	bl	8000628 <__aeabi_dmul>
 800c1d4:	a336      	add	r3, pc, #216	@ (adr r3, 800c2b0 <__kernel_cos+0x160>)
 800c1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1da:	f7f4 f86d 	bl	80002b8 <__aeabi_dsub>
 800c1de:	4622      	mov	r2, r4
 800c1e0:	462b      	mov	r3, r5
 800c1e2:	f7f4 fa21 	bl	8000628 <__aeabi_dmul>
 800c1e6:	a334      	add	r3, pc, #208	@ (adr r3, 800c2b8 <__kernel_cos+0x168>)
 800c1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ec:	f7f4 f866 	bl	80002bc <__adddf3>
 800c1f0:	4622      	mov	r2, r4
 800c1f2:	462b      	mov	r3, r5
 800c1f4:	f7f4 fa18 	bl	8000628 <__aeabi_dmul>
 800c1f8:	4622      	mov	r2, r4
 800c1fa:	462b      	mov	r3, r5
 800c1fc:	f7f4 fa14 	bl	8000628 <__aeabi_dmul>
 800c200:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c204:	4604      	mov	r4, r0
 800c206:	460d      	mov	r5, r1
 800c208:	4630      	mov	r0, r6
 800c20a:	4639      	mov	r1, r7
 800c20c:	f7f4 fa0c 	bl	8000628 <__aeabi_dmul>
 800c210:	460b      	mov	r3, r1
 800c212:	4602      	mov	r2, r0
 800c214:	4629      	mov	r1, r5
 800c216:	4620      	mov	r0, r4
 800c218:	f7f4 f84e 	bl	80002b8 <__aeabi_dsub>
 800c21c:	4b2b      	ldr	r3, [pc, #172]	@ (800c2cc <__kernel_cos+0x17c>)
 800c21e:	4598      	cmp	r8, r3
 800c220:	4606      	mov	r6, r0
 800c222:	460f      	mov	r7, r1
 800c224:	d810      	bhi.n	800c248 <__kernel_cos+0xf8>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4650      	mov	r0, sl
 800c22c:	4659      	mov	r1, fp
 800c22e:	f7f4 f843 	bl	80002b8 <__aeabi_dsub>
 800c232:	460b      	mov	r3, r1
 800c234:	4926      	ldr	r1, [pc, #152]	@ (800c2d0 <__kernel_cos+0x180>)
 800c236:	4602      	mov	r2, r0
 800c238:	2000      	movs	r0, #0
 800c23a:	f7f4 f83d 	bl	80002b8 <__aeabi_dsub>
 800c23e:	ec41 0b10 	vmov	d0, r0, r1
 800c242:	b003      	add	sp, #12
 800c244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c248:	4b22      	ldr	r3, [pc, #136]	@ (800c2d4 <__kernel_cos+0x184>)
 800c24a:	4921      	ldr	r1, [pc, #132]	@ (800c2d0 <__kernel_cos+0x180>)
 800c24c:	4598      	cmp	r8, r3
 800c24e:	bf8c      	ite	hi
 800c250:	4d21      	ldrhi	r5, [pc, #132]	@ (800c2d8 <__kernel_cos+0x188>)
 800c252:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c256:	2400      	movs	r4, #0
 800c258:	4622      	mov	r2, r4
 800c25a:	462b      	mov	r3, r5
 800c25c:	2000      	movs	r0, #0
 800c25e:	f7f4 f82b 	bl	80002b8 <__aeabi_dsub>
 800c262:	4622      	mov	r2, r4
 800c264:	4680      	mov	r8, r0
 800c266:	4689      	mov	r9, r1
 800c268:	462b      	mov	r3, r5
 800c26a:	4650      	mov	r0, sl
 800c26c:	4659      	mov	r1, fp
 800c26e:	f7f4 f823 	bl	80002b8 <__aeabi_dsub>
 800c272:	4632      	mov	r2, r6
 800c274:	463b      	mov	r3, r7
 800c276:	f7f4 f81f 	bl	80002b8 <__aeabi_dsub>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4640      	mov	r0, r8
 800c280:	4649      	mov	r1, r9
 800c282:	e7da      	b.n	800c23a <__kernel_cos+0xea>
 800c284:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c2c0 <__kernel_cos+0x170>
 800c288:	e7db      	b.n	800c242 <__kernel_cos+0xf2>
 800c28a:	bf00      	nop
 800c28c:	f3af 8000 	nop.w
 800c290:	be8838d4 	.word	0xbe8838d4
 800c294:	bda8fae9 	.word	0xbda8fae9
 800c298:	bdb4b1c4 	.word	0xbdb4b1c4
 800c29c:	3e21ee9e 	.word	0x3e21ee9e
 800c2a0:	809c52ad 	.word	0x809c52ad
 800c2a4:	3e927e4f 	.word	0x3e927e4f
 800c2a8:	19cb1590 	.word	0x19cb1590
 800c2ac:	3efa01a0 	.word	0x3efa01a0
 800c2b0:	16c15177 	.word	0x16c15177
 800c2b4:	3f56c16c 	.word	0x3f56c16c
 800c2b8:	5555554c 	.word	0x5555554c
 800c2bc:	3fa55555 	.word	0x3fa55555
 800c2c0:	00000000 	.word	0x00000000
 800c2c4:	3ff00000 	.word	0x3ff00000
 800c2c8:	3fe00000 	.word	0x3fe00000
 800c2cc:	3fd33332 	.word	0x3fd33332
 800c2d0:	3ff00000 	.word	0x3ff00000
 800c2d4:	3fe90000 	.word	0x3fe90000
 800c2d8:	3fd20000 	.word	0x3fd20000
 800c2dc:	00000000 	.word	0x00000000

0800c2e0 <__kernel_sin>:
 800c2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e4:	ec55 4b10 	vmov	r4, r5, d0
 800c2e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c2ec:	b085      	sub	sp, #20
 800c2ee:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c2f2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c2f6:	4680      	mov	r8, r0
 800c2f8:	d205      	bcs.n	800c306 <__kernel_sin+0x26>
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	4629      	mov	r1, r5
 800c2fe:	f7f4 fc43 	bl	8000b88 <__aeabi_d2iz>
 800c302:	2800      	cmp	r0, #0
 800c304:	d052      	beq.n	800c3ac <__kernel_sin+0xcc>
 800c306:	4622      	mov	r2, r4
 800c308:	462b      	mov	r3, r5
 800c30a:	4620      	mov	r0, r4
 800c30c:	4629      	mov	r1, r5
 800c30e:	f7f4 f98b 	bl	8000628 <__aeabi_dmul>
 800c312:	4682      	mov	sl, r0
 800c314:	468b      	mov	fp, r1
 800c316:	4602      	mov	r2, r0
 800c318:	460b      	mov	r3, r1
 800c31a:	4620      	mov	r0, r4
 800c31c:	4629      	mov	r1, r5
 800c31e:	f7f4 f983 	bl	8000628 <__aeabi_dmul>
 800c322:	a342      	add	r3, pc, #264	@ (adr r3, 800c42c <__kernel_sin+0x14c>)
 800c324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c328:	e9cd 0100 	strd	r0, r1, [sp]
 800c32c:	4650      	mov	r0, sl
 800c32e:	4659      	mov	r1, fp
 800c330:	f7f4 f97a 	bl	8000628 <__aeabi_dmul>
 800c334:	a33f      	add	r3, pc, #252	@ (adr r3, 800c434 <__kernel_sin+0x154>)
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	f7f3 ffbd 	bl	80002b8 <__aeabi_dsub>
 800c33e:	4652      	mov	r2, sl
 800c340:	465b      	mov	r3, fp
 800c342:	f7f4 f971 	bl	8000628 <__aeabi_dmul>
 800c346:	a33d      	add	r3, pc, #244	@ (adr r3, 800c43c <__kernel_sin+0x15c>)
 800c348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34c:	f7f3 ffb6 	bl	80002bc <__adddf3>
 800c350:	4652      	mov	r2, sl
 800c352:	465b      	mov	r3, fp
 800c354:	f7f4 f968 	bl	8000628 <__aeabi_dmul>
 800c358:	a33a      	add	r3, pc, #232	@ (adr r3, 800c444 <__kernel_sin+0x164>)
 800c35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35e:	f7f3 ffab 	bl	80002b8 <__aeabi_dsub>
 800c362:	4652      	mov	r2, sl
 800c364:	465b      	mov	r3, fp
 800c366:	f7f4 f95f 	bl	8000628 <__aeabi_dmul>
 800c36a:	a338      	add	r3, pc, #224	@ (adr r3, 800c44c <__kernel_sin+0x16c>)
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	f7f3 ffa4 	bl	80002bc <__adddf3>
 800c374:	4606      	mov	r6, r0
 800c376:	460f      	mov	r7, r1
 800c378:	f1b8 0f00 	cmp.w	r8, #0
 800c37c:	d11b      	bne.n	800c3b6 <__kernel_sin+0xd6>
 800c37e:	4602      	mov	r2, r0
 800c380:	460b      	mov	r3, r1
 800c382:	4650      	mov	r0, sl
 800c384:	4659      	mov	r1, fp
 800c386:	f7f4 f94f 	bl	8000628 <__aeabi_dmul>
 800c38a:	a325      	add	r3, pc, #148	@ (adr r3, 800c420 <__kernel_sin+0x140>)
 800c38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c390:	f7f3 ff92 	bl	80002b8 <__aeabi_dsub>
 800c394:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c398:	f7f4 f946 	bl	8000628 <__aeabi_dmul>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	4629      	mov	r1, r5
 800c3a4:	f7f3 ff8a 	bl	80002bc <__adddf3>
 800c3a8:	4604      	mov	r4, r0
 800c3aa:	460d      	mov	r5, r1
 800c3ac:	ec45 4b10 	vmov	d0, r4, r5
 800c3b0:	b005      	add	sp, #20
 800c3b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3ba:	4b1b      	ldr	r3, [pc, #108]	@ (800c428 <__kernel_sin+0x148>)
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f7f4 f933 	bl	8000628 <__aeabi_dmul>
 800c3c2:	4632      	mov	r2, r6
 800c3c4:	4680      	mov	r8, r0
 800c3c6:	4689      	mov	r9, r1
 800c3c8:	463b      	mov	r3, r7
 800c3ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3ce:	f7f4 f92b 	bl	8000628 <__aeabi_dmul>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	4640      	mov	r0, r8
 800c3d8:	4649      	mov	r1, r9
 800c3da:	f7f3 ff6d 	bl	80002b8 <__aeabi_dsub>
 800c3de:	4652      	mov	r2, sl
 800c3e0:	465b      	mov	r3, fp
 800c3e2:	f7f4 f921 	bl	8000628 <__aeabi_dmul>
 800c3e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3ea:	f7f3 ff65 	bl	80002b8 <__aeabi_dsub>
 800c3ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800c420 <__kernel_sin+0x140>)
 800c3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f4:	4606      	mov	r6, r0
 800c3f6:	460f      	mov	r7, r1
 800c3f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c3fc:	f7f4 f914 	bl	8000628 <__aeabi_dmul>
 800c400:	4602      	mov	r2, r0
 800c402:	460b      	mov	r3, r1
 800c404:	4630      	mov	r0, r6
 800c406:	4639      	mov	r1, r7
 800c408:	f7f3 ff58 	bl	80002bc <__adddf3>
 800c40c:	4602      	mov	r2, r0
 800c40e:	460b      	mov	r3, r1
 800c410:	4620      	mov	r0, r4
 800c412:	4629      	mov	r1, r5
 800c414:	f7f3 ff50 	bl	80002b8 <__aeabi_dsub>
 800c418:	e7c6      	b.n	800c3a8 <__kernel_sin+0xc8>
 800c41a:	bf00      	nop
 800c41c:	f3af 8000 	nop.w
 800c420:	55555549 	.word	0x55555549
 800c424:	3fc55555 	.word	0x3fc55555
 800c428:	3fe00000 	.word	0x3fe00000
 800c42c:	5acfd57c 	.word	0x5acfd57c
 800c430:	3de5d93a 	.word	0x3de5d93a
 800c434:	8a2b9ceb 	.word	0x8a2b9ceb
 800c438:	3e5ae5e6 	.word	0x3e5ae5e6
 800c43c:	57b1fe7d 	.word	0x57b1fe7d
 800c440:	3ec71de3 	.word	0x3ec71de3
 800c444:	19c161d5 	.word	0x19c161d5
 800c448:	3f2a01a0 	.word	0x3f2a01a0
 800c44c:	1110f8a6 	.word	0x1110f8a6
 800c450:	3f811111 	.word	0x3f811111
 800c454:	00000000 	.word	0x00000000

0800c458 <__ieee754_rem_pio2>:
 800c458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c45c:	ec57 6b10 	vmov	r6, r7, d0
 800c460:	4bc5      	ldr	r3, [pc, #788]	@ (800c778 <__ieee754_rem_pio2+0x320>)
 800c462:	b08d      	sub	sp, #52	@ 0x34
 800c464:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c468:	4598      	cmp	r8, r3
 800c46a:	4604      	mov	r4, r0
 800c46c:	9704      	str	r7, [sp, #16]
 800c46e:	d807      	bhi.n	800c480 <__ieee754_rem_pio2+0x28>
 800c470:	2200      	movs	r2, #0
 800c472:	2300      	movs	r3, #0
 800c474:	ed80 0b00 	vstr	d0, [r0]
 800c478:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c47c:	2500      	movs	r5, #0
 800c47e:	e028      	b.n	800c4d2 <__ieee754_rem_pio2+0x7a>
 800c480:	4bbe      	ldr	r3, [pc, #760]	@ (800c77c <__ieee754_rem_pio2+0x324>)
 800c482:	4598      	cmp	r8, r3
 800c484:	d878      	bhi.n	800c578 <__ieee754_rem_pio2+0x120>
 800c486:	9b04      	ldr	r3, [sp, #16]
 800c488:	4dbd      	ldr	r5, [pc, #756]	@ (800c780 <__ieee754_rem_pio2+0x328>)
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	4630      	mov	r0, r6
 800c48e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c740 <__ieee754_rem_pio2+0x2e8>)
 800c490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c494:	4639      	mov	r1, r7
 800c496:	dd38      	ble.n	800c50a <__ieee754_rem_pio2+0xb2>
 800c498:	f7f3 ff0e 	bl	80002b8 <__aeabi_dsub>
 800c49c:	45a8      	cmp	r8, r5
 800c49e:	4606      	mov	r6, r0
 800c4a0:	460f      	mov	r7, r1
 800c4a2:	d01a      	beq.n	800c4da <__ieee754_rem_pio2+0x82>
 800c4a4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c748 <__ieee754_rem_pio2+0x2f0>)
 800c4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4aa:	f7f3 ff05 	bl	80002b8 <__aeabi_dsub>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	460b      	mov	r3, r1
 800c4b2:	4680      	mov	r8, r0
 800c4b4:	4689      	mov	r9, r1
 800c4b6:	4630      	mov	r0, r6
 800c4b8:	4639      	mov	r1, r7
 800c4ba:	f7f3 fefd 	bl	80002b8 <__aeabi_dsub>
 800c4be:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c748 <__ieee754_rem_pio2+0x2f0>)
 800c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c4:	f7f3 fef8 	bl	80002b8 <__aeabi_dsub>
 800c4c8:	e9c4 8900 	strd	r8, r9, [r4]
 800c4cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c4d0:	2501      	movs	r5, #1
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	b00d      	add	sp, #52	@ 0x34
 800c4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4da:	a39d      	add	r3, pc, #628	@ (adr r3, 800c750 <__ieee754_rem_pio2+0x2f8>)
 800c4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e0:	f7f3 feea 	bl	80002b8 <__aeabi_dsub>
 800c4e4:	a39c      	add	r3, pc, #624	@ (adr r3, 800c758 <__ieee754_rem_pio2+0x300>)
 800c4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ea:	4606      	mov	r6, r0
 800c4ec:	460f      	mov	r7, r1
 800c4ee:	f7f3 fee3 	bl	80002b8 <__aeabi_dsub>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	4680      	mov	r8, r0
 800c4f8:	4689      	mov	r9, r1
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	4639      	mov	r1, r7
 800c4fe:	f7f3 fedb 	bl	80002b8 <__aeabi_dsub>
 800c502:	a395      	add	r3, pc, #596	@ (adr r3, 800c758 <__ieee754_rem_pio2+0x300>)
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	e7dc      	b.n	800c4c4 <__ieee754_rem_pio2+0x6c>
 800c50a:	f7f3 fed7 	bl	80002bc <__adddf3>
 800c50e:	45a8      	cmp	r8, r5
 800c510:	4606      	mov	r6, r0
 800c512:	460f      	mov	r7, r1
 800c514:	d018      	beq.n	800c548 <__ieee754_rem_pio2+0xf0>
 800c516:	a38c      	add	r3, pc, #560	@ (adr r3, 800c748 <__ieee754_rem_pio2+0x2f0>)
 800c518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c51c:	f7f3 fece 	bl	80002bc <__adddf3>
 800c520:	4602      	mov	r2, r0
 800c522:	460b      	mov	r3, r1
 800c524:	4680      	mov	r8, r0
 800c526:	4689      	mov	r9, r1
 800c528:	4630      	mov	r0, r6
 800c52a:	4639      	mov	r1, r7
 800c52c:	f7f3 fec4 	bl	80002b8 <__aeabi_dsub>
 800c530:	a385      	add	r3, pc, #532	@ (adr r3, 800c748 <__ieee754_rem_pio2+0x2f0>)
 800c532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c536:	f7f3 fec1 	bl	80002bc <__adddf3>
 800c53a:	f04f 35ff 	mov.w	r5, #4294967295
 800c53e:	e9c4 8900 	strd	r8, r9, [r4]
 800c542:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c546:	e7c4      	b.n	800c4d2 <__ieee754_rem_pio2+0x7a>
 800c548:	a381      	add	r3, pc, #516	@ (adr r3, 800c750 <__ieee754_rem_pio2+0x2f8>)
 800c54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54e:	f7f3 feb5 	bl	80002bc <__adddf3>
 800c552:	a381      	add	r3, pc, #516	@ (adr r3, 800c758 <__ieee754_rem_pio2+0x300>)
 800c554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c558:	4606      	mov	r6, r0
 800c55a:	460f      	mov	r7, r1
 800c55c:	f7f3 feae 	bl	80002bc <__adddf3>
 800c560:	4602      	mov	r2, r0
 800c562:	460b      	mov	r3, r1
 800c564:	4680      	mov	r8, r0
 800c566:	4689      	mov	r9, r1
 800c568:	4630      	mov	r0, r6
 800c56a:	4639      	mov	r1, r7
 800c56c:	f7f3 fea4 	bl	80002b8 <__aeabi_dsub>
 800c570:	a379      	add	r3, pc, #484	@ (adr r3, 800c758 <__ieee754_rem_pio2+0x300>)
 800c572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c576:	e7de      	b.n	800c536 <__ieee754_rem_pio2+0xde>
 800c578:	4b82      	ldr	r3, [pc, #520]	@ (800c784 <__ieee754_rem_pio2+0x32c>)
 800c57a:	4598      	cmp	r8, r3
 800c57c:	f200 80d1 	bhi.w	800c722 <__ieee754_rem_pio2+0x2ca>
 800c580:	f000 f966 	bl	800c850 <fabs>
 800c584:	ec57 6b10 	vmov	r6, r7, d0
 800c588:	a375      	add	r3, pc, #468	@ (adr r3, 800c760 <__ieee754_rem_pio2+0x308>)
 800c58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58e:	4630      	mov	r0, r6
 800c590:	4639      	mov	r1, r7
 800c592:	f7f4 f849 	bl	8000628 <__aeabi_dmul>
 800c596:	4b7c      	ldr	r3, [pc, #496]	@ (800c788 <__ieee754_rem_pio2+0x330>)
 800c598:	2200      	movs	r2, #0
 800c59a:	f7f3 fe8f 	bl	80002bc <__adddf3>
 800c59e:	f7f4 faf3 	bl	8000b88 <__aeabi_d2iz>
 800c5a2:	4605      	mov	r5, r0
 800c5a4:	f7f3 ffd6 	bl	8000554 <__aeabi_i2d>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c5b0:	a363      	add	r3, pc, #396	@ (adr r3, 800c740 <__ieee754_rem_pio2+0x2e8>)
 800c5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b6:	f7f4 f837 	bl	8000628 <__aeabi_dmul>
 800c5ba:	4602      	mov	r2, r0
 800c5bc:	460b      	mov	r3, r1
 800c5be:	4630      	mov	r0, r6
 800c5c0:	4639      	mov	r1, r7
 800c5c2:	f7f3 fe79 	bl	80002b8 <__aeabi_dsub>
 800c5c6:	a360      	add	r3, pc, #384	@ (adr r3, 800c748 <__ieee754_rem_pio2+0x2f0>)
 800c5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5cc:	4682      	mov	sl, r0
 800c5ce:	468b      	mov	fp, r1
 800c5d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5d4:	f7f4 f828 	bl	8000628 <__aeabi_dmul>
 800c5d8:	2d1f      	cmp	r5, #31
 800c5da:	4606      	mov	r6, r0
 800c5dc:	460f      	mov	r7, r1
 800c5de:	dc0c      	bgt.n	800c5fa <__ieee754_rem_pio2+0x1a2>
 800c5e0:	4b6a      	ldr	r3, [pc, #424]	@ (800c78c <__ieee754_rem_pio2+0x334>)
 800c5e2:	1e6a      	subs	r2, r5, #1
 800c5e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5e8:	4543      	cmp	r3, r8
 800c5ea:	d006      	beq.n	800c5fa <__ieee754_rem_pio2+0x1a2>
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	463b      	mov	r3, r7
 800c5f0:	4650      	mov	r0, sl
 800c5f2:	4659      	mov	r1, fp
 800c5f4:	f7f3 fe60 	bl	80002b8 <__aeabi_dsub>
 800c5f8:	e00e      	b.n	800c618 <__ieee754_rem_pio2+0x1c0>
 800c5fa:	463b      	mov	r3, r7
 800c5fc:	4632      	mov	r2, r6
 800c5fe:	4650      	mov	r0, sl
 800c600:	4659      	mov	r1, fp
 800c602:	f7f3 fe59 	bl	80002b8 <__aeabi_dsub>
 800c606:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c60a:	9305      	str	r3, [sp, #20]
 800c60c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c610:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c614:	2b10      	cmp	r3, #16
 800c616:	dc02      	bgt.n	800c61e <__ieee754_rem_pio2+0x1c6>
 800c618:	e9c4 0100 	strd	r0, r1, [r4]
 800c61c:	e039      	b.n	800c692 <__ieee754_rem_pio2+0x23a>
 800c61e:	a34c      	add	r3, pc, #304	@ (adr r3, 800c750 <__ieee754_rem_pio2+0x2f8>)
 800c620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c624:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c628:	f7f3 fffe 	bl	8000628 <__aeabi_dmul>
 800c62c:	4606      	mov	r6, r0
 800c62e:	460f      	mov	r7, r1
 800c630:	4602      	mov	r2, r0
 800c632:	460b      	mov	r3, r1
 800c634:	4650      	mov	r0, sl
 800c636:	4659      	mov	r1, fp
 800c638:	f7f3 fe3e 	bl	80002b8 <__aeabi_dsub>
 800c63c:	4602      	mov	r2, r0
 800c63e:	460b      	mov	r3, r1
 800c640:	4680      	mov	r8, r0
 800c642:	4689      	mov	r9, r1
 800c644:	4650      	mov	r0, sl
 800c646:	4659      	mov	r1, fp
 800c648:	f7f3 fe36 	bl	80002b8 <__aeabi_dsub>
 800c64c:	4632      	mov	r2, r6
 800c64e:	463b      	mov	r3, r7
 800c650:	f7f3 fe32 	bl	80002b8 <__aeabi_dsub>
 800c654:	a340      	add	r3, pc, #256	@ (adr r3, 800c758 <__ieee754_rem_pio2+0x300>)
 800c656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65a:	4606      	mov	r6, r0
 800c65c:	460f      	mov	r7, r1
 800c65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c662:	f7f3 ffe1 	bl	8000628 <__aeabi_dmul>
 800c666:	4632      	mov	r2, r6
 800c668:	463b      	mov	r3, r7
 800c66a:	f7f3 fe25 	bl	80002b8 <__aeabi_dsub>
 800c66e:	4602      	mov	r2, r0
 800c670:	460b      	mov	r3, r1
 800c672:	4606      	mov	r6, r0
 800c674:	460f      	mov	r7, r1
 800c676:	4640      	mov	r0, r8
 800c678:	4649      	mov	r1, r9
 800c67a:	f7f3 fe1d 	bl	80002b8 <__aeabi_dsub>
 800c67e:	9a05      	ldr	r2, [sp, #20]
 800c680:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c684:	1ad3      	subs	r3, r2, r3
 800c686:	2b31      	cmp	r3, #49	@ 0x31
 800c688:	dc20      	bgt.n	800c6cc <__ieee754_rem_pio2+0x274>
 800c68a:	e9c4 0100 	strd	r0, r1, [r4]
 800c68e:	46c2      	mov	sl, r8
 800c690:	46cb      	mov	fp, r9
 800c692:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c696:	4650      	mov	r0, sl
 800c698:	4642      	mov	r2, r8
 800c69a:	464b      	mov	r3, r9
 800c69c:	4659      	mov	r1, fp
 800c69e:	f7f3 fe0b 	bl	80002b8 <__aeabi_dsub>
 800c6a2:	463b      	mov	r3, r7
 800c6a4:	4632      	mov	r2, r6
 800c6a6:	f7f3 fe07 	bl	80002b8 <__aeabi_dsub>
 800c6aa:	9b04      	ldr	r3, [sp, #16]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c6b2:	f6bf af0e 	bge.w	800c4d2 <__ieee754_rem_pio2+0x7a>
 800c6b6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c6ba:	6063      	str	r3, [r4, #4]
 800c6bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c6c0:	f8c4 8000 	str.w	r8, [r4]
 800c6c4:	60a0      	str	r0, [r4, #8]
 800c6c6:	60e3      	str	r3, [r4, #12]
 800c6c8:	426d      	negs	r5, r5
 800c6ca:	e702      	b.n	800c4d2 <__ieee754_rem_pio2+0x7a>
 800c6cc:	a326      	add	r3, pc, #152	@ (adr r3, 800c768 <__ieee754_rem_pio2+0x310>)
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6d6:	f7f3 ffa7 	bl	8000628 <__aeabi_dmul>
 800c6da:	4606      	mov	r6, r0
 800c6dc:	460f      	mov	r7, r1
 800c6de:	4602      	mov	r2, r0
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	4640      	mov	r0, r8
 800c6e4:	4649      	mov	r1, r9
 800c6e6:	f7f3 fde7 	bl	80002b8 <__aeabi_dsub>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	4682      	mov	sl, r0
 800c6f0:	468b      	mov	fp, r1
 800c6f2:	4640      	mov	r0, r8
 800c6f4:	4649      	mov	r1, r9
 800c6f6:	f7f3 fddf 	bl	80002b8 <__aeabi_dsub>
 800c6fa:	4632      	mov	r2, r6
 800c6fc:	463b      	mov	r3, r7
 800c6fe:	f7f3 fddb 	bl	80002b8 <__aeabi_dsub>
 800c702:	a31b      	add	r3, pc, #108	@ (adr r3, 800c770 <__ieee754_rem_pio2+0x318>)
 800c704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c708:	4606      	mov	r6, r0
 800c70a:	460f      	mov	r7, r1
 800c70c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c710:	f7f3 ff8a 	bl	8000628 <__aeabi_dmul>
 800c714:	4632      	mov	r2, r6
 800c716:	463b      	mov	r3, r7
 800c718:	f7f3 fdce 	bl	80002b8 <__aeabi_dsub>
 800c71c:	4606      	mov	r6, r0
 800c71e:	460f      	mov	r7, r1
 800c720:	e764      	b.n	800c5ec <__ieee754_rem_pio2+0x194>
 800c722:	4b1b      	ldr	r3, [pc, #108]	@ (800c790 <__ieee754_rem_pio2+0x338>)
 800c724:	4598      	cmp	r8, r3
 800c726:	d935      	bls.n	800c794 <__ieee754_rem_pio2+0x33c>
 800c728:	4632      	mov	r2, r6
 800c72a:	463b      	mov	r3, r7
 800c72c:	4630      	mov	r0, r6
 800c72e:	4639      	mov	r1, r7
 800c730:	f7f3 fdc2 	bl	80002b8 <__aeabi_dsub>
 800c734:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c738:	e9c4 0100 	strd	r0, r1, [r4]
 800c73c:	e69e      	b.n	800c47c <__ieee754_rem_pio2+0x24>
 800c73e:	bf00      	nop
 800c740:	54400000 	.word	0x54400000
 800c744:	3ff921fb 	.word	0x3ff921fb
 800c748:	1a626331 	.word	0x1a626331
 800c74c:	3dd0b461 	.word	0x3dd0b461
 800c750:	1a600000 	.word	0x1a600000
 800c754:	3dd0b461 	.word	0x3dd0b461
 800c758:	2e037073 	.word	0x2e037073
 800c75c:	3ba3198a 	.word	0x3ba3198a
 800c760:	6dc9c883 	.word	0x6dc9c883
 800c764:	3fe45f30 	.word	0x3fe45f30
 800c768:	2e000000 	.word	0x2e000000
 800c76c:	3ba3198a 	.word	0x3ba3198a
 800c770:	252049c1 	.word	0x252049c1
 800c774:	397b839a 	.word	0x397b839a
 800c778:	3fe921fb 	.word	0x3fe921fb
 800c77c:	4002d97b 	.word	0x4002d97b
 800c780:	3ff921fb 	.word	0x3ff921fb
 800c784:	413921fb 	.word	0x413921fb
 800c788:	3fe00000 	.word	0x3fe00000
 800c78c:	0800d91c 	.word	0x0800d91c
 800c790:	7fefffff 	.word	0x7fefffff
 800c794:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c798:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c79c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	460f      	mov	r7, r1
 800c7a4:	f7f4 f9f0 	bl	8000b88 <__aeabi_d2iz>
 800c7a8:	f7f3 fed4 	bl	8000554 <__aeabi_i2d>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	4639      	mov	r1, r7
 800c7b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c7b8:	f7f3 fd7e 	bl	80002b8 <__aeabi_dsub>
 800c7bc:	4b22      	ldr	r3, [pc, #136]	@ (800c848 <__ieee754_rem_pio2+0x3f0>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	f7f3 ff32 	bl	8000628 <__aeabi_dmul>
 800c7c4:	460f      	mov	r7, r1
 800c7c6:	4606      	mov	r6, r0
 800c7c8:	f7f4 f9de 	bl	8000b88 <__aeabi_d2iz>
 800c7cc:	f7f3 fec2 	bl	8000554 <__aeabi_i2d>
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	460b      	mov	r3, r1
 800c7d4:	4630      	mov	r0, r6
 800c7d6:	4639      	mov	r1, r7
 800c7d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c7dc:	f7f3 fd6c 	bl	80002b8 <__aeabi_dsub>
 800c7e0:	4b19      	ldr	r3, [pc, #100]	@ (800c848 <__ieee754_rem_pio2+0x3f0>)
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	f7f3 ff20 	bl	8000628 <__aeabi_dmul>
 800c7e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c7ec:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c7f0:	f04f 0803 	mov.w	r8, #3
 800c7f4:	2600      	movs	r6, #0
 800c7f6:	2700      	movs	r7, #0
 800c7f8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c7fc:	4632      	mov	r2, r6
 800c7fe:	463b      	mov	r3, r7
 800c800:	46c2      	mov	sl, r8
 800c802:	f108 38ff 	add.w	r8, r8, #4294967295
 800c806:	f7f4 f977 	bl	8000af8 <__aeabi_dcmpeq>
 800c80a:	2800      	cmp	r0, #0
 800c80c:	d1f4      	bne.n	800c7f8 <__ieee754_rem_pio2+0x3a0>
 800c80e:	4b0f      	ldr	r3, [pc, #60]	@ (800c84c <__ieee754_rem_pio2+0x3f4>)
 800c810:	9301      	str	r3, [sp, #4]
 800c812:	2302      	movs	r3, #2
 800c814:	9300      	str	r3, [sp, #0]
 800c816:	462a      	mov	r2, r5
 800c818:	4653      	mov	r3, sl
 800c81a:	4621      	mov	r1, r4
 800c81c:	a806      	add	r0, sp, #24
 800c81e:	f000 f81f 	bl	800c860 <__kernel_rem_pio2>
 800c822:	9b04      	ldr	r3, [sp, #16]
 800c824:	2b00      	cmp	r3, #0
 800c826:	4605      	mov	r5, r0
 800c828:	f6bf ae53 	bge.w	800c4d2 <__ieee754_rem_pio2+0x7a>
 800c82c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c830:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c834:	e9c4 2300 	strd	r2, r3, [r4]
 800c838:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c83c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c840:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c844:	e740      	b.n	800c6c8 <__ieee754_rem_pio2+0x270>
 800c846:	bf00      	nop
 800c848:	41700000 	.word	0x41700000
 800c84c:	0800d99c 	.word	0x0800d99c

0800c850 <fabs>:
 800c850:	ec51 0b10 	vmov	r0, r1, d0
 800c854:	4602      	mov	r2, r0
 800c856:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c85a:	ec43 2b10 	vmov	d0, r2, r3
 800c85e:	4770      	bx	lr

0800c860 <__kernel_rem_pio2>:
 800c860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	ed2d 8b02 	vpush	{d8}
 800c868:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c86c:	f112 0f14 	cmn.w	r2, #20
 800c870:	9306      	str	r3, [sp, #24]
 800c872:	9104      	str	r1, [sp, #16]
 800c874:	4bc2      	ldr	r3, [pc, #776]	@ (800cb80 <__kernel_rem_pio2+0x320>)
 800c876:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c878:	9008      	str	r0, [sp, #32]
 800c87a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c87e:	9300      	str	r3, [sp, #0]
 800c880:	9b06      	ldr	r3, [sp, #24]
 800c882:	f103 33ff 	add.w	r3, r3, #4294967295
 800c886:	bfa8      	it	ge
 800c888:	1ed4      	subge	r4, r2, #3
 800c88a:	9305      	str	r3, [sp, #20]
 800c88c:	bfb2      	itee	lt
 800c88e:	2400      	movlt	r4, #0
 800c890:	2318      	movge	r3, #24
 800c892:	fb94 f4f3 	sdivge	r4, r4, r3
 800c896:	f06f 0317 	mvn.w	r3, #23
 800c89a:	fb04 3303 	mla	r3, r4, r3, r3
 800c89e:	eb03 0b02 	add.w	fp, r3, r2
 800c8a2:	9b00      	ldr	r3, [sp, #0]
 800c8a4:	9a05      	ldr	r2, [sp, #20]
 800c8a6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800cb70 <__kernel_rem_pio2+0x310>
 800c8aa:	eb03 0802 	add.w	r8, r3, r2
 800c8ae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c8b0:	1aa7      	subs	r7, r4, r2
 800c8b2:	ae20      	add	r6, sp, #128	@ 0x80
 800c8b4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c8b8:	2500      	movs	r5, #0
 800c8ba:	4545      	cmp	r5, r8
 800c8bc:	dd12      	ble.n	800c8e4 <__kernel_rem_pio2+0x84>
 800c8be:	9b06      	ldr	r3, [sp, #24]
 800c8c0:	aa20      	add	r2, sp, #128	@ 0x80
 800c8c2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c8c6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c8ca:	2700      	movs	r7, #0
 800c8cc:	9b00      	ldr	r3, [sp, #0]
 800c8ce:	429f      	cmp	r7, r3
 800c8d0:	dc2e      	bgt.n	800c930 <__kernel_rem_pio2+0xd0>
 800c8d2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800cb70 <__kernel_rem_pio2+0x310>
 800c8d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c8da:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c8de:	46a8      	mov	r8, r5
 800c8e0:	2600      	movs	r6, #0
 800c8e2:	e01b      	b.n	800c91c <__kernel_rem_pio2+0xbc>
 800c8e4:	42ef      	cmn	r7, r5
 800c8e6:	d407      	bmi.n	800c8f8 <__kernel_rem_pio2+0x98>
 800c8e8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c8ec:	f7f3 fe32 	bl	8000554 <__aeabi_i2d>
 800c8f0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c8f4:	3501      	adds	r5, #1
 800c8f6:	e7e0      	b.n	800c8ba <__kernel_rem_pio2+0x5a>
 800c8f8:	ec51 0b18 	vmov	r0, r1, d8
 800c8fc:	e7f8      	b.n	800c8f0 <__kernel_rem_pio2+0x90>
 800c8fe:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c902:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c906:	f7f3 fe8f 	bl	8000628 <__aeabi_dmul>
 800c90a:	4602      	mov	r2, r0
 800c90c:	460b      	mov	r3, r1
 800c90e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c912:	f7f3 fcd3 	bl	80002bc <__adddf3>
 800c916:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c91a:	3601      	adds	r6, #1
 800c91c:	9b05      	ldr	r3, [sp, #20]
 800c91e:	429e      	cmp	r6, r3
 800c920:	dded      	ble.n	800c8fe <__kernel_rem_pio2+0x9e>
 800c922:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c926:	3701      	adds	r7, #1
 800c928:	ecaa 7b02 	vstmia	sl!, {d7}
 800c92c:	3508      	adds	r5, #8
 800c92e:	e7cd      	b.n	800c8cc <__kernel_rem_pio2+0x6c>
 800c930:	9b00      	ldr	r3, [sp, #0]
 800c932:	f8dd 8000 	ldr.w	r8, [sp]
 800c936:	aa0c      	add	r2, sp, #48	@ 0x30
 800c938:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c93c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c93e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c940:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c944:	9309      	str	r3, [sp, #36]	@ 0x24
 800c946:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c94a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c94c:	ab98      	add	r3, sp, #608	@ 0x260
 800c94e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c952:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c956:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c95a:	ac0c      	add	r4, sp, #48	@ 0x30
 800c95c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c95e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c962:	46a1      	mov	r9, r4
 800c964:	46c2      	mov	sl, r8
 800c966:	f1ba 0f00 	cmp.w	sl, #0
 800c96a:	dc77      	bgt.n	800ca5c <__kernel_rem_pio2+0x1fc>
 800c96c:	4658      	mov	r0, fp
 800c96e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c972:	f000 fac5 	bl	800cf00 <scalbn>
 800c976:	ec57 6b10 	vmov	r6, r7, d0
 800c97a:	2200      	movs	r2, #0
 800c97c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c980:	4630      	mov	r0, r6
 800c982:	4639      	mov	r1, r7
 800c984:	f7f3 fe50 	bl	8000628 <__aeabi_dmul>
 800c988:	ec41 0b10 	vmov	d0, r0, r1
 800c98c:	f000 fb34 	bl	800cff8 <floor>
 800c990:	4b7c      	ldr	r3, [pc, #496]	@ (800cb84 <__kernel_rem_pio2+0x324>)
 800c992:	ec51 0b10 	vmov	r0, r1, d0
 800c996:	2200      	movs	r2, #0
 800c998:	f7f3 fe46 	bl	8000628 <__aeabi_dmul>
 800c99c:	4602      	mov	r2, r0
 800c99e:	460b      	mov	r3, r1
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	4639      	mov	r1, r7
 800c9a4:	f7f3 fc88 	bl	80002b8 <__aeabi_dsub>
 800c9a8:	460f      	mov	r7, r1
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	f7f4 f8ec 	bl	8000b88 <__aeabi_d2iz>
 800c9b0:	9002      	str	r0, [sp, #8]
 800c9b2:	f7f3 fdcf 	bl	8000554 <__aeabi_i2d>
 800c9b6:	4602      	mov	r2, r0
 800c9b8:	460b      	mov	r3, r1
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	4639      	mov	r1, r7
 800c9be:	f7f3 fc7b 	bl	80002b8 <__aeabi_dsub>
 800c9c2:	f1bb 0f00 	cmp.w	fp, #0
 800c9c6:	4606      	mov	r6, r0
 800c9c8:	460f      	mov	r7, r1
 800c9ca:	dd6c      	ble.n	800caa6 <__kernel_rem_pio2+0x246>
 800c9cc:	f108 31ff 	add.w	r1, r8, #4294967295
 800c9d0:	ab0c      	add	r3, sp, #48	@ 0x30
 800c9d2:	9d02      	ldr	r5, [sp, #8]
 800c9d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c9d8:	f1cb 0018 	rsb	r0, fp, #24
 800c9dc:	fa43 f200 	asr.w	r2, r3, r0
 800c9e0:	4415      	add	r5, r2
 800c9e2:	4082      	lsls	r2, r0
 800c9e4:	1a9b      	subs	r3, r3, r2
 800c9e6:	aa0c      	add	r2, sp, #48	@ 0x30
 800c9e8:	9502      	str	r5, [sp, #8]
 800c9ea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c9ee:	f1cb 0217 	rsb	r2, fp, #23
 800c9f2:	fa43 f902 	asr.w	r9, r3, r2
 800c9f6:	f1b9 0f00 	cmp.w	r9, #0
 800c9fa:	dd64      	ble.n	800cac6 <__kernel_rem_pio2+0x266>
 800c9fc:	9b02      	ldr	r3, [sp, #8]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	3301      	adds	r3, #1
 800ca02:	9302      	str	r3, [sp, #8]
 800ca04:	4615      	mov	r5, r2
 800ca06:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ca0a:	4590      	cmp	r8, r2
 800ca0c:	f300 80a1 	bgt.w	800cb52 <__kernel_rem_pio2+0x2f2>
 800ca10:	f1bb 0f00 	cmp.w	fp, #0
 800ca14:	dd07      	ble.n	800ca26 <__kernel_rem_pio2+0x1c6>
 800ca16:	f1bb 0f01 	cmp.w	fp, #1
 800ca1a:	f000 80c1 	beq.w	800cba0 <__kernel_rem_pio2+0x340>
 800ca1e:	f1bb 0f02 	cmp.w	fp, #2
 800ca22:	f000 80c8 	beq.w	800cbb6 <__kernel_rem_pio2+0x356>
 800ca26:	f1b9 0f02 	cmp.w	r9, #2
 800ca2a:	d14c      	bne.n	800cac6 <__kernel_rem_pio2+0x266>
 800ca2c:	4632      	mov	r2, r6
 800ca2e:	463b      	mov	r3, r7
 800ca30:	4955      	ldr	r1, [pc, #340]	@ (800cb88 <__kernel_rem_pio2+0x328>)
 800ca32:	2000      	movs	r0, #0
 800ca34:	f7f3 fc40 	bl	80002b8 <__aeabi_dsub>
 800ca38:	4606      	mov	r6, r0
 800ca3a:	460f      	mov	r7, r1
 800ca3c:	2d00      	cmp	r5, #0
 800ca3e:	d042      	beq.n	800cac6 <__kernel_rem_pio2+0x266>
 800ca40:	4658      	mov	r0, fp
 800ca42:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800cb78 <__kernel_rem_pio2+0x318>
 800ca46:	f000 fa5b 	bl	800cf00 <scalbn>
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	4639      	mov	r1, r7
 800ca4e:	ec53 2b10 	vmov	r2, r3, d0
 800ca52:	f7f3 fc31 	bl	80002b8 <__aeabi_dsub>
 800ca56:	4606      	mov	r6, r0
 800ca58:	460f      	mov	r7, r1
 800ca5a:	e034      	b.n	800cac6 <__kernel_rem_pio2+0x266>
 800ca5c:	4b4b      	ldr	r3, [pc, #300]	@ (800cb8c <__kernel_rem_pio2+0x32c>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca64:	f7f3 fde0 	bl	8000628 <__aeabi_dmul>
 800ca68:	f7f4 f88e 	bl	8000b88 <__aeabi_d2iz>
 800ca6c:	f7f3 fd72 	bl	8000554 <__aeabi_i2d>
 800ca70:	4b47      	ldr	r3, [pc, #284]	@ (800cb90 <__kernel_rem_pio2+0x330>)
 800ca72:	2200      	movs	r2, #0
 800ca74:	4606      	mov	r6, r0
 800ca76:	460f      	mov	r7, r1
 800ca78:	f7f3 fdd6 	bl	8000628 <__aeabi_dmul>
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	460b      	mov	r3, r1
 800ca80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca84:	f7f3 fc18 	bl	80002b8 <__aeabi_dsub>
 800ca88:	f7f4 f87e 	bl	8000b88 <__aeabi_d2iz>
 800ca8c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ca90:	f849 0b04 	str.w	r0, [r9], #4
 800ca94:	4639      	mov	r1, r7
 800ca96:	4630      	mov	r0, r6
 800ca98:	f7f3 fc10 	bl	80002bc <__adddf3>
 800ca9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800caa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800caa4:	e75f      	b.n	800c966 <__kernel_rem_pio2+0x106>
 800caa6:	d107      	bne.n	800cab8 <__kernel_rem_pio2+0x258>
 800caa8:	f108 33ff 	add.w	r3, r8, #4294967295
 800caac:	aa0c      	add	r2, sp, #48	@ 0x30
 800caae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cab2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800cab6:	e79e      	b.n	800c9f6 <__kernel_rem_pio2+0x196>
 800cab8:	4b36      	ldr	r3, [pc, #216]	@ (800cb94 <__kernel_rem_pio2+0x334>)
 800caba:	2200      	movs	r2, #0
 800cabc:	f7f4 f83a 	bl	8000b34 <__aeabi_dcmpge>
 800cac0:	2800      	cmp	r0, #0
 800cac2:	d143      	bne.n	800cb4c <__kernel_rem_pio2+0x2ec>
 800cac4:	4681      	mov	r9, r0
 800cac6:	2200      	movs	r2, #0
 800cac8:	2300      	movs	r3, #0
 800caca:	4630      	mov	r0, r6
 800cacc:	4639      	mov	r1, r7
 800cace:	f7f4 f813 	bl	8000af8 <__aeabi_dcmpeq>
 800cad2:	2800      	cmp	r0, #0
 800cad4:	f000 80c1 	beq.w	800cc5a <__kernel_rem_pio2+0x3fa>
 800cad8:	f108 33ff 	add.w	r3, r8, #4294967295
 800cadc:	2200      	movs	r2, #0
 800cade:	9900      	ldr	r1, [sp, #0]
 800cae0:	428b      	cmp	r3, r1
 800cae2:	da70      	bge.n	800cbc6 <__kernel_rem_pio2+0x366>
 800cae4:	2a00      	cmp	r2, #0
 800cae6:	f000 808b 	beq.w	800cc00 <__kernel_rem_pio2+0x3a0>
 800caea:	f108 38ff 	add.w	r8, r8, #4294967295
 800caee:	ab0c      	add	r3, sp, #48	@ 0x30
 800caf0:	f1ab 0b18 	sub.w	fp, fp, #24
 800caf4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d0f6      	beq.n	800caea <__kernel_rem_pio2+0x28a>
 800cafc:	4658      	mov	r0, fp
 800cafe:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800cb78 <__kernel_rem_pio2+0x318>
 800cb02:	f000 f9fd 	bl	800cf00 <scalbn>
 800cb06:	f108 0301 	add.w	r3, r8, #1
 800cb0a:	00da      	lsls	r2, r3, #3
 800cb0c:	9205      	str	r2, [sp, #20]
 800cb0e:	ec55 4b10 	vmov	r4, r5, d0
 800cb12:	aa70      	add	r2, sp, #448	@ 0x1c0
 800cb14:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800cb8c <__kernel_rem_pio2+0x32c>
 800cb18:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800cb1c:	4646      	mov	r6, r8
 800cb1e:	f04f 0a00 	mov.w	sl, #0
 800cb22:	2e00      	cmp	r6, #0
 800cb24:	f280 80d1 	bge.w	800ccca <__kernel_rem_pio2+0x46a>
 800cb28:	4644      	mov	r4, r8
 800cb2a:	2c00      	cmp	r4, #0
 800cb2c:	f2c0 80ff 	blt.w	800cd2e <__kernel_rem_pio2+0x4ce>
 800cb30:	4b19      	ldr	r3, [pc, #100]	@ (800cb98 <__kernel_rem_pio2+0x338>)
 800cb32:	461f      	mov	r7, r3
 800cb34:	ab70      	add	r3, sp, #448	@ 0x1c0
 800cb36:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb3a:	9306      	str	r3, [sp, #24]
 800cb3c:	f04f 0a00 	mov.w	sl, #0
 800cb40:	f04f 0b00 	mov.w	fp, #0
 800cb44:	2600      	movs	r6, #0
 800cb46:	eba8 0504 	sub.w	r5, r8, r4
 800cb4a:	e0e4      	b.n	800cd16 <__kernel_rem_pio2+0x4b6>
 800cb4c:	f04f 0902 	mov.w	r9, #2
 800cb50:	e754      	b.n	800c9fc <__kernel_rem_pio2+0x19c>
 800cb52:	f854 3b04 	ldr.w	r3, [r4], #4
 800cb56:	bb0d      	cbnz	r5, 800cb9c <__kernel_rem_pio2+0x33c>
 800cb58:	b123      	cbz	r3, 800cb64 <__kernel_rem_pio2+0x304>
 800cb5a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800cb5e:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb62:	2301      	movs	r3, #1
 800cb64:	3201      	adds	r2, #1
 800cb66:	461d      	mov	r5, r3
 800cb68:	e74f      	b.n	800ca0a <__kernel_rem_pio2+0x1aa>
 800cb6a:	bf00      	nop
 800cb6c:	f3af 8000 	nop.w
	...
 800cb7c:	3ff00000 	.word	0x3ff00000
 800cb80:	0800dae8 	.word	0x0800dae8
 800cb84:	40200000 	.word	0x40200000
 800cb88:	3ff00000 	.word	0x3ff00000
 800cb8c:	3e700000 	.word	0x3e700000
 800cb90:	41700000 	.word	0x41700000
 800cb94:	3fe00000 	.word	0x3fe00000
 800cb98:	0800daa8 	.word	0x0800daa8
 800cb9c:	1acb      	subs	r3, r1, r3
 800cb9e:	e7de      	b.n	800cb5e <__kernel_rem_pio2+0x2fe>
 800cba0:	f108 32ff 	add.w	r2, r8, #4294967295
 800cba4:	ab0c      	add	r3, sp, #48	@ 0x30
 800cba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbaa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cbae:	a90c      	add	r1, sp, #48	@ 0x30
 800cbb0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cbb4:	e737      	b.n	800ca26 <__kernel_rem_pio2+0x1c6>
 800cbb6:	f108 32ff 	add.w	r2, r8, #4294967295
 800cbba:	ab0c      	add	r3, sp, #48	@ 0x30
 800cbbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbc0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cbc4:	e7f3      	b.n	800cbae <__kernel_rem_pio2+0x34e>
 800cbc6:	a90c      	add	r1, sp, #48	@ 0x30
 800cbc8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cbcc:	3b01      	subs	r3, #1
 800cbce:	430a      	orrs	r2, r1
 800cbd0:	e785      	b.n	800cade <__kernel_rem_pio2+0x27e>
 800cbd2:	3401      	adds	r4, #1
 800cbd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cbd8:	2a00      	cmp	r2, #0
 800cbda:	d0fa      	beq.n	800cbd2 <__kernel_rem_pio2+0x372>
 800cbdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbde:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cbe2:	eb0d 0503 	add.w	r5, sp, r3
 800cbe6:	9b06      	ldr	r3, [sp, #24]
 800cbe8:	aa20      	add	r2, sp, #128	@ 0x80
 800cbea:	4443      	add	r3, r8
 800cbec:	f108 0701 	add.w	r7, r8, #1
 800cbf0:	3d98      	subs	r5, #152	@ 0x98
 800cbf2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800cbf6:	4444      	add	r4, r8
 800cbf8:	42bc      	cmp	r4, r7
 800cbfa:	da04      	bge.n	800cc06 <__kernel_rem_pio2+0x3a6>
 800cbfc:	46a0      	mov	r8, r4
 800cbfe:	e6a2      	b.n	800c946 <__kernel_rem_pio2+0xe6>
 800cc00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc02:	2401      	movs	r4, #1
 800cc04:	e7e6      	b.n	800cbd4 <__kernel_rem_pio2+0x374>
 800cc06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc08:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800cc0c:	f7f3 fca2 	bl	8000554 <__aeabi_i2d>
 800cc10:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ced0 <__kernel_rem_pio2+0x670>
 800cc14:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cc18:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cc1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cc20:	46b2      	mov	sl, r6
 800cc22:	f04f 0800 	mov.w	r8, #0
 800cc26:	9b05      	ldr	r3, [sp, #20]
 800cc28:	4598      	cmp	r8, r3
 800cc2a:	dd05      	ble.n	800cc38 <__kernel_rem_pio2+0x3d8>
 800cc2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cc30:	3701      	adds	r7, #1
 800cc32:	eca5 7b02 	vstmia	r5!, {d7}
 800cc36:	e7df      	b.n	800cbf8 <__kernel_rem_pio2+0x398>
 800cc38:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800cc3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cc40:	f7f3 fcf2 	bl	8000628 <__aeabi_dmul>
 800cc44:	4602      	mov	r2, r0
 800cc46:	460b      	mov	r3, r1
 800cc48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc4c:	f7f3 fb36 	bl	80002bc <__adddf3>
 800cc50:	f108 0801 	add.w	r8, r8, #1
 800cc54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc58:	e7e5      	b.n	800cc26 <__kernel_rem_pio2+0x3c6>
 800cc5a:	f1cb 0000 	rsb	r0, fp, #0
 800cc5e:	ec47 6b10 	vmov	d0, r6, r7
 800cc62:	f000 f94d 	bl	800cf00 <scalbn>
 800cc66:	ec55 4b10 	vmov	r4, r5, d0
 800cc6a:	4b9b      	ldr	r3, [pc, #620]	@ (800ced8 <__kernel_rem_pio2+0x678>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	4620      	mov	r0, r4
 800cc70:	4629      	mov	r1, r5
 800cc72:	f7f3 ff5f 	bl	8000b34 <__aeabi_dcmpge>
 800cc76:	b300      	cbz	r0, 800ccba <__kernel_rem_pio2+0x45a>
 800cc78:	4b98      	ldr	r3, [pc, #608]	@ (800cedc <__kernel_rem_pio2+0x67c>)
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	4629      	mov	r1, r5
 800cc80:	f7f3 fcd2 	bl	8000628 <__aeabi_dmul>
 800cc84:	f7f3 ff80 	bl	8000b88 <__aeabi_d2iz>
 800cc88:	4606      	mov	r6, r0
 800cc8a:	f7f3 fc63 	bl	8000554 <__aeabi_i2d>
 800cc8e:	4b92      	ldr	r3, [pc, #584]	@ (800ced8 <__kernel_rem_pio2+0x678>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	f7f3 fcc9 	bl	8000628 <__aeabi_dmul>
 800cc96:	460b      	mov	r3, r1
 800cc98:	4602      	mov	r2, r0
 800cc9a:	4629      	mov	r1, r5
 800cc9c:	4620      	mov	r0, r4
 800cc9e:	f7f3 fb0b 	bl	80002b8 <__aeabi_dsub>
 800cca2:	f7f3 ff71 	bl	8000b88 <__aeabi_d2iz>
 800cca6:	ab0c      	add	r3, sp, #48	@ 0x30
 800cca8:	f10b 0b18 	add.w	fp, fp, #24
 800ccac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ccb0:	f108 0801 	add.w	r8, r8, #1
 800ccb4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800ccb8:	e720      	b.n	800cafc <__kernel_rem_pio2+0x29c>
 800ccba:	4620      	mov	r0, r4
 800ccbc:	4629      	mov	r1, r5
 800ccbe:	f7f3 ff63 	bl	8000b88 <__aeabi_d2iz>
 800ccc2:	ab0c      	add	r3, sp, #48	@ 0x30
 800ccc4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ccc8:	e718      	b.n	800cafc <__kernel_rem_pio2+0x29c>
 800ccca:	ab0c      	add	r3, sp, #48	@ 0x30
 800cccc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ccd0:	f7f3 fc40 	bl	8000554 <__aeabi_i2d>
 800ccd4:	4622      	mov	r2, r4
 800ccd6:	462b      	mov	r3, r5
 800ccd8:	f7f3 fca6 	bl	8000628 <__aeabi_dmul>
 800ccdc:	4652      	mov	r2, sl
 800ccde:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800cce2:	465b      	mov	r3, fp
 800cce4:	4620      	mov	r0, r4
 800cce6:	4629      	mov	r1, r5
 800cce8:	f7f3 fc9e 	bl	8000628 <__aeabi_dmul>
 800ccec:	3e01      	subs	r6, #1
 800ccee:	4604      	mov	r4, r0
 800ccf0:	460d      	mov	r5, r1
 800ccf2:	e716      	b.n	800cb22 <__kernel_rem_pio2+0x2c2>
 800ccf4:	9906      	ldr	r1, [sp, #24]
 800ccf6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ccfa:	9106      	str	r1, [sp, #24]
 800ccfc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800cd00:	f7f3 fc92 	bl	8000628 <__aeabi_dmul>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	4650      	mov	r0, sl
 800cd0a:	4659      	mov	r1, fp
 800cd0c:	f7f3 fad6 	bl	80002bc <__adddf3>
 800cd10:	3601      	adds	r6, #1
 800cd12:	4682      	mov	sl, r0
 800cd14:	468b      	mov	fp, r1
 800cd16:	9b00      	ldr	r3, [sp, #0]
 800cd18:	429e      	cmp	r6, r3
 800cd1a:	dc01      	bgt.n	800cd20 <__kernel_rem_pio2+0x4c0>
 800cd1c:	42ae      	cmp	r6, r5
 800cd1e:	dde9      	ble.n	800ccf4 <__kernel_rem_pio2+0x494>
 800cd20:	ab48      	add	r3, sp, #288	@ 0x120
 800cd22:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cd26:	e9c5 ab00 	strd	sl, fp, [r5]
 800cd2a:	3c01      	subs	r4, #1
 800cd2c:	e6fd      	b.n	800cb2a <__kernel_rem_pio2+0x2ca>
 800cd2e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800cd30:	2b02      	cmp	r3, #2
 800cd32:	dc0b      	bgt.n	800cd4c <__kernel_rem_pio2+0x4ec>
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	dc35      	bgt.n	800cda4 <__kernel_rem_pio2+0x544>
 800cd38:	d059      	beq.n	800cdee <__kernel_rem_pio2+0x58e>
 800cd3a:	9b02      	ldr	r3, [sp, #8]
 800cd3c:	f003 0007 	and.w	r0, r3, #7
 800cd40:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800cd44:	ecbd 8b02 	vpop	{d8}
 800cd48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd4c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800cd4e:	2b03      	cmp	r3, #3
 800cd50:	d1f3      	bne.n	800cd3a <__kernel_rem_pio2+0x4da>
 800cd52:	9b05      	ldr	r3, [sp, #20]
 800cd54:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cd58:	eb0d 0403 	add.w	r4, sp, r3
 800cd5c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800cd60:	4625      	mov	r5, r4
 800cd62:	46c2      	mov	sl, r8
 800cd64:	f1ba 0f00 	cmp.w	sl, #0
 800cd68:	dc69      	bgt.n	800ce3e <__kernel_rem_pio2+0x5de>
 800cd6a:	4645      	mov	r5, r8
 800cd6c:	2d01      	cmp	r5, #1
 800cd6e:	f300 8087 	bgt.w	800ce80 <__kernel_rem_pio2+0x620>
 800cd72:	9c05      	ldr	r4, [sp, #20]
 800cd74:	ab48      	add	r3, sp, #288	@ 0x120
 800cd76:	441c      	add	r4, r3
 800cd78:	2000      	movs	r0, #0
 800cd7a:	2100      	movs	r1, #0
 800cd7c:	f1b8 0f01 	cmp.w	r8, #1
 800cd80:	f300 809c 	bgt.w	800cebc <__kernel_rem_pio2+0x65c>
 800cd84:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800cd88:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800cd8c:	f1b9 0f00 	cmp.w	r9, #0
 800cd90:	f040 80a6 	bne.w	800cee0 <__kernel_rem_pio2+0x680>
 800cd94:	9b04      	ldr	r3, [sp, #16]
 800cd96:	e9c3 5600 	strd	r5, r6, [r3]
 800cd9a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800cd9e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cda2:	e7ca      	b.n	800cd3a <__kernel_rem_pio2+0x4da>
 800cda4:	9d05      	ldr	r5, [sp, #20]
 800cda6:	ab48      	add	r3, sp, #288	@ 0x120
 800cda8:	441d      	add	r5, r3
 800cdaa:	4644      	mov	r4, r8
 800cdac:	2000      	movs	r0, #0
 800cdae:	2100      	movs	r1, #0
 800cdb0:	2c00      	cmp	r4, #0
 800cdb2:	da35      	bge.n	800ce20 <__kernel_rem_pio2+0x5c0>
 800cdb4:	f1b9 0f00 	cmp.w	r9, #0
 800cdb8:	d038      	beq.n	800ce2c <__kernel_rem_pio2+0x5cc>
 800cdba:	4602      	mov	r2, r0
 800cdbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cdc0:	9c04      	ldr	r4, [sp, #16]
 800cdc2:	e9c4 2300 	strd	r2, r3, [r4]
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	460b      	mov	r3, r1
 800cdca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800cdce:	f7f3 fa73 	bl	80002b8 <__aeabi_dsub>
 800cdd2:	ad4a      	add	r5, sp, #296	@ 0x128
 800cdd4:	2401      	movs	r4, #1
 800cdd6:	45a0      	cmp	r8, r4
 800cdd8:	da2b      	bge.n	800ce32 <__kernel_rem_pio2+0x5d2>
 800cdda:	f1b9 0f00 	cmp.w	r9, #0
 800cdde:	d002      	beq.n	800cde6 <__kernel_rem_pio2+0x586>
 800cde0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cde4:	4619      	mov	r1, r3
 800cde6:	9b04      	ldr	r3, [sp, #16]
 800cde8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800cdec:	e7a5      	b.n	800cd3a <__kernel_rem_pio2+0x4da>
 800cdee:	9c05      	ldr	r4, [sp, #20]
 800cdf0:	ab48      	add	r3, sp, #288	@ 0x120
 800cdf2:	441c      	add	r4, r3
 800cdf4:	2000      	movs	r0, #0
 800cdf6:	2100      	movs	r1, #0
 800cdf8:	f1b8 0f00 	cmp.w	r8, #0
 800cdfc:	da09      	bge.n	800ce12 <__kernel_rem_pio2+0x5b2>
 800cdfe:	f1b9 0f00 	cmp.w	r9, #0
 800ce02:	d002      	beq.n	800ce0a <__kernel_rem_pio2+0x5aa>
 800ce04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce08:	4619      	mov	r1, r3
 800ce0a:	9b04      	ldr	r3, [sp, #16]
 800ce0c:	e9c3 0100 	strd	r0, r1, [r3]
 800ce10:	e793      	b.n	800cd3a <__kernel_rem_pio2+0x4da>
 800ce12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ce16:	f7f3 fa51 	bl	80002bc <__adddf3>
 800ce1a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ce1e:	e7eb      	b.n	800cdf8 <__kernel_rem_pio2+0x598>
 800ce20:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ce24:	f7f3 fa4a 	bl	80002bc <__adddf3>
 800ce28:	3c01      	subs	r4, #1
 800ce2a:	e7c1      	b.n	800cdb0 <__kernel_rem_pio2+0x550>
 800ce2c:	4602      	mov	r2, r0
 800ce2e:	460b      	mov	r3, r1
 800ce30:	e7c6      	b.n	800cdc0 <__kernel_rem_pio2+0x560>
 800ce32:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ce36:	f7f3 fa41 	bl	80002bc <__adddf3>
 800ce3a:	3401      	adds	r4, #1
 800ce3c:	e7cb      	b.n	800cdd6 <__kernel_rem_pio2+0x576>
 800ce3e:	ed35 7b02 	vldmdb	r5!, {d7}
 800ce42:	ed8d 7b00 	vstr	d7, [sp]
 800ce46:	ed95 7b02 	vldr	d7, [r5, #8]
 800ce4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce4e:	ec53 2b17 	vmov	r2, r3, d7
 800ce52:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ce56:	f7f3 fa31 	bl	80002bc <__adddf3>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	460b      	mov	r3, r1
 800ce5e:	4606      	mov	r6, r0
 800ce60:	460f      	mov	r7, r1
 800ce62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce66:	f7f3 fa27 	bl	80002b8 <__aeabi_dsub>
 800ce6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce6e:	f7f3 fa25 	bl	80002bc <__adddf3>
 800ce72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce76:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ce7a:	e9c5 6700 	strd	r6, r7, [r5]
 800ce7e:	e771      	b.n	800cd64 <__kernel_rem_pio2+0x504>
 800ce80:	ed34 7b02 	vldmdb	r4!, {d7}
 800ce84:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ce88:	ec51 0b17 	vmov	r0, r1, d7
 800ce8c:	4652      	mov	r2, sl
 800ce8e:	465b      	mov	r3, fp
 800ce90:	ed8d 7b00 	vstr	d7, [sp]
 800ce94:	f7f3 fa12 	bl	80002bc <__adddf3>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	460b      	mov	r3, r1
 800ce9c:	4606      	mov	r6, r0
 800ce9e:	460f      	mov	r7, r1
 800cea0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cea4:	f7f3 fa08 	bl	80002b8 <__aeabi_dsub>
 800cea8:	4652      	mov	r2, sl
 800ceaa:	465b      	mov	r3, fp
 800ceac:	f7f3 fa06 	bl	80002bc <__adddf3>
 800ceb0:	3d01      	subs	r5, #1
 800ceb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ceb6:	e9c4 6700 	strd	r6, r7, [r4]
 800ceba:	e757      	b.n	800cd6c <__kernel_rem_pio2+0x50c>
 800cebc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cec0:	f7f3 f9fc 	bl	80002bc <__adddf3>
 800cec4:	f108 38ff 	add.w	r8, r8, #4294967295
 800cec8:	e758      	b.n	800cd7c <__kernel_rem_pio2+0x51c>
 800ceca:	bf00      	nop
 800cecc:	f3af 8000 	nop.w
	...
 800ced8:	41700000 	.word	0x41700000
 800cedc:	3e700000 	.word	0x3e700000
 800cee0:	9b04      	ldr	r3, [sp, #16]
 800cee2:	9a04      	ldr	r2, [sp, #16]
 800cee4:	601d      	str	r5, [r3, #0]
 800cee6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ceea:	605c      	str	r4, [r3, #4]
 800ceec:	609f      	str	r7, [r3, #8]
 800ceee:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800cef2:	60d3      	str	r3, [r2, #12]
 800cef4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cef8:	6110      	str	r0, [r2, #16]
 800cefa:	6153      	str	r3, [r2, #20]
 800cefc:	e71d      	b.n	800cd3a <__kernel_rem_pio2+0x4da>
 800cefe:	bf00      	nop

0800cf00 <scalbn>:
 800cf00:	b570      	push	{r4, r5, r6, lr}
 800cf02:	ec55 4b10 	vmov	r4, r5, d0
 800cf06:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cf0a:	4606      	mov	r6, r0
 800cf0c:	462b      	mov	r3, r5
 800cf0e:	b991      	cbnz	r1, 800cf36 <scalbn+0x36>
 800cf10:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cf14:	4323      	orrs	r3, r4
 800cf16:	d03b      	beq.n	800cf90 <scalbn+0x90>
 800cf18:	4b33      	ldr	r3, [pc, #204]	@ (800cfe8 <scalbn+0xe8>)
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	2200      	movs	r2, #0
 800cf20:	f7f3 fb82 	bl	8000628 <__aeabi_dmul>
 800cf24:	4b31      	ldr	r3, [pc, #196]	@ (800cfec <scalbn+0xec>)
 800cf26:	429e      	cmp	r6, r3
 800cf28:	4604      	mov	r4, r0
 800cf2a:	460d      	mov	r5, r1
 800cf2c:	da0f      	bge.n	800cf4e <scalbn+0x4e>
 800cf2e:	a326      	add	r3, pc, #152	@ (adr r3, 800cfc8 <scalbn+0xc8>)
 800cf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf34:	e01e      	b.n	800cf74 <scalbn+0x74>
 800cf36:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800cf3a:	4291      	cmp	r1, r2
 800cf3c:	d10b      	bne.n	800cf56 <scalbn+0x56>
 800cf3e:	4622      	mov	r2, r4
 800cf40:	4620      	mov	r0, r4
 800cf42:	4629      	mov	r1, r5
 800cf44:	f7f3 f9ba 	bl	80002bc <__adddf3>
 800cf48:	4604      	mov	r4, r0
 800cf4a:	460d      	mov	r5, r1
 800cf4c:	e020      	b.n	800cf90 <scalbn+0x90>
 800cf4e:	460b      	mov	r3, r1
 800cf50:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cf54:	3936      	subs	r1, #54	@ 0x36
 800cf56:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800cf5a:	4296      	cmp	r6, r2
 800cf5c:	dd0d      	ble.n	800cf7a <scalbn+0x7a>
 800cf5e:	2d00      	cmp	r5, #0
 800cf60:	a11b      	add	r1, pc, #108	@ (adr r1, 800cfd0 <scalbn+0xd0>)
 800cf62:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf66:	da02      	bge.n	800cf6e <scalbn+0x6e>
 800cf68:	a11b      	add	r1, pc, #108	@ (adr r1, 800cfd8 <scalbn+0xd8>)
 800cf6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf6e:	a318      	add	r3, pc, #96	@ (adr r3, 800cfd0 <scalbn+0xd0>)
 800cf70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf74:	f7f3 fb58 	bl	8000628 <__aeabi_dmul>
 800cf78:	e7e6      	b.n	800cf48 <scalbn+0x48>
 800cf7a:	1872      	adds	r2, r6, r1
 800cf7c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800cf80:	428a      	cmp	r2, r1
 800cf82:	dcec      	bgt.n	800cf5e <scalbn+0x5e>
 800cf84:	2a00      	cmp	r2, #0
 800cf86:	dd06      	ble.n	800cf96 <scalbn+0x96>
 800cf88:	f36f 531e 	bfc	r3, #20, #11
 800cf8c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cf90:	ec45 4b10 	vmov	d0, r4, r5
 800cf94:	bd70      	pop	{r4, r5, r6, pc}
 800cf96:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800cf9a:	da08      	bge.n	800cfae <scalbn+0xae>
 800cf9c:	2d00      	cmp	r5, #0
 800cf9e:	a10a      	add	r1, pc, #40	@ (adr r1, 800cfc8 <scalbn+0xc8>)
 800cfa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfa4:	dac3      	bge.n	800cf2e <scalbn+0x2e>
 800cfa6:	a10e      	add	r1, pc, #56	@ (adr r1, 800cfe0 <scalbn+0xe0>)
 800cfa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfac:	e7bf      	b.n	800cf2e <scalbn+0x2e>
 800cfae:	3236      	adds	r2, #54	@ 0x36
 800cfb0:	f36f 531e 	bfc	r3, #20, #11
 800cfb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cfb8:	4620      	mov	r0, r4
 800cfba:	4b0d      	ldr	r3, [pc, #52]	@ (800cff0 <scalbn+0xf0>)
 800cfbc:	4629      	mov	r1, r5
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	e7d8      	b.n	800cf74 <scalbn+0x74>
 800cfc2:	bf00      	nop
 800cfc4:	f3af 8000 	nop.w
 800cfc8:	c2f8f359 	.word	0xc2f8f359
 800cfcc:	01a56e1f 	.word	0x01a56e1f
 800cfd0:	8800759c 	.word	0x8800759c
 800cfd4:	7e37e43c 	.word	0x7e37e43c
 800cfd8:	8800759c 	.word	0x8800759c
 800cfdc:	fe37e43c 	.word	0xfe37e43c
 800cfe0:	c2f8f359 	.word	0xc2f8f359
 800cfe4:	81a56e1f 	.word	0x81a56e1f
 800cfe8:	43500000 	.word	0x43500000
 800cfec:	ffff3cb0 	.word	0xffff3cb0
 800cff0:	3c900000 	.word	0x3c900000
 800cff4:	00000000 	.word	0x00000000

0800cff8 <floor>:
 800cff8:	ec51 0b10 	vmov	r0, r1, d0
 800cffc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d004:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d008:	2e13      	cmp	r6, #19
 800d00a:	460c      	mov	r4, r1
 800d00c:	4605      	mov	r5, r0
 800d00e:	4680      	mov	r8, r0
 800d010:	dc34      	bgt.n	800d07c <floor+0x84>
 800d012:	2e00      	cmp	r6, #0
 800d014:	da17      	bge.n	800d046 <floor+0x4e>
 800d016:	a332      	add	r3, pc, #200	@ (adr r3, 800d0e0 <floor+0xe8>)
 800d018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01c:	f7f3 f94e 	bl	80002bc <__adddf3>
 800d020:	2200      	movs	r2, #0
 800d022:	2300      	movs	r3, #0
 800d024:	f7f3 fd90 	bl	8000b48 <__aeabi_dcmpgt>
 800d028:	b150      	cbz	r0, 800d040 <floor+0x48>
 800d02a:	2c00      	cmp	r4, #0
 800d02c:	da55      	bge.n	800d0da <floor+0xe2>
 800d02e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d032:	432c      	orrs	r4, r5
 800d034:	2500      	movs	r5, #0
 800d036:	42ac      	cmp	r4, r5
 800d038:	4c2b      	ldr	r4, [pc, #172]	@ (800d0e8 <floor+0xf0>)
 800d03a:	bf08      	it	eq
 800d03c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d040:	4621      	mov	r1, r4
 800d042:	4628      	mov	r0, r5
 800d044:	e023      	b.n	800d08e <floor+0x96>
 800d046:	4f29      	ldr	r7, [pc, #164]	@ (800d0ec <floor+0xf4>)
 800d048:	4137      	asrs	r7, r6
 800d04a:	ea01 0307 	and.w	r3, r1, r7
 800d04e:	4303      	orrs	r3, r0
 800d050:	d01d      	beq.n	800d08e <floor+0x96>
 800d052:	a323      	add	r3, pc, #140	@ (adr r3, 800d0e0 <floor+0xe8>)
 800d054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d058:	f7f3 f930 	bl	80002bc <__adddf3>
 800d05c:	2200      	movs	r2, #0
 800d05e:	2300      	movs	r3, #0
 800d060:	f7f3 fd72 	bl	8000b48 <__aeabi_dcmpgt>
 800d064:	2800      	cmp	r0, #0
 800d066:	d0eb      	beq.n	800d040 <floor+0x48>
 800d068:	2c00      	cmp	r4, #0
 800d06a:	bfbe      	ittt	lt
 800d06c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d070:	4133      	asrlt	r3, r6
 800d072:	18e4      	addlt	r4, r4, r3
 800d074:	ea24 0407 	bic.w	r4, r4, r7
 800d078:	2500      	movs	r5, #0
 800d07a:	e7e1      	b.n	800d040 <floor+0x48>
 800d07c:	2e33      	cmp	r6, #51	@ 0x33
 800d07e:	dd0a      	ble.n	800d096 <floor+0x9e>
 800d080:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d084:	d103      	bne.n	800d08e <floor+0x96>
 800d086:	4602      	mov	r2, r0
 800d088:	460b      	mov	r3, r1
 800d08a:	f7f3 f917 	bl	80002bc <__adddf3>
 800d08e:	ec41 0b10 	vmov	d0, r0, r1
 800d092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d096:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d09a:	f04f 37ff 	mov.w	r7, #4294967295
 800d09e:	40df      	lsrs	r7, r3
 800d0a0:	4207      	tst	r7, r0
 800d0a2:	d0f4      	beq.n	800d08e <floor+0x96>
 800d0a4:	a30e      	add	r3, pc, #56	@ (adr r3, 800d0e0 <floor+0xe8>)
 800d0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0aa:	f7f3 f907 	bl	80002bc <__adddf3>
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	f7f3 fd49 	bl	8000b48 <__aeabi_dcmpgt>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d0c2      	beq.n	800d040 <floor+0x48>
 800d0ba:	2c00      	cmp	r4, #0
 800d0bc:	da0a      	bge.n	800d0d4 <floor+0xdc>
 800d0be:	2e14      	cmp	r6, #20
 800d0c0:	d101      	bne.n	800d0c6 <floor+0xce>
 800d0c2:	3401      	adds	r4, #1
 800d0c4:	e006      	b.n	800d0d4 <floor+0xdc>
 800d0c6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	40b3      	lsls	r3, r6
 800d0ce:	441d      	add	r5, r3
 800d0d0:	4545      	cmp	r5, r8
 800d0d2:	d3f6      	bcc.n	800d0c2 <floor+0xca>
 800d0d4:	ea25 0507 	bic.w	r5, r5, r7
 800d0d8:	e7b2      	b.n	800d040 <floor+0x48>
 800d0da:	2500      	movs	r5, #0
 800d0dc:	462c      	mov	r4, r5
 800d0de:	e7af      	b.n	800d040 <floor+0x48>
 800d0e0:	8800759c 	.word	0x8800759c
 800d0e4:	7e37e43c 	.word	0x7e37e43c
 800d0e8:	bff00000 	.word	0xbff00000
 800d0ec:	000fffff 	.word	0x000fffff

0800d0f0 <_init>:
 800d0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0f2:	bf00      	nop
 800d0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0f6:	bc08      	pop	{r3}
 800d0f8:	469e      	mov	lr, r3
 800d0fa:	4770      	bx	lr

0800d0fc <_fini>:
 800d0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0fe:	bf00      	nop
 800d100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d102:	bc08      	pop	{r3}
 800d104:	469e      	mov	lr, r3
 800d106:	4770      	bx	lr
