Flow report for led_test
Thu Feb 13 20:58:34 2025
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Thu Feb 13 20:58:34 2025     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; led_test                                  ;
; Top-level Entity Name              ; led_test                                  ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE10F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 69 / 10,320 ( < 1 % )                     ;
;     Total combinational functions  ; 69 / 10,320 ( < 1 % )                     ;
;     Dedicated logic registers      ; 36 / 10,320 ( < 1 % )                     ;
; Total registers                    ; 36                                        ;
; Total pins                         ; 6 / 180 ( 3 % )                           ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                            ;
; Total PLLs                         ; 0 / 2 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/08/2025 13:45:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; led_test            ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 105658699097026.173631515004736 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim (Verilog)              ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing               ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing               ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                      ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --            ; --          ; Top            ;
+-------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:01     ; 1.0                     ; 4613 MB             ; 00:00:02                           ;
; Fitter                    ; 00:00:05     ; 2.7                     ; 5071 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 4549 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4691 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4518 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4513 MB             ; 00:00:01                           ;
; Total                     ; 00:00:11     ; --                      ; --                  ; 00:00:12                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-IVQ6VQH  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off led_test -c led_test
quartus_fit --read_settings_files=off --write_settings_files=off led_test -c led_test
quartus_asm --read_settings_files=off --write_settings_files=off led_test -c led_test
quartus_sta led_test -c led_test
quartus_eda --read_settings_files=off --write_settings_files=off led_test -c led_test
quartus_eda --read_settings_files=on --write_settings_files=off led_test -c led_test --gen_testbench



