Doug Palmer, A virtual machine generator for heterogeneous smart spaces, Proceedings of the 3rd conference on Virtual Machine Research And Technology Symposium, p.1-1, May 06-07, 2004, San Jose, California
S. W. Son , G. Chen , M. Kandemir, Disk layout optimization for reducing energy consumption, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
Israel Waldman , Shlomit S. Pinter, Profile-driven compression scheme for embedded systems, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
Jung-Hi Min , Hojung Cha , Vason P. Srini, Dynamic power management of DRAM using accessed physical addresses, Microprocessors & Microsystems, v.31 n.1, p.15-24, February, 2007
Xiangrong Zhou , Peter Petrov, Heterogeneously tagged caches for low-power embedded systems with virtual memory support, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-24, April 2008
Shlomit S. Pinter , Israel Waldman, Selective Code Compression Scheme for Embedded Systems, Transactions on High-Performance Embedded Architectures and Compilers I, Springer-Verlag, Berlin, Heidelberg, 2007
Antonio Artes , Jose L. Ayala , Jos Huisken , Francky Catthoor, Survey of Low-Energy Techniques for Instruction Memory Organisations in Embedded Systems, Journal of Signal Processing Systems, v.70 n.1, p.1-19, January 2013
Su Myat Min , Haris Javaid , Sri Parameswaran, XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.11, p.1191-1204, November 2007
Reinhard Gotzhein , Marc Krämer , Lothar Litz , Alain Chamaken, Energy-aware system design with SDL, Proceedings of the 14th international SDL conference on Design for motes and mobiles, September 22-24, 2009, Bochum, Germany
A. G. Silva-Filho , C. C. Araújo, A methodology for tuning two-level cache hierarchy considering energy and performance, Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, August 31-September 03, 2009, Natal, Brazil
Chao Huang , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.46, November 09-13, 2003
A. G. Silva-Filho , F. R. Cordeiro , R. E. Sant'Anna , M. E. Lima, Heuristic for two-level cache hierarchy exploration considering energy consumption and performance, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France
Patrick Anthony La Fratta , James M. Baker, Jr., Exploring power reduction options for a single-chip multiprocessor through system-level modeling, Journal of Embedded Computing, v.2 n.2, p.235-247, April 2006
Abel G. Silva-Filho , Filipe R. Cordeiro , Cristiano C. Araújo , Adriano Sarmento , Millena Gomes , Edna Barros , Manoel E. Lima, An ESL approach for energy consumption analysis of cache memories in SoC platforms, International Journal of Reconfigurable Computing, 2011, p.1-12, January 2011
