/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az200-185
+ date
Tue Jan 11 22:56:00 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1641941760
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.11.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.11.0
Compile date:      Jan 11 2022 (22:25:06)
Run date:          Jan 11 2022 (22:56:01+0000)
Run host:          fv-az200-185.swdxaxenvgxe1kqentp15g1mgd.jx.internal.cloudapp.net (pid=111989)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az200-185
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118760KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=2878d2a0-700c-5140-ab3a-6bfe0bc15c70, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1022-azure, OSVersion="#23~20.04.1-Ubuntu SMP Fri Nov 19 10:20:52 UTC 2021", HostName=fv-az200-185, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118760KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00143548 sec
      iterations=10000000... time=0.0153562 sec
      iterations=100000000... time=0.155761 sec
      iterations=700000000... time=1.11745 sec
      iterations=700000000... time=1.1261 sec
      result: -161.846 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0036281 sec
      iterations=10000000... time=0.035718 sec
      iterations=100000000... time=0.357396 sec
      iterations=300000000... time=1.07255 sec
      result: 8.95065 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00222513 sec
      iterations=10000000... time=0.0221887 sec
      iterations=100000000... time=0.221429 sec
      iterations=500000000... time=1.10689 sec
      result: 7.22745 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000162009 sec
      iterations=10000... time=0.00152379 sec
      iterations=100000... time=0.0159746 sec
      iterations=1000000... time=0.160604 sec
      iterations=7000000... time=1.1303 sec
      result: 1.61472 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000760243 sec
      iterations=10000... time=0.00694979 sec
      iterations=100000... time=0.0688075 sec
      iterations=1000000... time=0.736194 sec
      iterations=2000000... time=1.7958 sec
      result: 8.97899 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.9902e-05 sec
      iterations=1000... time=0.000340319 sec
      iterations=10000... time=0.00365741 sec
      iterations=100000... time=0.0362765 sec
      iterations=1000000... time=0.486979 sec
      iterations=2000000... time=1.00139 sec
      result: 49.0839 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3502e-05 sec
      iterations=10... time=0.00018781 sec
      iterations=100... time=0.00186341 sec
      iterations=1000... time=0.0273111 sec
      iterations=10000... time=0.230973 sec
      iterations=50000... time=1.29923 sec
      result: 30.2652 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=3.0201e-05 sec
      iterations=100000... time=0.000310517 sec
      iterations=1000000... time=0.00316258 sec
      iterations=10000000... time=0.0316754 sec
      iterations=100000000... time=0.424036 sec
      iterations=300000000... time=1.35108 sec
      result: 0.562949 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.6102e-05 sec
      iterations=10000... time=0.00017741 sec
      iterations=100000... time=0.0017401 sec
      iterations=1000000... time=0.0170663 sec
      iterations=10000000... time=0.226565 sec
      iterations=50000000... time=1.1016 sec
      result: 2.75401 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=2.3e-06 sec
      iterations=100... time=1.7201e-05 sec
      iterations=1000... time=0.000167209 sec
      iterations=10000... time=0.0018218 sec
      iterations=100000... time=0.0337764 sec
      iterations=1000000... time=0.221908 sec
      iterations=5000000... time=1.24526 sec
      result: 98.678 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=4.7202e-05 sec
      iterations=10... time=0.00034112 sec
      iterations=100... time=0.0035901 sec
      iterations=1000... time=0.0579644 sec
      iterations=10000... time=0.29727 sec
      iterations=40000... time=1.18225 sec
      result: 26.6079 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.7801e-05 sec
      iterations=10... time=0.000249814 sec
      iterations=100... time=0.00246084 sec
      iterations=1000... time=0.0447537 sec
      iterations=10000... time=0.334693 sec
      iterations=30000... time=0.975923 sec
      iterations=60000... time=2.01816 sec
      result: 0.0513736 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000225112 sec
      iterations=10... time=0.00196761 sec
      iterations=100... time=0.0396442 sec
      iterations=1000... time=0.231621 sec
      iterations=5000... time=1.30061 sec
      result: 0.194729 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00472147 sec
      iterations=10... time=0.0918389 sec
      iterations=100... time=0.545901 sec
      iterations=200... time=1.29948 sec
      result: 0.272656 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00160464 sec
      iterations=10000000... time=0.0216091 sec
      iterations=100000000... time=0.211799 sec
      iterations=500000000... time=1.08153 sec
      iterations=500000000... time=1.05918 sec
      result: 44.7539 GHz
    CPU floating point performance:
      iterations=1000000... time=0.003601 sec
      iterations=10000000... time=0.0545328 sec
      iterations=100000000... time=0.469619 sec
      iterations=200000000... time=0.939592 sec
      iterations=400000000... time=1.88867 sec
      result: 6.77724 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00224118 sec
      iterations=10000000... time=0.0321523 sec
      iterations=100000000... time=0.293579 sec
      iterations=400000000... time=1.1799 sec
      result: 5.42421 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000149309 sec
      iterations=10000... time=0.00159014 sec
      iterations=100000... time=0.0221689 sec
      iterations=1000000... time=0.218356 sec
      iterations=5000000... time=1.05906 sec
      result: 2.11813 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000669738 sec
      iterations=10000... time=0.0104269 sec
      iterations=100000... time=0.0888955 sec
      iterations=1000000... time=0.86601 sec
      iterations=2000000... time=1.71232 sec
      result: 8.56161 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=4.0505e-06 sec
      iterations=100... time=3.6902e-05 sec
      iterations=1000... time=0.000366471 sec
      iterations=10000... time=0.00819946 sec
      iterations=100000... time=0.0519359 sec
      iterations=1000000... time=0.481948 sec
      iterations=2000000... time=0.953821 sec
      iterations=4000000... time=1.91236 sec
      result: 51.4046 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.50015e-05 sec
      iterations=10... time=0.000209461 sec
      iterations=100... time=0.00180145 sec
      iterations=1000... time=0.0226315 sec
      iterations=10000... time=0.257003 sec
      iterations=40000... time=1.00724 sec
      result: 31.2311 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.4e-06 sec
      iterations=10000... time=3.0051e-05 sec
      iterations=100000... time=0.000311367 sec
      iterations=1000000... time=0.00322368 sec
      iterations=10000000... time=0.0483208 sec
      iterations=100000000... time=0.413491 sec
      iterations=300000000... time=1.26362 sec
      result: 0.526508 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.6702e-05 sec
      iterations=10000... time=0.00017641 sec
      iterations=100000... time=0.00171445 sec
      iterations=1000000... time=0.021011 sec
      iterations=10000000... time=0.224467 sec
      iterations=50000000... time=0.903111 sec
      iterations=100000000... time=1.67484 sec
      result: 2.09355 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5.5e-07 sec
      iterations=10... time=2.1005e-06 sec
      iterations=100... time=1.7501e-05 sec
      iterations=1000... time=0.000199511 sec
      iterations=10000... time=0.001856 sec
      iterations=100000... time=0.0182862 sec
      iterations=1000000... time=0.183855 sec
      iterations=6000000... time=1.09923 sec
      result: 134.145 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.4352e-05 sec
      iterations=10... time=0.000332869 sec
      iterations=100... time=0.00330914 sec
      iterations=1000... time=0.0324402 sec
      iterations=10000... time=0.25656 sec
      iterations=40000... time=0.784982 sec
      iterations=80000... time=1.43859 sec
      result: 43.7335 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.0401e-05 sec
      iterations=10... time=9.2705e-05 sec
      iterations=100... time=0.000942003 sec
      iterations=1000... time=0.00950933 sec
      iterations=10000... time=0.0952502 sec
      iterations=100000... time=0.952514 sec
      iterations=200000... time=1.9039 sec
      result: 0.0765797 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000126508 sec
      iterations=10... time=0.00121682 sec
      iterations=100... time=0.0122696 sec
      iterations=1000... time=0.119371 sec
      iterations=9000... time=1.07353 sec
      result: 0.204467 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1150 nsec
    MPI bandwidth: 4.04836 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Jan 11 22:56:56 UTC 2022
+ echo Done.
Done.
  Elapsed time: 56.0 s
