// Seed: 3157874390
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output wand id_3,
    input wand id_4,
    output wand id_5,
    input wire id_6
);
  wire id_8;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    output wire id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri id_10,
    output tri0 id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    input tri0 id_15
);
  assign id_0  = 1;
  assign id_13 = 1;
  tri0 id_17 = (id_14);
  wire id_18 = id_5;
  assign id_11 = id_18;
  module_0(
      id_4, id_17, id_18, id_2, id_15, id_13, id_18
  );
endmodule
