Warning (10273): Verilog HDL warning at soc_system_top.sv(311): extended using "x" or "z" File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system_top.sv Line: 311
Warning (10273): Verilog HDL warning at soc_system_top.sv(320): extended using "x" or "z" File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system_top.sv Line: 320
Warning (10273): Verilog HDL warning at soc_system_top.sv(321): extended using "x" or "z" File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system_top.sv Line: 321
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at boundary_mem.sv(27): extended using "x" or "z" File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/BoundaryMemory/boundary_mem.sv Line: 27
Warning (10268): Verilog HDL information at vga_ball.sv(1456): always construct contains both blocking and non-blocking assignments File: /homes/user/stud/fall21/jts2176/Downloads/folder/Water-Raid-main/hardware/HighLevelModule_Final/soc_system/synthesis/submodules/vga_ball.sv Line: 1456
