/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_1z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_3z = ~celloutsig_0_2z[0];
  assign celloutsig_1_1z = ~in_data[150];
  assign celloutsig_0_4z = celloutsig_0_3z ^ celloutsig_0_0z;
  assign celloutsig_1_17z = celloutsig_1_11z ^ celloutsig_1_2z;
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_1_4z = ~(in_data[191] ^ celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_3z ^ celloutsig_1_1z);
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_10z } + { in_data[135:124], celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_1_8z = { in_data[156:155], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } == { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_5z[4:0] >= { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[5:1] <= in_data[54:50];
  assign celloutsig_1_0z = in_data[176:172] || in_data[149:145];
  assign celloutsig_0_1z = in_data[43:34] * { in_data[57:50], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_3z != celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_14z[3:1] != { celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_5z = - in_data[142:135];
  assign celloutsig_0_5z = celloutsig_0_1z[8:6] <<< in_data[57:55];
  assign celloutsig_1_14z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z } >>> { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_15z = ~((celloutsig_1_4z & celloutsig_1_3z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_2z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = celloutsig_0_1z[8:0];
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_4z) | (celloutsig_1_10z & in_data[143]));
  assign { out_data[128], out_data[109:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
