
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1250467000                       # Number of ticks simulated
final_tick                               2255690964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29433909                       # Simulator instruction rate (inst/s)
host_op_rate                                 29433842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              375629962                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.33                       # Real time elapsed on the host
sim_insts                                    97984658                       # Number of instructions simulated
sim_ops                                      97984658                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       452032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1002816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1454848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       452032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        452032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       608960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          608960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    361490547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    801953190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1163443737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    361490547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        361490547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       486986062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486986062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       486986062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    361490547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    801953190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1650429799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9515                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9515                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1451136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  607616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1454848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               608960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              504                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1250435500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.789592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.751871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.691096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3648     45.74%     45.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1957     24.54%     70.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      8.51%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          314      3.94%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          232      2.91%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.79%     87.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      1.58%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      1.28%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          774      9.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7975                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.621806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.813408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.284246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42      7.16%      7.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           178     30.32%     37.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            69     11.75%     49.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            74     12.61%     61.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            67     11.41%     73.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            49      8.35%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            21      3.58%     85.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            27      4.60%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            18      3.07%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            14      2.39%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      1.02%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.85%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            4      0.68%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.85%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.34%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.17%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           587                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.173765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.590418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              535     91.14%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.70%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               36      6.13%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.68%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           587                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    405225750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               830363250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113370000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17871.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36621.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1160.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1163.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17134                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38776.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29680560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16194750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85893600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37616400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            811548900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             35751000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1098054810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.221458                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     54829250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1149644500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30413880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16594875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90394200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23580720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             81369600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            830230650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19363500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1091947425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            876.320101                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     27322250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1177530750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2782                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.11%     49.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     657     50.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1293                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1137883000     91.13%     91.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1443000      0.12%     91.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               109257000      8.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1248583000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.963470                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.979892                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.09%      8.09% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1108     75.99%     84.50% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.84% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.62%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1458                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 182                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 182                      
system.cpu.kern.mode_good::user                   182                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.602649                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.752066                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          875263500     70.10%     70.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            373312500     29.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18341                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200494                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.931465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.806142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.193858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046496                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953504                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1188353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1188353                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       134390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134390                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58676                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2216                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2216                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2375                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2375                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       193066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           193066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       193066                       # number of overall hits
system.cpu.dcache.overall_hits::total          193066                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26874                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67559                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67559                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          410                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          410                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94433                       # number of overall misses
system.cpu.dcache.overall_misses::total         94433                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1640506001                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1640506001                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5004630073                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5004630073                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29733500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        60001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        60001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6645136074                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6645136074                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6645136074                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6645136074                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287499                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166646                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535184                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.156131                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.156131                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001262                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328464                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61044.355176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61044.355176                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74077.918160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74077.918160                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 72520.731707                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72520.731707                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 20000.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 20000.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70368.791355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70368.791355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70368.791355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70368.791355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       389854                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           70                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.289830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11018                       # number of writebacks
system.cpu.dcache.writebacks::total             11018                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17845                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17845                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58461                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          183                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          183                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76306                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9029                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9098                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          227                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18127                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    646288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    646288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    773441516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    773441516                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15853500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15853500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        55499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        55499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1419730016                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1419730016                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1419730016                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1419730016                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001262                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71579.189279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71579.189279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85012.257199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85012.257199                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 69839.207048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69839.207048                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 18499.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 18499.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78321.289568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78321.289568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78321.289568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78321.289568                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10209                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.729656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10209                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.594182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.076270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.653385                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            339490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           339490                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152450                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152450                       # number of overall hits
system.cpu.icache.overall_hits::total          152450                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12183                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12183                       # number of overall misses
system.cpu.icache.overall_misses::total         12183                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    764062995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    764062995                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    764062995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    764062995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    764062995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    764062995                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164633                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62715.504802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62715.504802                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62715.504802                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62715.504802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62715.504802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62715.504802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2432                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1959                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1959                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1959                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1959                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1959                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1959                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10224                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10224                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10224                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10224                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10224                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10224                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    634297752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    634297752                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    634297752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    634297752                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    634297752                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    634297752                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.062102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.062102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.062102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062102                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62040.077465                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62040.077465                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62040.077465                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62040.077465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62040.077465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62040.077465                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23884                       # number of replacements
system.l2.tags.tagsinuse                  2387.056665                       # Cycle average of tags in use
system.l2.tags.total_refs                        7339                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.307277                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      871.120912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        115.435983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        183.391444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   583.085005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   634.023320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          661                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.120667                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    666132                       # Number of tag accesses
system.l2.tags.data_accesses                   666132                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1915                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5061                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11018                       # number of Writeback hits
system.l2.Writeback_hits::total                 11018                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   757                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2672                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5818                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3146                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2672                       # number of overall hits
system.l2.overall_hits::total                    5818                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7063                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7339                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14402                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8331                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7063                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15670                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22733                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7063                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15670                       # number of overall misses
system.l2.overall_misses::total                 22733                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    590956250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    631802500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1222758750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    755045750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     755045750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    590956250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1386848250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1977804500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    590956250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1386848250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1977804500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19463                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11018                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11018                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9088                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28551                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28551                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.691841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.793062                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.739968                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.916703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.916703                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.691841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.854323                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796224                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.691841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.854323                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796224                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83669.297749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86088.363537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84902.010137                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90630.866643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90630.866643                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83669.297749                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88503.398213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87001.473629                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83669.297749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88503.398213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87001.473629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9515                       # number of writebacks
system.l2.writebacks::total                      9515                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7063                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14402                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8331                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7063                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22733                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    502367250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    539929500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1042296750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       143507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    651944750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    651944750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    502367250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1191874250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1694241500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    502367250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1191874250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1694241500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.691841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.793062                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.739968                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.916703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.916703                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.691841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.854323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.691841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.854323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796224                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71126.610505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73569.900531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72371.667130                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17938.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17938.375000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78255.281479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78255.281479                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71126.610505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76060.896618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74527.844983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71126.610505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76060.896618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74527.844983                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14402                       # Transaction distribution
system.membus.trans_dist::ReadResp              14401                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9515                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8331                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8331                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2063808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2063816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2063816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32258                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76348500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120759992                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244804                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202713                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11242                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       179439                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83973                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.797519                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14489                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          483                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199958                       # DTB read hits
system.switch_cpus.dtb.read_misses               2996                       # DTB read misses
system.switch_cpus.dtb.read_acv                    24                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61034                       # DTB read accesses
system.switch_cpus.dtb.write_hits              137212                       # DTB write hits
system.switch_cpus.dtb.write_misses              1170                       # DTB write misses
system.switch_cpus.dtb.write_acv                   52                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25489                       # DTB write accesses
system.switch_cpus.dtb.data_hits               337170                       # DTB hits
system.switch_cpus.dtb.data_misses               4166                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86523                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59581                       # ITB hits
system.switch_cpus.itb.fetch_misses              1016                       # ITB misses
system.switch_cpus.itb.fetch_acv                   30                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60597                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2500934                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       435944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1274969                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244804                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        98462                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1332786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32234                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          370                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        31231                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164633                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1816511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.701878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.018416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1577540     86.84%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16188      0.89%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28469      1.57%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18330      1.01%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45958      2.53%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10691      0.59%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18488      1.02%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8138      0.45%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92709      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1816511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097885                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.509797                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           311850                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1302387                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152819                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34664                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14790                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12207                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1355                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1082714                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4326                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14790                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           330048                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          496900                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       519468                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            168080                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        287224                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1027536                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1001                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          28236                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16460                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         210151                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       687389                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1316292                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1313033                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2842                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493791                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           193590                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31917                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3605                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            234587                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        35181                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21973                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             939802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            898188                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1565                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       239896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       133572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18532                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1816511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.494458                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.209153                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1447573     79.69%     79.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146762      8.08%     87.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73098      4.02%     91.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        60060      3.31%     95.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46908      2.58%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23869      1.31%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11701      0.64%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4453      0.25%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2087      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1816511                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1325      4.29%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17956     58.19%     62.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11578     37.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        523230     58.25%     58.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          762      0.08%     58.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1247      0.14%     58.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212473     23.66%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140447     15.64%     97.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19339      2.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         898188                       # Type of FU issued
system.switch_cpus.iq.rate                   0.359141                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30859                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034357                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3636580                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1203405                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       837210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8730                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4544                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4148                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         924032                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4555                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7689                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54350                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1027                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        19041                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34609                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14790                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          225926                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        231069                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       986992                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192705                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147839                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21856                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        229354                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1027                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13939                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        885109                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        204141                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13078                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19919                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342943                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119791                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138802                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.353911                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 848699                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                841358                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            406776                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            545053                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.336418                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746305                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       236133                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12697                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1775362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.417857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.344212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1504453     84.74%     84.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126417      7.12%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49749      2.80%     94.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21216      1.20%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22579      1.27%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8244      0.46%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7189      0.40%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6506      0.37%     98.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29009      1.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1775362                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741847                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741847                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267153                       # Number of memory references committed
system.switch_cpus.commit.loads                138355                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98729                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712621                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7883                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433518     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142543     19.21%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129144     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19339      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741847                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29009                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2707119                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1997526                       # The number of ROB writes
system.switch_cpus.timesIdled                    6983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  684423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727172                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.439261                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.439261                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.290760                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.290760                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1170583                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          580604                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2729                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25436                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15011                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19478                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19477                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11018                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9088                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       653376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1878984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2532360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              15                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39600    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39600                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30818500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16719497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29941507                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010846                       # Number of seconds simulated
sim_ticks                                 10845749000                       # Number of ticks simulated
final_tick                               2267785241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17013347                       # Simulator instruction rate (inst/s)
host_op_rate                                 17013324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1843874375                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733204                       # Number of bytes of host memory used
host_seconds                                     5.88                       # Real time elapsed on the host
sim_insts                                   100072995                       # Number of instructions simulated
sim_ops                                     100072995                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      1094336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       854464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1949120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1094336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1094336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1839616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1839616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        17099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        13351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28744                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    100899993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     78783309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           29505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             179712807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    100899993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100899993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       169616317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169616317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       169616317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    100899993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     78783309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          29505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            349329124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50120                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1936384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2253056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1948992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3207680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14909                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           20                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2139                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        53                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10845663500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.583248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.470067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.595122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7275     46.44%     46.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3794     24.22%     70.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1218      7.78%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          572      3.65%     82.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          332      2.12%     84.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      1.28%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          184      1.17%     86.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      0.72%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1976     12.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.436526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.901510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             880     65.33%     65.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      0.59%     65.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            38      2.82%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            38      2.82%     71.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            59      4.38%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            51      3.79%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            46      3.41%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            27      2.00%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            40      2.97%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            27      2.00%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            23      1.71%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            23      1.71%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      1.93%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           24      1.78%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.82%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      0.45%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            5      0.37%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.45%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.30%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.135115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.244497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     50.420737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1277     94.80%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            22      1.63%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.15%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             4      0.30%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.07%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.15%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.15%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.07%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.67%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            3      0.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.15%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.15%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.07%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.07%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.07%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.22%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.15%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.22%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.30%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.15%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1347                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    553683356                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1120983356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  151280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18299.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37049.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    179.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    295.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30348                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     134606.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113097600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61710000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               273795600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              202409280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            871163280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3454574490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4972535250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             9949285500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.929393                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8141830500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     362180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2342235750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                126115920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 68813250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               312592800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              147886560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            871163280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3490642665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4940896500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             9958110975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            746.591067                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8140534500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     362180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2343368500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       74                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5997                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1496     40.23%     40.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.70%     40.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      11      0.30%     41.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2186     58.78%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3719                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1495     49.39%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.86%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       11      0.36%     50.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1495     49.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3027                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9865284500     90.95%     90.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                25604500      0.24%     91.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5065500      0.05%     91.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               951274500      8.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          10847229000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999332                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.683898                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.813928                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.26%      5.26% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.26%     10.53% # number of syscalls executed
system.cpu.kern.syscall::4                          4     21.05%     31.58% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.26%     36.84% # number of syscalls executed
system.cpu.kern.syscall::17                         4     21.05%     57.89% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.26%     63.16% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.26%     68.42% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.26%     73.68% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.26%     78.95% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.26%     84.21% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.26%     89.47% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.26%     94.74% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.26%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     19                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   174      4.03%      4.03% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.19%      4.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3444     79.70%     83.92% # number of callpals executed
system.cpu.kern.callpal::rdps                     121      2.80%     86.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     86.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     86.76% # number of callpals executed
system.cpu.kern.callpal::rti                      238      5.51%     92.27% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      0.97%     93.24% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.05%     93.29% # number of callpals executed
system.cpu.kern.callpal::rdunique                 289      6.69%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4321                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               380                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 203                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  32                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   203                      
system.cpu.kern.mode_good::idle                    11                      
system.cpu.kern.mode_switch_good::kernel     0.563158                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.343750                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.695935                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1922862000     17.73%     17.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            347962500      3.21%     20.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8576404500     79.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      174                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18857                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              375034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.888317                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1853661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1853661                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       254128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          254128                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       127091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127091                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5673                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5673                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5688                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5688                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       381219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           381219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       381219                       # number of overall hits
system.cpu.dcache.overall_hits::total          381219                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26361                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        39079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39079                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          679                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          679                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        65440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        65440                       # number of overall misses
system.cpu.dcache.overall_misses::total         65440                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1604936655                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1604936655                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2610786371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2610786371                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     40880750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     40880750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4215723026                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4215723026                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4215723026                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4215723026                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       280489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       280489                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       166170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       166170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         6352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       446659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       446659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       446659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       446659                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.093982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093982                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.235175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.235175                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.106895                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106895                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000351                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000351                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.146510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.146510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.146510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.146510                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 60882.995903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60882.995903                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66807.911436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66807.911436                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 60207.290133                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60207.290133                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 64421.195385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64421.195385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 64421.195385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64421.195385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.076700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         9686                       # number of writebacks
system.cpu.dcache.writebacks::total              9686                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        13915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13915                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        33118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33118                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          207                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        47033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        47033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47033                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12446                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         5961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5961                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          472                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18407                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18407                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          529                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          529                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    800720830                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    800720830                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    445346235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    445346235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     26730250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     26730250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1246067065                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1246067065                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1246067065                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1246067065                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    149185500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149185500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     99440500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     99440500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    248626000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    248626000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044373                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.074307                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.074307                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000351                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000351                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041210                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041210                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041210                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64335.596175                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64335.596175                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 74709.987418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74709.987418                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 56631.885593                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56631.885593                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 67695.282501                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67695.282501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 67695.282501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67695.282501                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 208943.277311                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208943.277311                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 187978.260870                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 187978.260870                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 200020.917136                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 200020.917136                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             32866                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.750155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              260621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.929806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.750155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            594937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           594937                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       244754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          244754                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       244754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           244754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       244754                       # number of overall hits
system.cpu.icache.overall_hits::total          244754                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        36273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36273                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        36273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        36273                       # number of overall misses
system.cpu.icache.overall_misses::total         36273                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1902723403                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1902723403                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1902723403                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1902723403                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1902723403                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1902723403                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       281027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       281027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       281027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       281027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       281027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       281027                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.129073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129073                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.129073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.129073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129073                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52455.639263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52455.639263                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52455.639263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52455.639263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52455.639263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52455.639263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2496                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3391                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3391                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3391                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3391                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3391                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3391                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        32882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32882                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        32882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        32882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32882                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1667586692                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1667586692                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1667586692                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1667586692                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1667586692                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1667586692                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.117007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.117007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.117007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.117007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.117007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.117007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50714.272003                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50714.272003                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50714.272003                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50714.272003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50714.272003                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50714.272003                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  761                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 761                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21905                       # Transaction distribution
system.iobus.trans_dist::WriteResp                529                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1906                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1370346                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               120000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           124809409                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1957000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21484051                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        21376                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        21376                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6241982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6241982                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4667664376                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4667664376                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6241982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6241982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6241982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6241982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21376                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 132808.127660                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 132808.127660                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218360.047530                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218360.047530                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 132808.127660                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 132808.127660                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 132808.127660                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 132808.127660                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         43326                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6577                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.587502                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           47                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21376                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           47                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           47                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3771982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3771982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3556010478                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3556010478                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3771982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3771982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3771982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3771982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 80254.936170                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 80254.936170                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166355.280595                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166355.280595                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 80254.936170                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 80254.936170                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 80254.936170                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 80254.936170                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     31541                       # number of replacements
system.l2.tags.tagsinuse                  2620.764573                       # Cycle average of tags in use
system.l2.tags.total_refs                       20241                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.641736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      481.713692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1463.916714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   675.134167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.029401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.089350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.041207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.159959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.152649                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1021092                       # Number of tag accesses
system.l2.tags.data_accesses                  1021092                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        15760                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4675                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20435                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9686                       # number of Writeback hits
system.l2.Writeback_hits::total                  9686                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   829                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         15760                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5504                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21264                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        15760                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5504                       # number of overall hits
system.l2.overall_hits::total                   21264                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        17099                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         8241                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25340                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         5112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5112                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        17099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        13353                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30452                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        17099                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        13353                       # number of overall misses
system.l2.overall_misses::total                 30452                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1468974436                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    764450080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2233424516                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    429648748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     429648748                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1468974436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1194098828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2663073264                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1468974436                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1194098828                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2663073264                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        32859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               45775                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9686                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9686                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5941                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        32859                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51716                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        32859                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51716                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.520375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.638046                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.553577                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772727                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.860461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860461                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.520375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.708119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588831                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.520375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.708119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588831                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85909.961752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92761.810460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88138.299763                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84047.094679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84047.094679                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85909.961752                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89425.509474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87451.506108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85909.961752                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89425.509474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87451.506108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7368                       # number of writebacks
system.l2.writebacks::total                      7368                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        17098                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         8241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25339                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         5112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5112                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        17098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        13353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        17098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        13353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          714                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          714                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          529                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          529                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1243                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1243                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1254305314                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    660710420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1915015734                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       348014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       348014                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    366215252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    366215252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1254305314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1026925672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2281230986                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1254305314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1026925672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2281230986                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    139189500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    139189500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     92563500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     92563500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    231753000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    231753000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.520345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.638046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.553555                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.860461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860461                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.520345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.708119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.588812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.520345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.708119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.588812                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73359.768043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80173.573595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75575.821224                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 20471.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20471.411765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71638.351330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71638.351330                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73359.768043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76905.989066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74914.813504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73359.768043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76905.989066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74914.813504                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 194943.277311                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 194943.277311                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 174978.260870                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 174978.260870                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 186446.500402                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 186446.500402                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               26099                       # Transaction distribution
system.membus.trans_dist::ReadResp              26101                       # Transaction distribution
system.membus.trans_dist::WriteReq                529                       # Transaction distribution
system.membus.trans_dist::WriteResp               529                       # Transaction distribution
system.membus.trans_dist::Writeback             28744                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21376                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              20                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5110                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5110                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        68306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        70792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2736448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1906                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2420352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2422258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5158706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               42                       # Total snoops (count)
system.membus.snoop_fanout::samples             81931                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   81931    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               81931                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2080500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           289354190                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21674949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          165147999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          362923                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       269460                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17080                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       228158                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          143739                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     62.999763                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           37586                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1345                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               325340                       # DTB read hits
system.switch_cpus.dtb.read_misses               2777                       # DTB read misses
system.switch_cpus.dtb.read_acv                    34                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            46379                       # DTB read accesses
system.switch_cpus.dtb.write_hits              183278                       # DTB write hits
system.switch_cpus.dtb.write_misses               808                       # DTB write misses
system.switch_cpus.dtb.write_acv                   62                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           27503                       # DTB write accesses
system.switch_cpus.dtb.data_hits               508618                       # DTB hits
system.switch_cpus.dtb.data_misses               3585                       # DTB misses
system.switch_cpus.dtb.data_acv                    96                       # DTB access violations
system.switch_cpus.dtb.data_accesses            73882                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59621                       # ITB hits
system.switch_cpus.itb.fetch_misses              5790                       # ITB misses
system.switch_cpus.itb.fetch_acv                  111                       # ITB acv
system.switch_cpus.itb.fetch_accesses           65411                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  4979380                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1106193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2007394                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              362923                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       181325                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1286816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           52788                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                759                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       559111                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         8248                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            281029                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11973                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2989111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.671569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.961300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2602569     87.07%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            31436      1.05%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            47964      1.60%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            32674      1.09%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62444      2.09%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            24978      0.84%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            34922      1.17%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            19182      0.64%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           132942      4.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2989111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.072885                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.403141                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           912315                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1722088                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            300222                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         30700                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23786                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        26486                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2638                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1815268                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8637                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23786                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           934104                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          449468                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1081272                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            308562                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        191919                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1744698                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2476                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          15336                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17512                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         108900                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1215258                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2152220                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2148407                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3534                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        984907                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           230342                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        52933                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         7353                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            240772                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       330562                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       195979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        73136                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        39763                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1600022                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        61874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1558943                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1664                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       299974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       140590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        39470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2989111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.521541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.263694                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2360613     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       248831      8.32%     87.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       126957      4.25%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        96103      3.22%     94.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        78867      2.64%     97.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        36908      1.23%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        24323      0.81%     99.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        10129      0.34%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6380      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2989111                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            4414     10.43%     10.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.01%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          23668     55.92%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14237     33.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        989334     63.46%     63.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2651      0.17%     63.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          900      0.06%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            6      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       346617     22.23%     85.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       186969     11.99%     97.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32436      2.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1558943                       # Type of FU issued
system.switch_cpus.iq.rate                   0.313080                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               42322                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.027148                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      6138745                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1957276                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1495102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        12239                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         6466                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5874                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1594911                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6338                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15281                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        66158                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1904                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        23352                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          762                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        26611                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23786                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          281174                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        141665                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1694835                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        330562                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       195979                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        47807                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        139343                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1904                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21751                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1541698                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        330115                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17246                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 32939                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               514819                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           227205                       # Number of branches executed
system.switch_cpus.iew.exec_stores             184704                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.309616                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1508998                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1500976                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            733570                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            949985                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.301438                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.772191                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       305707                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        22404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20469                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2935252                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.471953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.450736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2447112     83.37%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       223105      7.60%     90.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        88466      3.01%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        43903      1.50%     95.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        29133      0.99%     96.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        18837      0.64%     97.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11348      0.39%     97.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        12035      0.41%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        61313      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2935252                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1385300                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1385300                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 437028                       # Number of memory references committed
system.switch_cpus.commit.loads                264401                       # Number of loads committed
system.switch_cpus.commit.membars               11047                       # Number of memory barriers committed
system.switch_cpus.commit.branches             203755                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5780                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1329479                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        26170                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        23404      1.69%      1.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       877223     63.32%     65.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2548      0.18%     65.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          856      0.06%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            6      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       275448     19.88%     85.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       173368     12.51%     97.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32435      2.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1385300                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         61313                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              4543119                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3436133                       # The number of ROB writes
system.switch_cpus.timesIdled                   25327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1990269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             16712118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1361912                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1361912                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.656169                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.656169                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.273510                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.273510                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1982700                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1092783                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3442                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2649                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           76813                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          28805                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              46559                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             46537                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               529                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              529                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             9686                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        21411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              22                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        65742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                115700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2103040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1830194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3933234                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21505                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            84150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.254997                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.435862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62692     74.50%     74.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21458     25.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84150                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           41296500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            36000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          52659057                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31388186                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.596806                       # Number of seconds simulated
sim_ticks                                596805765000                       # Number of ticks simulated
final_tick                               2864591006000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 534511                       # Simulator instruction rate (inst/s)
host_op_rate                                   534511                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124289200                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736276                       # Number of bytes of host memory used
host_seconds                                  4801.75                       # Real time elapsed on the host
sim_insts                                  2566588776                       # Number of instructions simulated
sim_ops                                    2566588776                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     22371008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    124757312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          147128320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     22371008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22371008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     50634496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50634496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       349547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1949333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2298880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        791164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             791164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     37484571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    209041734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             246526305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     37484571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37484571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        84842505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84842505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        84842505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     37484571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    209041734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            331368810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2298880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     791548                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2298880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   791548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              126574208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20554112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48700416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               147128320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50659072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 321158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30607                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           53                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            180139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           500302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           311221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             50675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14528                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  596805786500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2298880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               791548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  367158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       529408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.076040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.209287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.608718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171298     32.36%     32.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124895     23.59%     55.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58074     10.97%     66.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38268      7.23%     74.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28124      5.31%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22754      4.30%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18494      3.49%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14069      2.66%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53432     10.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       529408                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.823603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.265783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         43501     98.59%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          508      1.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           14      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           18      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           15      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.246362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.203970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.224546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19273     43.68%     43.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1084      2.46%     46.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19268     43.67%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3360      7.62%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              741      1.68%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              222      0.50%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               98      0.22%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44122                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21078140482                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             58160427982                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9888610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10657.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29407.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       212.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    246.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1571424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  637837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     193114.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1499866200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                818379375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3798974400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2763920880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          39851778720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         203680431585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         187420784250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           439834135410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            720.866579                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 302124923500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   19928740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  274755059000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2741943960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1496100375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12213973200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2517395760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          39851778720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         302981180670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         100314864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           462117236685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            757.387489                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 156728651000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   19928740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  420150885250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     664878                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   198801     49.19%     49.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       1      0.00%     49.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     611      0.15%     49.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  204749     50.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               404162                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    198801     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        1      0.00%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      611      0.15%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   198801     49.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                398214                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             581604484500     97.45%     97.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 1024000      0.00%     97.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               473179000      0.08%     97.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             14725649500      2.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         596804337000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.970950                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.985283                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32     23.70%     23.70% # number of syscalls executed
system.cpu.kern.syscall::17                         8      5.93%     29.63% # number of syscalls executed
system.cpu.kern.syscall::71                        33     24.44%     54.07% # number of syscalls executed
system.cpu.kern.syscall::73                        29     21.48%     75.56% # number of syscalls executed
system.cpu.kern.syscall::74                        33     24.44%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    135                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   207      0.03%      0.03% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                207872     31.45%     31.49% # number of callpals executed
system.cpu.kern.callpal::rdps                    1291      0.20%     31.68% # number of callpals executed
system.cpu.kern.callpal::rti                   195678     29.61%     61.29% # number of callpals executed
system.cpu.kern.callpal::callsys               194901     29.49%     90.78% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     90.78% # number of callpals executed
system.cpu.kern.callpal::rdunique               60929      9.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 660880                       # number of callpals executed
system.cpu.kern.mode_switch::kernel            195885                       # number of protection mode switches
system.cpu.kern.mode_switch::user              195658                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel              195658                      
system.cpu.kern.mode_good::user                195658                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.998841                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999420                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28999679500      4.86%      4.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         567804657500     95.14%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      207                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           7520526                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           627070856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7520526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.381250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2582088506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2582088506                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    501141812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       501141812                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    125019193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      125019193                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       439028                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       439028                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       444844                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       444844                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    626161005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        626161005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    626161005                       # number of overall hits
system.cpu.dcache.overall_hits::total       626161005                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6278933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6278933                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10300146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10300146                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        18039                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        18039                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     16579079                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16579079                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     16579079                       # number of overall misses
system.cpu.dcache.overall_misses::total      16579079                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 217892742906                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217892742906                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 283678587604                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 283678587604                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    649272701                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    649272701                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 501571330510                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 501571330510                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 501571330510                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 501571330510                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    507420745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    507420745                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    135319339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    135319339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       457067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       457067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       444844                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       444844                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    642740084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    642740084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    642740084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    642740084                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012374                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.076117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076117                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.039467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025794                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 34702.192698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34702.192698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27541.220057                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27541.220057                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 35992.721381                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35992.721381                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30253.268623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30253.268623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30253.268623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30253.268623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20409604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        60018                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1455658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             493                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.020879                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.740365                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4226895                       # number of writebacks
system.cpu.dcache.writebacks::total           4226895                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2625671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2625671                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      6445405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      6445405                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         5477                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5477                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9071076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9071076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9071076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9071076                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3653262                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3653262                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3854741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3854741                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        12562                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        12562                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7508003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7508003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7508003                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7508003                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          628                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          628                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          638                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          638                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 123095079836                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123095079836                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  87062995103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  87062995103                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    329510299                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    329510299                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 210158074939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 210158074939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 210158074939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 210158074939                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1626000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1626000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    139483000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    139483000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    141109000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    141109000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.028486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028486                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.027484                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027484                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.011681                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011681                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.011681                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011681                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 33694.566619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33694.566619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22585.951975                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22585.951975                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 26230.719551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26230.719551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 27991.208173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27991.208173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 27991.208173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27991.208173                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       162600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       162600                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 222106.687898                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222106.687898                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 221173.981191                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 221173.981191                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            879085                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.687319                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           317719968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            879085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            361.421214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.687319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         643102914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        643102914                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    320205592                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       320205592                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    320205592                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        320205592                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    320205592                       # number of overall hits
system.cpu.icache.overall_hits::total       320205592                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       906295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        906295                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       906295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         906295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       906295                       # number of overall misses
system.cpu.icache.overall_misses::total        906295                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  37191515897                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  37191515897                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  37191515897                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  37191515897                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  37191515897                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  37191515897                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    321111887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    321111887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    321111887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    321111887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    321111887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    321111887                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002822                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002822                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002822                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002822                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002822                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002822                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 41036.876400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41036.876400                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 41036.876400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41036.876400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 41036.876400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41036.876400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3703                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        27156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27156                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        27156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        27156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27156                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       879139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       879139                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       879139                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       879139                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       879139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       879139                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  34512715225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34512715225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  34512715225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34512715225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  34512715225                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34512715225                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002738                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39257.404375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39257.404375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 39257.404375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39257.404375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 39257.404375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39257.404375                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   11                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  11                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1012                       # Transaction distribution
system.iobus.trans_dist::WriteResp                628                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4939                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    29523                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1227000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             2252286                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              648000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386502                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          384                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          384                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       119499                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       119499                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     83604285                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     83604285                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       119499                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       119499                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       119499                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       119499                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          384                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217719.492188                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217719.492188                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           870                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  161                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.403727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          384                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        66499                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        66499                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     63632289                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     63632289                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        66499                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        66499                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        66499                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165709.085938                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165709.085938                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2371250                       # number of replacements
system.l2.tags.tagsinuse                  1161.707160                       # Cycle average of tags in use
system.l2.tags.total_refs                     6101668                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2371250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.573186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      415.722471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   323.782755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   422.201934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.019762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.025769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.070905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115723                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 208249706                       # Number of tag accesses
system.l2.tags.data_accesses                208249706                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       529516                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2474600                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3004116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4226895                       # number of Writeback hits
system.l2.Writeback_hits::total               4226895                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      3096575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3096575                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        529516                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5571175                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6100691                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       529516                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5571175                       # number of overall hits
system.l2.overall_hits::total                 6100691                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       349546                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1191221                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1540767                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       758131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              758131                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       349546                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1949352                       # number of demand (read+write) misses
system.l2.demand_misses::total                2298898                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       349546                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1949352                       # number of overall misses
system.l2.overall_misses::total               2298898                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  28064143278                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  93233906846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    121298050124                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  49332398235                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49332398235                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  28064143278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 142566305081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     170630448359                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  28064143278                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 142566305081                       # number of overall miss cycles
system.l2.overall_miss_latency::total    170630448359                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       879062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3665821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4544883                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4226895                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4226895                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               38                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3854706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3854706                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       879062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7520527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8399589                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       879062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7520527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8399589                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.397635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.324953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.339011                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.921053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.921053                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.196677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.196677                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.397635                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.259204                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.273692                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.397635                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.259204                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.273692                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80287.410750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 78267.514463                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78725.758096                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 65071.073779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65071.073779                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80287.410750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73135.229082                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74222.713822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80287.410750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73135.229082                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74222.713822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               790780                       # number of writebacks
system.l2.writebacks::total                    790780                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       349546                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1191221                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1540767                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       758131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         758131                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       349546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1949352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2298898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       349546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1949352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2298898                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          628                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          628                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          638                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          638                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  23674940722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  78396871154                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 102071811876                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       629534                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       629534                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  40051430265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40051430265                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  23674940722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 118448301419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142123242141                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  23674940722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 118448301419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 142123242141                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      1486000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1486000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    131319000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    131319000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    132805000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    132805000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.397635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.324953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.339011                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.921053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.921053                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.196677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.196677                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.397635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.259204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.273692                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.397635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.259204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273692                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67730.543968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65812.197026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66247.402674                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17986.685714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17986.685714                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 52829.168396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 52829.168396                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67730.543968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 60762.910659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61822.334937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67730.543968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 60762.910659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61822.334937                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       148600                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       148600                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 209106.687898                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209106.687898                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 208158.307210                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 208158.307210                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1540779                       # Transaction distribution
system.membus.trans_dist::ReadResp            1540778                       # Transaction distribution
system.membus.trans_dist::WriteReq                628                       # Transaction distribution
system.membus.trans_dist::WriteResp               628                       # Transaction distribution
system.membus.trans_dist::Writeback            791164                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          384                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            758113                       # Transaction distribution
system.membus.trans_dist::ReadExResp           758113                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5388646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5389924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5391077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        49152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    197738240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    197743179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197792331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples           3091121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3091121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3091121                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1383000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6847354549                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             391498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12054936325                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       288566849                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    208533164                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4519734                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    220346138                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       139175977                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     63.162431                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24288035                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         5163                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            554428377                       # DTB read hits
system.switch_cpus.dtb.read_misses              19308                       # DTB read misses
system.switch_cpus.dtb.read_acv                  2442                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        543228089                       # DTB read accesses
system.switch_cpus.dtb.write_hits           142135244                       # DTB write hits
system.switch_cpus.dtb.write_misses              7943                       # DTB write misses
system.switch_cpus.dtb.write_acv                  188                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       132087708                       # DTB write accesses
system.switch_cpus.dtb.data_hits            696563621                       # DTB hits
system.switch_cpus.dtb.data_misses              27251                       # DTB misses
system.switch_cpus.dtb.data_acv                  2630                       # DTB access violations
system.switch_cpus.dtb.data_accesses        675315797                       # DTB accesses
system.switch_cpus.itb.fetch_hits           316671785                       # ITB hits
system.switch_cpus.itb.fetch_misses             75597                       # ITB misses
system.switch_cpus.itb.fetch_acv                 2238                       # ITB acv
system.switch_cpus.itb.fetch_accesses       316747382                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1193606736                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    348115225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2941784145                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           288566849                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    163464012                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             790634494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10549826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             620022                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        39573                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      5202621                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles          453                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         321111887                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1411445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              62                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1149887421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.558324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.333426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        639823756     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         29703422      2.58%     58.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         60402020      5.25%     63.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         46141540      4.01%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         48460321      4.21%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         14691394      1.28%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         43984390      3.83%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         11797155      1.03%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        254883423     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1149887421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.241760                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.464618                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        238071895                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     479239708                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         343194122                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      84114427                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5267269                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53963176                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          8248                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2851991033                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         21448                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5267269                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        268180819                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       167188449                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     60625013                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         391173560                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     257452311                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2825187147                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      23420070                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      118424142                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       78659754                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       17365405                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2213993824                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3725913295                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2615002647                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1110713207                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2072305651                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        141688179                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5877106                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       671640                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         439232893                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    547797758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    146560253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15970165                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20175175                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2609023923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3720228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2564482156                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       552957                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    146228378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    111402080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      1771325                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1149887421                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.230203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.081858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    321271351     27.94%     27.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    201029111     17.48%     45.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    178223975     15.50%     60.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132976730     11.56%     72.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    129378401     11.25%     83.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     85491341      7.43%     91.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     61691650      5.37%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     25644200      2.23%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14180662      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1149887421                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1503056      5.86%      5.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      5.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1765431      6.88%     12.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        259385      1.01%     13.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt         94914      0.37%     14.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3930514     15.32%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            38      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       11689776     45.57%     75.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       6409338     24.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         3188      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1338155589     52.18%     52.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      5054997      0.20%     52.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    275831886     10.76%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     34799777      1.36%     64.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     29786364      1.16%     65.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    171764946      6.70%     72.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4073213      0.16%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt        10080      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    557675182     21.75%     94.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    143464601      5.59%     99.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      3862333      0.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2564482156                       # Type of FU issued
system.switch_cpus.iq.rate                   2.148515                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            25652453                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010003                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4563575478                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1791575947                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1675363199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1741481664                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    967486504                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    860431041                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1714686886                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       875444535                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     32368924                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     27128517                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       141699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        92926                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10599761                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          282                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     15456061                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5267269                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        58213232                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      26810979                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2804504346                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2197860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     547797758                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    146560253                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      3258638                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        2375262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      23536233                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        92926                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3461616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1749363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5210979                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2553241172                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     554519602                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11240983                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             191760195                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            696664907                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        266204348                       # Number of branches executed
system.switch_cpus.iew.exec_stores          142145305                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.139097                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2537024456                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2535794240                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1751677367                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2234139131                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.124481                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.784050                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    154362938                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1948903                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5176968                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1128091807                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.349460                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.183387                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    541511300     48.00%     48.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    181089888     16.05%     64.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     67280620      5.96%     70.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     34541324      3.06%     73.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26428306      2.34%     75.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14885406      1.32%     76.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14994547      1.33%     78.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     17859422      1.58%     79.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    229500994     20.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1128091807                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2650406542                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2650406542                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              656629736                       # Number of memory references committed
system.switch_cpus.commit.loads             520669244                       # Number of loads committed
system.switch_cpus.commit.membars              450184                       # Number of memory barriers committed
system.switch_cpus.commit.branches          259999072                       # Number of branches committed
system.switch_cpus.commit.fp_insts          836657438                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1961196518                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     22319068                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    183893949      6.94%      6.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1297256781     48.95%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      5049429      0.19%     56.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    269451779     10.17%     66.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     33593376      1.27%     67.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     27479016      1.04%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    168655936      6.36%     74.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4072314      0.15%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt        10080      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    521119428     19.66%     94.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    135962121      5.13%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      3862333      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2650406542                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     229500994                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3703307670                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5631441603                       # The number of ROB writes
system.switch_cpus.timesIdled                  741994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                43719315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                 4797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2466515781                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2466515781                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.483924                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.483924                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.066439                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.066439                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2555176799                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1396559251                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1040574390                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        735267405                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1283070921                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        3926758                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            4544971                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4544971                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               628                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              628                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4226895                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          384                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3854706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3854706                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1758202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19269302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21027504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     56260032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    751839947                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              808099979                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             463                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12627622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12627237    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    385      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12627622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10540827500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1388698523                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11569525381                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004446                       # Number of seconds simulated
sim_ticks                                  4446459000                       # Number of ticks simulated
final_tick                               2869037465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              244257051                       # Simulator instruction rate (inst/s)
host_op_rate                                244256883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              422756111                       # Simulator tick rate (ticks/s)
host_mem_usage                                 737300                       # Number of bytes of host memory used
host_seconds                                    10.52                       # Real time elapsed on the host
sim_insts                                  2569040395                       # Number of instructions simulated
sim_ops                                    2569040395                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       625536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1170304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1795840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       625536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        625536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       609088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          609088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         9774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        18286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    140681832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    263199098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             403880931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    140681832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        140681832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       136982709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136982709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       136982709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    140681832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    263199098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            540863640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9517                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28060                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9517                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1792128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  608576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1795840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               609088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              867                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4446519000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.434512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.991268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.171228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4745     47.55%     47.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2512     25.17%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          769      7.71%     80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          392      3.93%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          295      2.96%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      1.90%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          149      1.49%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      1.09%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          818      8.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.676871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.549250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.172195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             67     11.39%     11.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           219     37.24%     48.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           119     20.24%     68.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            63     10.71%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      5.61%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            15      2.55%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      3.06%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      1.87%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      1.53%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      1.36%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9      1.53%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.51%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.85%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.51%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.68%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.636284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              542     92.18%     92.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.19%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      4.42%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      2.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           588                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    482909250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1007946750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  140010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17245.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35995.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       403.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       136.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    403.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20412                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     118330.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1531134360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                835440375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3887746200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2790650880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          40142166480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         204970718070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         188956523250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           443114379615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            720.989113                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2546518000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     148460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1750718500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2785920480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1520095500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12343320600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2551973040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          40142166480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         304380874665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         101754631500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           465478982265                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            757.378442                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2386767500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     148460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1910721250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      10634                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3806     46.05%     46.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      72      0.87%     46.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.05%     46.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4383     53.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8265                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3804     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       72      0.94%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3804     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7684                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2230776000     50.17%     50.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                44582500      1.00%     51.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2099500      0.05%     51.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2168896000     48.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4446354000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999475                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.867899                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.929704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.79%      1.79% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.57%      5.36% # number of syscalls executed
system.cpu.kern.syscall::4                         36     64.29%     69.64% # number of syscalls executed
system.cpu.kern.syscall::6                          2      3.57%     73.21% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.79%     75.00% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.79%     76.79% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.79%     78.57% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.36%     83.93% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.79%     85.71% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.79%     87.50% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.79%     89.29% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.93%     98.21% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.79%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     56                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      1.35%      1.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.06%      1.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7886     88.09%     89.50% # number of callpals executed
system.cpu.kern.callpal::rdps                      78      0.87%     90.37% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     90.38% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     90.39% # number of callpals executed
system.cpu.kern.callpal::rti                      303      3.38%     93.78% # number of callpals executed
system.cpu.kern.callpal::callsys                   72      0.80%     94.58% # number of callpals executed
system.cpu.kern.callpal::imb                        8      0.09%     94.67% # number of callpals executed
system.cpu.kern.callpal::rdunique                 477      5.33%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   8952                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               424                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 225                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 225                      
system.cpu.kern.mode_good::user                   225                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.530660                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.693374                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3851711000     86.63%     86.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            594643000     13.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             22477                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              666847                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.007221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3109301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3109301                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       440465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          440465                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       205450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         205450                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9247                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7014                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7014                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       645915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           645915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       645915                       # number of overall hits
system.cpu.dcache.overall_hits::total          645915                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        37796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37796                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        70872                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70872                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          862                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       108668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       108668                       # number of overall misses
system.cpu.dcache.overall_misses::total        108668                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2472351750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2472351750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5188811249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5188811249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     50150749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     50150749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7661162999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7661162999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7661162999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7661162999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       478261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       478261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       276322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       276322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        10109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        10109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7014                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7014                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       754583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       754583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       754583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       754583                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.079028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079028                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.256483                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.256483                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.085271                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.085271                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.144011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.144011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.144011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.144011                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 65413.052969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65413.052969                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 73213.839725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73213.839725                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 58179.523202                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58179.523202                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70500.634952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70500.634952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70500.634952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70500.634952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       414937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2047                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7953                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.173645                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.937500                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12277                       # number of writebacks
system.cpu.dcache.writebacks::total             12277                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25454                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        61171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61171                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          427                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          427                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        86625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        86625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        86625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        86625                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9701                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          435                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          435                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22043                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        22043                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22043                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    845609250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    845609250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    816176418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    816176418                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     21285251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21285251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1661785668                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1661785668                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1661785668                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1661785668                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1549586000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1549586000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    578964000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    578964000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2128550000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2128550000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.025806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.043031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.043031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029212                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029212                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029212                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68514.766650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68514.766650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 84133.225235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84133.225235                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 48931.611494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48931.611494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 75388.362201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75388.362201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 75388.362201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75388.362201                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224773.136060                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224773.136060                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223538.223938                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223538.223938                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224435.892029                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224435.892029                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             24776                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.936878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3038172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            120.142835                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.936878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1165039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1165039                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       542555                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          542555                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       542555                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           542555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       542555                       # number of overall hits
system.cpu.icache.overall_hits::total          542555                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        27573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27573                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        27573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        27573                       # number of overall misses
system.cpu.icache.overall_misses::total         27573                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1170805495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1170805495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1170805495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1170805495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1170805495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1170805495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       570128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       570128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       570128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       570128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       570128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       570128                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.048363                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048363                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.048363                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048363                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.048363                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048363                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 42462.027890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42462.027890                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 42462.027890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42462.027890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 42462.027890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42462.027890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1861                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.735294                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2790                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2790                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2790                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2790                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2790                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2790                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        24783                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24783                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        24783                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24783                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        24783                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24783                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    992744253                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    992744253                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    992744253                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    992744253                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    992744253                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    992744253                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.043469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.043469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.043469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043469                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40057.468950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40057.468950                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 40057.468950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40057.468950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 40057.468950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40057.468950                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 6894                       # Transaction distribution
system.iobus.trans_dist::ReadResp                6894                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2590                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2590                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   18968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                80000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              504000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            11490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            16378000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28510                       # number of replacements
system.l2.tags.tagsinuse                  2127.460577                       # Cycle average of tags in use
system.l2.tags.total_refs                      203848                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.602151                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      317.191566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   945.361714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   864.907297                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.057700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.052790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.129850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.144409                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    991261                       # Number of tag accesses
system.l2.tags.data_accesses                   991261                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        15007                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         3398                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18405                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12277                       # number of Writeback hits
system.l2.Writeback_hits::total                 12277                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   793                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         15007                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4191                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19198                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        15007                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4191                       # number of overall hits
system.l2.overall_hits::total                   19198                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         9774                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9375                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19149                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8911                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         9774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        18286                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28060                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         9774                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        18286                       # number of overall misses
system.l2.overall_misses::total                 28060                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    810192250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    817397000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1627589250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    797164500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     797164500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    810192250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1614561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2424753750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    810192250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1614561500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2424753750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        24781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37554                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12277                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12277                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9704                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        24781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        22477                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47258                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        24781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        22477                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47258                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.394415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.733970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.509906                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.918281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918281                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.394415                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.813543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.593762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.394415                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.813543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.593762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82892.597708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87189.013333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84996.044180                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 89458.478285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89458.478285                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82892.597708                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88294.952423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86413.177120                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82892.597708                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88294.952423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86413.177120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9517                       # number of writebacks
system.l2.writebacks::total                      9517                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         9774                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9375                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19149                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8911                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         9774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        18286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28060                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         9774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        18286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28060                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         6894                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6894                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         2590                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2590                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         9484                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9484                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    687406250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    699955500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1387361750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    686908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    686908000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    687406250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1386863500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2074269750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    687406250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1386863500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2074269750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   1453070000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1453070000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    545294000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    545294000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   1998364000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1998364000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.394415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.733970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.509906                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.918281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918281                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.394415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.813543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.593762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.394415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.813543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.593762                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70330.084919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74661.920000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72450.872108                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 77085.400067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77085.400067                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70330.084919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75842.912611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73922.656807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70330.084919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75842.912611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73922.656807                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210773.136060                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210773.136060                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210538.223938                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210538.223938                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210708.983551                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210708.983551                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               26043                       # Transaction distribution
system.membus.trans_dist::ReadResp              26043                       # Transaction distribution
system.membus.trans_dist::WriteReq               2590                       # Transaction distribution
system.membus.trans_dist::WriteResp              2590                       # Transaction distribution
system.membus.trans_dist::Writeback              9517                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8911                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        18968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        65637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        84605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  84605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2404928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2415448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2415448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             47061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   47061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               47061                       # Request fanout histogram
system.membus.reqLayer0.occupancy            14052000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82831000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy          165674250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1013457                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       791829                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        17556                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       557263                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          283321                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.841524                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           96304                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          982                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               572053                       # DTB read hits
system.switch_cpus.dtb.read_misses               3248                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           127709                       # DTB read accesses
system.switch_cpus.dtb.write_hits              302702                       # DTB write hits
system.switch_cpus.dtb.write_misses              1099                       # DTB write misses
system.switch_cpus.dtb.write_acv                   49                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           61020                       # DTB write accesses
system.switch_cpus.dtb.data_hits               874755                       # DTB hits
system.switch_cpus.dtb.data_misses               4347                       # DTB misses
system.switch_cpus.dtb.data_acv                    71                       # DTB access violations
system.switch_cpus.dtb.data_accesses           188729                       # DTB accesses
system.switch_cpus.itb.fetch_hits              167674                       # ITB hits
system.switch_cpus.itb.fetch_misses              2485                       # ITB misses
system.switch_cpus.itb.fetch_acv                  283                       # ITB acv
system.switch_cpus.itb.fetch_accesses          170159                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  8892918                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1169905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                3833652                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1013457                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       379625                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               6583022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           67548                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                376                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1059                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        79871                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            570129                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         12023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7868138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.487238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.683075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7113537     90.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            62067      0.79%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            93874      1.19%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            81709      1.04%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           117431      1.49%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            51026      0.65%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            68309      0.87%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            37478      0.48%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           242707      3.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7868138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.113962                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.431090                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           890864                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6355238                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            507723                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         82526                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          31787                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        61229                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2008                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        3216805                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4915                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          31787                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           933201                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         2595264                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3369784                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            546784                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        391318                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        3059532                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4853                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          93615                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          19460                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         194253                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      2126382                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       3685444                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      3680908                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3985                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       1767011                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           359368                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        87539                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         8473                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            599306                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       577891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       320169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       216678                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91814                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            2829447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       126023                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           2754876                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         2648                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       503853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       254062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        82298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7868138                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.350131                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.060805                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6721469     85.43%     85.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       496343      6.31%     91.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       223904      2.85%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       153030      1.94%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       136130      1.73%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        59835      0.76%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        46129      0.59%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        19218      0.24%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        12080      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7868138                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           16853     19.97%     19.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.01%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          39557     46.88%     66.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         27971     33.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1781418     64.66%     64.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2715      0.10%     64.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1502      0.05%     64.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           67      0.00%     64.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          133      0.00%     64.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     64.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.01%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       610330     22.15%     87.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       306975     11.14%     98.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        50997      1.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2754876                       # Type of FU issued
system.switch_cpus.iq.rate                   0.309783                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               84387                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.030632                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     13453303                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      3457255                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2655201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11622                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5937                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         5545                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        2832742                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6028                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30884                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       109777                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3925                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        33940                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         7234                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        45947                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          31787                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2211461                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        277700                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      2999546                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6446                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        577891                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       320169                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        90310                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        266364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3925                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         8328                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        19334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        27662                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       2728984                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        577329                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25892                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 44076                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               881563                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           470543                       # Number of branches executed
system.switch_cpus.iew.exec_stores             304234                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.306872                       # Inst execution rate
system.switch_cpus.iew.wb_sent                2677043                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               2660746                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1407995                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           1847717                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.299198                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.762019                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       508210                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        43725                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        26203                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7781597                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.318940                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.213634                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6917182     88.89%     88.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       389456      5.00%     93.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       151586      1.95%     95.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        76359      0.98%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        60678      0.78%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        40116      0.52%     98.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        15871      0.20%     98.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        21156      0.27%     98.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       109193      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7781597                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      2481859                       # Number of instructions committed
system.switch_cpus.commit.committedOps        2481859                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 754343                       # Number of memory references committed
system.switch_cpus.commit.loads                468114                       # Number of loads committed
system.switch_cpus.commit.membars               26719                       # Number of memory barriers committed
system.switch_cpus.commit.branches             432586                       # Number of branches committed
system.switch_cpus.commit.fp_insts               5303                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           2386900                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        82088                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        30732      1.24%      1.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1614071     65.03%     66.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2632      0.11%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1491      0.06%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           65      0.00%     66.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          130      0.01%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.01%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       494833     19.94%     86.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       286662     11.55%     97.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        50997      2.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      2481859                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        109193                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10640170                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             6067048                       # The number of ROB writes
system.switch_cpus.timesIdled                   15751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1024780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             2451619                       # Number of Instructions Simulated
system.switch_cpus.committedOps               2451619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.627365                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.627365                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.275682                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.275682                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          3402553                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1928251                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3892                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             3219                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           74560                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          44904                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44450                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44450                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2590                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2590                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9704                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        49564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        76201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                125765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1585984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2234776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3820760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            69022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69022    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              69022                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           48083000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          39108747                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44734249                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
