

================================================================
== Vitis HLS Report for 'clefia'
================================================================
* Date:           Mon Dec 12 08:59:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 439
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 56 27 2 194 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 194 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 194 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 211 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 276 247 222 414 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 414 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 414 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 431 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.29>
ST_1 : Operation 440 [1/1] (1.00ns)   --->   "%key_bitlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %key_bitlen"   --->   Operation 440 'read' 'key_bitlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%xor_ln124_485_loc = alloca i64 1"   --->   Operation 441 'alloca' 'xor_ln124_485_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%xor_ln124_484_loc = alloca i64 1"   --->   Operation 442 'alloca' 'xor_ln124_484_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%xor_ln124_483_loc = alloca i64 1"   --->   Operation 443 'alloca' 'xor_ln124_483_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%xor_ln124_482_loc = alloca i64 1"   --->   Operation 444 'alloca' 'xor_ln124_482_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%fin_7_load_11_loc = alloca i64 1"   --->   Operation 445 'alloca' 'fin_7_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%fin_7_load_10_loc = alloca i64 1"   --->   Operation 446 'alloca' 'fin_7_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%fin_7_load_9_loc = alloca i64 1"   --->   Operation 447 'alloca' 'fin_7_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%fin_7_load_8_loc = alloca i64 1"   --->   Operation 448 'alloca' 'fin_7_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%xor_ln124_477_loc = alloca i64 1"   --->   Operation 449 'alloca' 'xor_ln124_477_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%xor_ln124_476_loc = alloca i64 1"   --->   Operation 450 'alloca' 'xor_ln124_476_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%xor_ln124_475_loc = alloca i64 1"   --->   Operation 451 'alloca' 'xor_ln124_475_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%xor_ln124_474_loc = alloca i64 1"   --->   Operation 452 'alloca' 'xor_ln124_474_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%fin_7_load_3_loc = alloca i64 1"   --->   Operation 453 'alloca' 'fin_7_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%fin_7_load_2_loc = alloca i64 1"   --->   Operation 454 'alloca' 'fin_7_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%fin_7_load_1_loc = alloca i64 1"   --->   Operation 455 'alloca' 'fin_7_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%fin_7_load_loc = alloca i64 1"   --->   Operation 456 'alloca' 'fin_7_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%xor_ln124_311_loc = alloca i64 1"   --->   Operation 457 'alloca' 'xor_ln124_311_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%xor_ln124_310_loc = alloca i64 1"   --->   Operation 458 'alloca' 'xor_ln124_310_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%xor_ln124_309_loc = alloca i64 1"   --->   Operation 459 'alloca' 'xor_ln124_309_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%xor_ln124_308_loc = alloca i64 1"   --->   Operation 460 'alloca' 'xor_ln124_308_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%fin_6_load_27_loc = alloca i64 1"   --->   Operation 461 'alloca' 'fin_6_load_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%fin_6_load_26_loc = alloca i64 1"   --->   Operation 462 'alloca' 'fin_6_load_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%fin_6_load_25_loc = alloca i64 1"   --->   Operation 463 'alloca' 'fin_6_load_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%fin_6_load_24_loc = alloca i64 1"   --->   Operation 464 'alloca' 'fin_6_load_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%xor_ln124_303_loc = alloca i64 1"   --->   Operation 465 'alloca' 'xor_ln124_303_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%xor_ln124_302_loc = alloca i64 1"   --->   Operation 466 'alloca' 'xor_ln124_302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%xor_ln124_301_loc = alloca i64 1"   --->   Operation 467 'alloca' 'xor_ln124_301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%xor_ln124_300_loc = alloca i64 1"   --->   Operation 468 'alloca' 'xor_ln124_300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%fin_6_load_19_loc = alloca i64 1"   --->   Operation 469 'alloca' 'fin_6_load_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%fin_6_load_18_loc = alloca i64 1"   --->   Operation 470 'alloca' 'fin_6_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%fin_6_load_17_loc = alloca i64 1"   --->   Operation 471 'alloca' 'fin_6_load_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%fin_6_load_16_loc = alloca i64 1"   --->   Operation 472 'alloca' 'fin_6_load_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%xor_ln124_295_loc = alloca i64 1"   --->   Operation 473 'alloca' 'xor_ln124_295_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%xor_ln124_294_loc = alloca i64 1"   --->   Operation 474 'alloca' 'xor_ln124_294_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%xor_ln124_293_loc = alloca i64 1"   --->   Operation 475 'alloca' 'xor_ln124_293_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%xor_ln124_292_loc = alloca i64 1"   --->   Operation 476 'alloca' 'xor_ln124_292_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%fin_6_load_11_loc = alloca i64 1"   --->   Operation 477 'alloca' 'fin_6_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%fin_6_load_10_loc = alloca i64 1"   --->   Operation 478 'alloca' 'fin_6_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%fin_6_load_9_loc = alloca i64 1"   --->   Operation 479 'alloca' 'fin_6_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%fin_6_load_8_loc = alloca i64 1"   --->   Operation 480 'alloca' 'fin_6_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%xor_ln124_287_loc = alloca i64 1"   --->   Operation 481 'alloca' 'xor_ln124_287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%xor_ln124_286_loc = alloca i64 1"   --->   Operation 482 'alloca' 'xor_ln124_286_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%xor_ln124_285_loc = alloca i64 1"   --->   Operation 483 'alloca' 'xor_ln124_285_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%xor_ln124_284_loc = alloca i64 1"   --->   Operation 484 'alloca' 'xor_ln124_284_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%fin_6_load_3_loc = alloca i64 1"   --->   Operation 485 'alloca' 'fin_6_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%fin_6_load_2_loc = alloca i64 1"   --->   Operation 486 'alloca' 'fin_6_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%fin_6_load_1_loc = alloca i64 1"   --->   Operation 487 'alloca' 'fin_6_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%fin_6_load_loc = alloca i64 1"   --->   Operation 488 'alloca' 'fin_6_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%xor_ln124_343_loc = alloca i64 1"   --->   Operation 489 'alloca' 'xor_ln124_343_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%xor_ln124_342_loc = alloca i64 1"   --->   Operation 490 'alloca' 'xor_ln124_342_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%xor_ln124_341_loc = alloca i64 1"   --->   Operation 491 'alloca' 'xor_ln124_341_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%xor_ln124_340_loc = alloca i64 1"   --->   Operation 492 'alloca' 'xor_ln124_340_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%fin_5_load_27_loc = alloca i64 1"   --->   Operation 493 'alloca' 'fin_5_load_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%fin_5_load_26_loc = alloca i64 1"   --->   Operation 494 'alloca' 'fin_5_load_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%fin_5_load_25_loc = alloca i64 1"   --->   Operation 495 'alloca' 'fin_5_load_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%fin_5_load_24_loc = alloca i64 1"   --->   Operation 496 'alloca' 'fin_5_load_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%xor_ln124_335_loc = alloca i64 1"   --->   Operation 497 'alloca' 'xor_ln124_335_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%xor_ln124_334_loc = alloca i64 1"   --->   Operation 498 'alloca' 'xor_ln124_334_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%xor_ln124_333_loc = alloca i64 1"   --->   Operation 499 'alloca' 'xor_ln124_333_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%xor_ln124_332_loc = alloca i64 1"   --->   Operation 500 'alloca' 'xor_ln124_332_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%fin_5_load_19_loc = alloca i64 1"   --->   Operation 501 'alloca' 'fin_5_load_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%fin_5_load_18_loc = alloca i64 1"   --->   Operation 502 'alloca' 'fin_5_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%fin_5_load_17_loc = alloca i64 1"   --->   Operation 503 'alloca' 'fin_5_load_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%fin_5_load_16_loc = alloca i64 1"   --->   Operation 504 'alloca' 'fin_5_load_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%xor_ln124_327_loc = alloca i64 1"   --->   Operation 505 'alloca' 'xor_ln124_327_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%xor_ln124_326_loc = alloca i64 1"   --->   Operation 506 'alloca' 'xor_ln124_326_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%xor_ln124_325_loc = alloca i64 1"   --->   Operation 507 'alloca' 'xor_ln124_325_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%xor_ln124_324_loc = alloca i64 1"   --->   Operation 508 'alloca' 'xor_ln124_324_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%fin_5_load_11_loc = alloca i64 1"   --->   Operation 509 'alloca' 'fin_5_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%fin_5_load_10_loc = alloca i64 1"   --->   Operation 510 'alloca' 'fin_5_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%fin_5_load_9_loc = alloca i64 1"   --->   Operation 511 'alloca' 'fin_5_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%fin_5_load_8_loc = alloca i64 1"   --->   Operation 512 'alloca' 'fin_5_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%xor_ln124_319_loc = alloca i64 1"   --->   Operation 513 'alloca' 'xor_ln124_319_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%xor_ln124_318_loc = alloca i64 1"   --->   Operation 514 'alloca' 'xor_ln124_318_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%xor_ln124_317_loc = alloca i64 1"   --->   Operation 515 'alloca' 'xor_ln124_317_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%xor_ln124_316_loc = alloca i64 1"   --->   Operation 516 'alloca' 'xor_ln124_316_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%fin_5_load_3_loc = alloca i64 1"   --->   Operation 517 'alloca' 'fin_5_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%fin_5_load_2_loc = alloca i64 1"   --->   Operation 518 'alloca' 'fin_5_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%fin_5_load_1_loc = alloca i64 1"   --->   Operation 519 'alloca' 'fin_5_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%fin_5_load_loc = alloca i64 1"   --->   Operation 520 'alloca' 'fin_5_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%xor_ln124_279_loc = alloca i64 1"   --->   Operation 521 'alloca' 'xor_ln124_279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%xor_ln124_278_loc = alloca i64 1"   --->   Operation 522 'alloca' 'xor_ln124_278_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%xor_ln124_277_loc = alloca i64 1"   --->   Operation 523 'alloca' 'xor_ln124_277_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%xor_ln124_276_loc = alloca i64 1"   --->   Operation 524 'alloca' 'xor_ln124_276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%fin_4_load_11_loc = alloca i64 1"   --->   Operation 525 'alloca' 'fin_4_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%fin_4_load_10_loc = alloca i64 1"   --->   Operation 526 'alloca' 'fin_4_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%fin_4_load_9_loc = alloca i64 1"   --->   Operation 527 'alloca' 'fin_4_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%fin_4_load_8_loc = alloca i64 1"   --->   Operation 528 'alloca' 'fin_4_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%xor_ln124_271_loc = alloca i64 1"   --->   Operation 529 'alloca' 'xor_ln124_271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%xor_ln124_270_loc = alloca i64 1"   --->   Operation 530 'alloca' 'xor_ln124_270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%xor_ln124_269_loc = alloca i64 1"   --->   Operation 531 'alloca' 'xor_ln124_269_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%xor_ln124_268_loc = alloca i64 1"   --->   Operation 532 'alloca' 'xor_ln124_268_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%fin_4_load_3_loc = alloca i64 1"   --->   Operation 533 'alloca' 'fin_4_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%fin_4_load_2_loc = alloca i64 1"   --->   Operation 534 'alloca' 'fin_4_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%fin_4_load_1_loc = alloca i64 1"   --->   Operation 535 'alloca' 'fin_4_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%fin_4_load_loc = alloca i64 1"   --->   Operation 536 'alloca' 'fin_4_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%xor_ln124_263_loc = alloca i64 1"   --->   Operation 537 'alloca' 'xor_ln124_263_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%xor_ln124_262_loc = alloca i64 1"   --->   Operation 538 'alloca' 'xor_ln124_262_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%xor_ln124_261_loc = alloca i64 1"   --->   Operation 539 'alloca' 'xor_ln124_261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%xor_ln124_260_loc = alloca i64 1"   --->   Operation 540 'alloca' 'xor_ln124_260_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%fin_3_load_11_loc = alloca i64 1"   --->   Operation 541 'alloca' 'fin_3_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%fin_3_load_10_loc = alloca i64 1"   --->   Operation 542 'alloca' 'fin_3_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%fin_3_load_9_loc = alloca i64 1"   --->   Operation 543 'alloca' 'fin_3_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%fin_3_load_8_loc = alloca i64 1"   --->   Operation 544 'alloca' 'fin_3_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%xor_ln124_255_loc = alloca i64 1"   --->   Operation 545 'alloca' 'xor_ln124_255_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%xor_ln124_254_loc = alloca i64 1"   --->   Operation 546 'alloca' 'xor_ln124_254_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%xor_ln124_253_loc = alloca i64 1"   --->   Operation 547 'alloca' 'xor_ln124_253_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%xor_ln124_252_loc = alloca i64 1"   --->   Operation 548 'alloca' 'xor_ln124_252_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%fin_3_load_3_loc = alloca i64 1"   --->   Operation 549 'alloca' 'fin_3_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%fin_3_load_2_loc = alloca i64 1"   --->   Operation 550 'alloca' 'fin_3_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%fin_3_load_1_loc = alloca i64 1"   --->   Operation 551 'alloca' 'fin_3_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%fin_3_load_loc = alloca i64 1"   --->   Operation 552 'alloca' 'fin_3_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%xor_ln124_68_loc = alloca i64 1"   --->   Operation 553 'alloca' 'xor_ln124_68_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%xor_ln124_67_loc = alloca i64 1"   --->   Operation 554 'alloca' 'xor_ln124_67_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%xor_ln124_66_loc = alloca i64 1"   --->   Operation 555 'alloca' 'xor_ln124_66_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%xor_ln124_65_loc = alloca i64 1"   --->   Operation 556 'alloca' 'xor_ln124_65_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%fin_2_load_27_loc = alloca i64 1"   --->   Operation 557 'alloca' 'fin_2_load_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%fin_2_load_26_loc = alloca i64 1"   --->   Operation 558 'alloca' 'fin_2_load_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%fin_2_load_25_loc = alloca i64 1"   --->   Operation 559 'alloca' 'fin_2_load_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%fin_2_load_24_loc = alloca i64 1"   --->   Operation 560 'alloca' 'fin_2_load_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%xor_ln124_60_loc = alloca i64 1"   --->   Operation 561 'alloca' 'xor_ln124_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%xor_ln124_59_loc = alloca i64 1"   --->   Operation 562 'alloca' 'xor_ln124_59_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%xor_ln124_58_loc = alloca i64 1"   --->   Operation 563 'alloca' 'xor_ln124_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%xor_ln124_57_loc = alloca i64 1"   --->   Operation 564 'alloca' 'xor_ln124_57_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%fin_2_load_19_loc = alloca i64 1"   --->   Operation 565 'alloca' 'fin_2_load_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%fin_2_load_18_loc = alloca i64 1"   --->   Operation 566 'alloca' 'fin_2_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%fin_2_load_17_loc = alloca i64 1"   --->   Operation 567 'alloca' 'fin_2_load_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%fin_2_load_16_loc = alloca i64 1"   --->   Operation 568 'alloca' 'fin_2_load_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%xor_ln124_50_loc = alloca i64 1"   --->   Operation 569 'alloca' 'xor_ln124_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%xor_ln124_49_loc = alloca i64 1"   --->   Operation 570 'alloca' 'xor_ln124_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%xor_ln124_48_loc = alloca i64 1"   --->   Operation 571 'alloca' 'xor_ln124_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%xor_ln124_47_loc = alloca i64 1"   --->   Operation 572 'alloca' 'xor_ln124_47_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%fin_2_load_11_loc = alloca i64 1"   --->   Operation 573 'alloca' 'fin_2_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%fin_2_load_10_loc = alloca i64 1"   --->   Operation 574 'alloca' 'fin_2_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%fin_2_load_9_loc = alloca i64 1"   --->   Operation 575 'alloca' 'fin_2_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%fin_2_load_8_loc = alloca i64 1"   --->   Operation 576 'alloca' 'fin_2_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%xor_ln124_34_loc = alloca i64 1"   --->   Operation 577 'alloca' 'xor_ln124_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%xor_ln124_33_loc = alloca i64 1"   --->   Operation 578 'alloca' 'xor_ln124_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%xor_ln124_30_loc = alloca i64 1"   --->   Operation 579 'alloca' 'xor_ln124_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%xor_ln124_29_loc = alloca i64 1"   --->   Operation 580 'alloca' 'xor_ln124_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%fin_2_load_3_loc = alloca i64 1"   --->   Operation 581 'alloca' 'fin_2_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%fin_2_load_2_loc = alloca i64 1"   --->   Operation 582 'alloca' 'fin_2_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%fin_2_load_1_loc = alloca i64 1"   --->   Operation 583 'alloca' 'fin_2_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%fin_2_load_loc = alloca i64 1"   --->   Operation 584 'alloca' 'fin_2_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%xor_ln124_121_loc = alloca i64 1"   --->   Operation 585 'alloca' 'xor_ln124_121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%xor_ln124_120_loc = alloca i64 1"   --->   Operation 586 'alloca' 'xor_ln124_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%xor_ln124_119_loc = alloca i64 1"   --->   Operation 587 'alloca' 'xor_ln124_119_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%xor_ln124_118_loc = alloca i64 1"   --->   Operation 588 'alloca' 'xor_ln124_118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%fin_1_load_27_loc = alloca i64 1"   --->   Operation 589 'alloca' 'fin_1_load_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%fin_1_load_26_loc = alloca i64 1"   --->   Operation 590 'alloca' 'fin_1_load_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%fin_1_load_25_loc = alloca i64 1"   --->   Operation 591 'alloca' 'fin_1_load_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%fin_1_load_24_loc = alloca i64 1"   --->   Operation 592 'alloca' 'fin_1_load_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%xor_ln124_113_loc = alloca i64 1"   --->   Operation 593 'alloca' 'xor_ln124_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%xor_ln124_112_loc = alloca i64 1"   --->   Operation 594 'alloca' 'xor_ln124_112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%xor_ln124_111_loc = alloca i64 1"   --->   Operation 595 'alloca' 'xor_ln124_111_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%xor_ln124_110_loc = alloca i64 1"   --->   Operation 596 'alloca' 'xor_ln124_110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%fin_1_load_19_loc = alloca i64 1"   --->   Operation 597 'alloca' 'fin_1_load_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%fin_1_load_18_loc = alloca i64 1"   --->   Operation 598 'alloca' 'fin_1_load_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%fin_1_load_17_loc = alloca i64 1"   --->   Operation 599 'alloca' 'fin_1_load_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%fin_1_load_16_loc = alloca i64 1"   --->   Operation 600 'alloca' 'fin_1_load_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%xor_ln124_103_loc = alloca i64 1"   --->   Operation 601 'alloca' 'xor_ln124_103_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%xor_ln124_102_loc = alloca i64 1"   --->   Operation 602 'alloca' 'xor_ln124_102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%xor_ln124_101_loc = alloca i64 1"   --->   Operation 603 'alloca' 'xor_ln124_101_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%xor_ln124_100_loc = alloca i64 1"   --->   Operation 604 'alloca' 'xor_ln124_100_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%fin_1_load_11_loc = alloca i64 1"   --->   Operation 605 'alloca' 'fin_1_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%fin_1_load_10_loc = alloca i64 1"   --->   Operation 606 'alloca' 'fin_1_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%fin_1_load_9_loc = alloca i64 1"   --->   Operation 607 'alloca' 'fin_1_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%fin_1_load_8_loc = alloca i64 1"   --->   Operation 608 'alloca' 'fin_1_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%xor_ln124_87_loc = alloca i64 1"   --->   Operation 609 'alloca' 'xor_ln124_87_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%xor_ln124_86_loc = alloca i64 1"   --->   Operation 610 'alloca' 'xor_ln124_86_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%xor_ln124_83_loc = alloca i64 1"   --->   Operation 611 'alloca' 'xor_ln124_83_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%xor_ln124_82_loc = alloca i64 1"   --->   Operation 612 'alloca' 'xor_ln124_82_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%fin_1_load_3_loc = alloca i64 1"   --->   Operation 613 'alloca' 'fin_1_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%fin_1_load_2_loc = alloca i64 1"   --->   Operation 614 'alloca' 'fin_1_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%fin_1_load_1_loc = alloca i64 1"   --->   Operation 615 'alloca' 'fin_1_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%fin_1_load_loc = alloca i64 1"   --->   Operation 616 'alloca' 'fin_1_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%xor_ln124_15_loc = alloca i64 1"   --->   Operation 617 'alloca' 'xor_ln124_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%xor_ln124_14_loc = alloca i64 1"   --->   Operation 618 'alloca' 'xor_ln124_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%xor_ln124_13_loc = alloca i64 1"   --->   Operation 619 'alloca' 'xor_ln124_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%xor_ln124_12_loc = alloca i64 1"   --->   Operation 620 'alloca' 'xor_ln124_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%fin_load_11_loc = alloca i64 1"   --->   Operation 621 'alloca' 'fin_load_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%fin_load_10_loc = alloca i64 1"   --->   Operation 622 'alloca' 'fin_load_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%fin_load_9_loc = alloca i64 1"   --->   Operation 623 'alloca' 'fin_load_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%fin_load_8_loc = alloca i64 1"   --->   Operation 624 'alloca' 'fin_load_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%xor_ln124_7_loc = alloca i64 1"   --->   Operation 625 'alloca' 'xor_ln124_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%xor_ln124_6_loc = alloca i64 1"   --->   Operation 626 'alloca' 'xor_ln124_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%xor_ln124_5_loc = alloca i64 1"   --->   Operation 627 'alloca' 'xor_ln124_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%xor_ln124_4_loc = alloca i64 1"   --->   Operation 628 'alloca' 'xor_ln124_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%fin_load_3_loc = alloca i64 1"   --->   Operation 629 'alloca' 'fin_load_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%fin_load_2_loc = alloca i64 1"   --->   Operation 630 'alloca' 'fin_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%fin_load_1_loc = alloca i64 1"   --->   Operation 631 'alloca' 'fin_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%fin_load_loc = alloca i64 1"   --->   Operation 632 'alloca' 'fin_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%t_17 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 633 'alloca' 't_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%t_16 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 634 'alloca' 't_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%t_15 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 635 'alloca' 't_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%t_14 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 636 'alloca' 't_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%t_13 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 637 'alloca' 't_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%t_12 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 638 'alloca' 't_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%t_11 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 639 'alloca' 't_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%t_10 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 640 'alloca' 't_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%t_9 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 641 'alloca' 't_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%t_8 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 642 'alloca' 't_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%t_7 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 643 'alloca' 't_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%t_6 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 644 'alloca' 't_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%t_5 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 645 'alloca' 't_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%t_4 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 646 'alloca' 't_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%t_3 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 647 'alloca' 't_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%t_2 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 648 'alloca' 't_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%t_1 = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 649 'alloca' 't_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%t = alloca i64 1" [clefia.c:244->clefia.c:314->clefia.c:396]   --->   Operation 650 'alloca' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%fin_7 = alloca i64 1" [clefia.c:226]   --->   Operation 651 'alloca' 'fin_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%fout_7 = alloca i64 1" [clefia.c:226]   --->   Operation 652 'alloca' 'fout_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%rin_1 = alloca i64 1" [clefia.c:428->clefia.c:469]   --->   Operation 653 'alloca' 'rin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%rout_1 = alloca i64 1" [clefia.c:428->clefia.c:469]   --->   Operation 654 'alloca' 'rout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%fin_6 = alloca i64 1" [clefia.c:207]   --->   Operation 655 'alloca' 'fin_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%fout_6 = alloca i64 1" [clefia.c:207]   --->   Operation 656 'alloca' 'fout_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%lk_1 = alloca i64 1" [clefia.c:362->clefia.c:402]   --->   Operation 657 'alloca' 'lk_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%fin_5 = alloca i64 1" [clefia.c:207]   --->   Operation 658 'alloca' 'fin_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%fout_5 = alloca i64 1" [clefia.c:207]   --->   Operation 659 'alloca' 'fout_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%skey256_1 = alloca i64 1" [clefia.c:323->clefia.c:399]   --->   Operation 660 'alloca' 'skey256_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%lk_2 = alloca i64 1" [clefia.c:324->clefia.c:399]   --->   Operation 661 'alloca' 'lk_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%fin_4 = alloca i64 1" [clefia.c:190]   --->   Operation 662 'alloca' 'fin_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%fout_4 = alloca i64 1" [clefia.c:190]   --->   Operation 663 'alloca' 'fout_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%lk_3 = alloca i64 1" [clefia.c:298->clefia.c:396]   --->   Operation 664 'alloca' 'lk_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%fin_3 = alloca i64 1" [clefia.c:190]   --->   Operation 665 'alloca' 'fin_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%fout_3 = alloca i64 1" [clefia.c:190]   --->   Operation 666 'alloca' 'fout_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%rin = alloca i64 1" [clefia.c:411->clefia.c:464]   --->   Operation 667 'alloca' 'rin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%rout = alloca i64 1" [clefia.c:411->clefia.c:464]   --->   Operation 668 'alloca' 'rout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%fin_2 = alloca i64 1" [clefia.c:207]   --->   Operation 669 'alloca' 'fin_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%fout_2 = alloca i64 1" [clefia.c:207]   --->   Operation 670 'alloca' 'fout_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%lk_4 = alloca i64 1" [clefia.c:362->clefia.c:402]   --->   Operation 671 'alloca' 'lk_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%fin_1 = alloca i64 1" [clefia.c:207]   --->   Operation 672 'alloca' 'fin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%fout_1 = alloca i64 1" [clefia.c:207]   --->   Operation 673 'alloca' 'fout_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%skey256 = alloca i64 1" [clefia.c:323->clefia.c:399]   --->   Operation 674 'alloca' 'skey256' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%lk_5 = alloca i64 1" [clefia.c:324->clefia.c:399]   --->   Operation 675 'alloca' 'lk_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%fin = alloca i64 1" [clefia.c:190]   --->   Operation 676 'alloca' 'fin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%fout = alloca i64 1" [clefia.c:190]   --->   Operation 677 'alloca' 'fout' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%lk = alloca i64 1" [clefia.c:298->clefia.c:396]   --->   Operation 678 'alloca' 'lk' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%spectopmodule_ln450 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [clefia.c:450]   --->   Operation 679 'spectopmodule' 'spectopmodule_ln450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 680 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 681 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 682 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 683 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key_bitlen"   --->   Operation 684 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 685 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 686 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 687 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 688 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1"   --->   Operation 689 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_enc"   --->   Operation 690 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 691 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 693 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_dec"   --->   Operation 694 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 695 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%ct = alloca i64 1" [clefia.c:458]   --->   Operation 696 'alloca' 'ct' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%rk = alloca i64 1" [clefia.c:459]   --->   Operation 697 'alloca' 'rk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (2.47ns)   --->   "%icmp_ln395 = icmp_eq  i32 %key_bitlen_read, i32 128" [clefia.c:395]   --->   Operation 698 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i, void %while.body.i.i.i.preheader" [clefia.c:395]   --->   Operation 699 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (2.47ns)   --->   "%icmp_ln398 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 700 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %if.else3.i, void %while.body.i.i6.preheader" [clefia.c:398]   --->   Operation 701 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (2.47ns)   --->   "%icmp_ln401 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 702 'icmp' 'icmp_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %ClefiaKeySet.exit, void %while.body.i.i.i24.preheader" [clefia.c:401]   --->   Operation 703 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 1.82>
ST_1 : Operation 704 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label157, i8 %fin_2, i8 %skey"   --->   Operation 704 'call' 'call_ln0' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 705 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label152, i8 %skey256, i8 %skey"   --->   Operation 705 'call' 'call_ln0' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 706 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1, i8 %fin, i8 %skey"   --->   Operation 706 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 707 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label157, i8 %fin_2, i8 %skey"   --->   Operation 707 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 708 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label458, i8 %fin_2, i8 %fin_2_load_loc, i8 %fin_2_load_1_loc, i8 %fin_2_load_2_loc, i8 %fin_2_load_3_loc, i8 %xor_ln124_29_loc, i8 %xor_ln124_30_loc, i8 %xor_ln124_33_loc, i8 %xor_ln124_34_loc, i8 %fin_2_load_8_loc, i8 %fin_2_load_9_loc, i8 %fin_2_load_10_loc, i8 %fin_2_load_11_loc, i8 %xor_ln124_47_loc, i8 %xor_ln124_48_loc, i8 %xor_ln124_49_loc, i8 %xor_ln124_50_loc, i8 %fin_2_load_16_loc, i8 %fin_2_load_17_loc, i8 %fin_2_load_18_loc, i8 %fin_2_load_19_loc, i8 %xor_ln124_57_loc, i8 %xor_ln124_58_loc, i8 %xor_ln124_59_loc, i8 %xor_ln124_60_loc, i8 %fin_2_load_24_loc, i8 %fin_2_load_25_loc, i8 %fin_2_load_26_loc, i8 %fin_2_load_27_loc, i8 %xor_ln124_65_loc, i8 %xor_ln124_66_loc, i8 %xor_ln124_67_loc, i8 %xor_ln124_68_loc, i8 %con256, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 708 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 709 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label260, i8 %rk, i8 %skey"   --->   Operation 709 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 710 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label458, i8 %fin_2, i8 %fin_2_load_loc, i8 %fin_2_load_1_loc, i8 %fin_2_load_2_loc, i8 %fin_2_load_3_loc, i8 %xor_ln124_29_loc, i8 %xor_ln124_30_loc, i8 %xor_ln124_33_loc, i8 %xor_ln124_34_loc, i8 %fin_2_load_8_loc, i8 %fin_2_load_9_loc, i8 %fin_2_load_10_loc, i8 %fin_2_load_11_loc, i8 %xor_ln124_47_loc, i8 %xor_ln124_48_loc, i8 %xor_ln124_49_loc, i8 %xor_ln124_50_loc, i8 %fin_2_load_16_loc, i8 %fin_2_load_17_loc, i8 %fin_2_load_18_loc, i8 %fin_2_load_19_loc, i8 %xor_ln124_57_loc, i8 %xor_ln124_58_loc, i8 %xor_ln124_59_loc, i8 %xor_ln124_60_loc, i8 %fin_2_load_24_loc, i8 %fin_2_load_25_loc, i8 %fin_2_load_26_loc, i8 %fin_2_load_27_loc, i8 %xor_ln124_65_loc, i8 %xor_ln124_66_loc, i8 %xor_ln124_67_loc, i8 %xor_ln124_68_loc, i8 %con256, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 710 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 711 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label260, i8 %rk, i8 %skey"   --->   Operation 711 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%fout_2_addr_30 = getelementptr i8 %fout_2, i64 0, i64 30" [clefia.c:121]   --->   Operation 712 'getelementptr' 'fout_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%fout_2_addr_31 = getelementptr i8 %fout_2, i64 0, i64 31" [clefia.c:121]   --->   Operation 713 'getelementptr' 'fout_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%xor_ln124_67_loc_load = load i8 %xor_ln124_67_loc"   --->   Operation 714 'load' 'xor_ln124_67_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%xor_ln124_68_loc_load = load i8 %xor_ln124_68_loc"   --->   Operation 715 'load' 'xor_ln124_68_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_68_loc_load, i5 %fout_2_addr_31" [clefia.c:124]   --->   Operation 716 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 717 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_67_loc_load, i5 %fout_2_addr_30" [clefia.c:124]   --->   Operation 717 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 718 [1/1] (0.00ns)   --->   "%fout_2_addr_28 = getelementptr i8 %fout_2, i64 0, i64 28" [clefia.c:121]   --->   Operation 718 'getelementptr' 'fout_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 719 [1/1] (0.00ns)   --->   "%fout_2_addr_29 = getelementptr i8 %fout_2, i64 0, i64 29" [clefia.c:121]   --->   Operation 719 'getelementptr' 'fout_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 720 [1/1] (0.00ns)   --->   "%xor_ln124_65_loc_load = load i8 %xor_ln124_65_loc"   --->   Operation 720 'load' 'xor_ln124_65_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 721 [1/1] (0.00ns)   --->   "%xor_ln124_66_loc_load = load i8 %xor_ln124_66_loc"   --->   Operation 721 'load' 'xor_ln124_66_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 722 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_66_loc_load, i5 %fout_2_addr_29" [clefia.c:124]   --->   Operation 722 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 723 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_65_loc_load, i5 %fout_2_addr_28" [clefia.c:124]   --->   Operation 723 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 724 [1/1] (0.00ns)   --->   "%fout_2_addr_26 = getelementptr i8 %fout_2, i64 0, i64 26" [clefia.c:114]   --->   Operation 724 'getelementptr' 'fout_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 725 [1/1] (0.00ns)   --->   "%fout_2_addr_27 = getelementptr i8 %fout_2, i64 0, i64 27" [clefia.c:114]   --->   Operation 725 'getelementptr' 'fout_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 726 [1/1] (0.00ns)   --->   "%fin_2_load_45 = load i8 %fin_2_load_26_loc"   --->   Operation 726 'load' 'fin_2_load_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 727 [1/1] (0.00ns)   --->   "%fin_2_load_46 = load i8 %fin_2_load_27_loc"   --->   Operation 727 'load' 'fin_2_load_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 728 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_46, i5 %fout_2_addr_27" [clefia.c:117]   --->   Operation 728 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 729 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_45, i5 %fout_2_addr_26" [clefia.c:117]   --->   Operation 729 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 730 [1/1] (0.00ns)   --->   "%fout_2_addr_24 = getelementptr i8 %fout_2, i64 0, i64 24" [clefia.c:114]   --->   Operation 730 'getelementptr' 'fout_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 731 [1/1] (0.00ns)   --->   "%fout_2_addr_25 = getelementptr i8 %fout_2, i64 0, i64 25" [clefia.c:114]   --->   Operation 731 'getelementptr' 'fout_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%fin_2_load_43 = load i8 %fin_2_load_24_loc"   --->   Operation 732 'load' 'fin_2_load_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 733 [1/1] (0.00ns)   --->   "%fin_2_load_44 = load i8 %fin_2_load_25_loc"   --->   Operation 733 'load' 'fin_2_load_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 734 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_44, i5 %fout_2_addr_25" [clefia.c:117]   --->   Operation 734 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 735 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_43, i5 %fout_2_addr_24" [clefia.c:117]   --->   Operation 735 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 736 [1/1] (0.00ns)   --->   "%fout_2_addr_22 = getelementptr i8 %fout_2, i64 0, i64 22" [clefia.c:121]   --->   Operation 736 'getelementptr' 'fout_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%fout_2_addr_23 = getelementptr i8 %fout_2, i64 0, i64 23" [clefia.c:121]   --->   Operation 737 'getelementptr' 'fout_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%xor_ln124_59_loc_load = load i8 %xor_ln124_59_loc"   --->   Operation 738 'load' 'xor_ln124_59_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%xor_ln124_60_loc_load = load i8 %xor_ln124_60_loc"   --->   Operation 739 'load' 'xor_ln124_60_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_60_loc_load, i5 %fout_2_addr_23" [clefia.c:124]   --->   Operation 740 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 741 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_59_loc_load, i5 %fout_2_addr_22" [clefia.c:124]   --->   Operation 741 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 742 [1/1] (0.00ns)   --->   "%fout_2_addr_20 = getelementptr i8 %fout_2, i64 0, i64 20" [clefia.c:121]   --->   Operation 742 'getelementptr' 'fout_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 743 [1/1] (0.00ns)   --->   "%fout_2_addr_21 = getelementptr i8 %fout_2, i64 0, i64 21" [clefia.c:121]   --->   Operation 743 'getelementptr' 'fout_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 744 [1/1] (0.00ns)   --->   "%xor_ln124_57_loc_load = load i8 %xor_ln124_57_loc"   --->   Operation 744 'load' 'xor_ln124_57_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 745 [1/1] (0.00ns)   --->   "%xor_ln124_58_loc_load = load i8 %xor_ln124_58_loc"   --->   Operation 745 'load' 'xor_ln124_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 746 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_58_loc_load, i5 %fout_2_addr_21" [clefia.c:124]   --->   Operation 746 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 747 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_57_loc_load, i5 %fout_2_addr_20" [clefia.c:124]   --->   Operation 747 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 748 [1/1] (0.00ns)   --->   "%fout_2_addr_18 = getelementptr i8 %fout_2, i64 0, i64 18" [clefia.c:114]   --->   Operation 748 'getelementptr' 'fout_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 749 [1/1] (0.00ns)   --->   "%fout_2_addr_19 = getelementptr i8 %fout_2, i64 0, i64 19" [clefia.c:114]   --->   Operation 749 'getelementptr' 'fout_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 750 [1/1] (0.00ns)   --->   "%fin_2_load_41 = load i8 %fin_2_load_18_loc"   --->   Operation 750 'load' 'fin_2_load_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 751 [1/1] (0.00ns)   --->   "%fin_2_load_42 = load i8 %fin_2_load_19_loc"   --->   Operation 751 'load' 'fin_2_load_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 752 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_42, i5 %fout_2_addr_19" [clefia.c:117]   --->   Operation 752 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 753 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_41, i5 %fout_2_addr_18" [clefia.c:117]   --->   Operation 753 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%fout_2_addr_16 = getelementptr i8 %fout_2, i64 0, i64 16" [clefia.c:114]   --->   Operation 754 'getelementptr' 'fout_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%fout_2_addr_17 = getelementptr i8 %fout_2, i64 0, i64 17" [clefia.c:114]   --->   Operation 755 'getelementptr' 'fout_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%fin_2_load_39 = load i8 %fin_2_load_16_loc"   --->   Operation 756 'load' 'fin_2_load_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 757 [1/1] (0.00ns)   --->   "%fin_2_load_40 = load i8 %fin_2_load_17_loc"   --->   Operation 757 'load' 'fin_2_load_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 758 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_40, i5 %fout_2_addr_17" [clefia.c:117]   --->   Operation 758 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 759 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_39, i5 %fout_2_addr_16" [clefia.c:117]   --->   Operation 759 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 760 [1/1] (0.00ns)   --->   "%fout_2_addr_14 = getelementptr i8 %fout_2, i64 0, i64 14" [clefia.c:121]   --->   Operation 760 'getelementptr' 'fout_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 761 [1/1] (0.00ns)   --->   "%fout_2_addr_15 = getelementptr i8 %fout_2, i64 0, i64 15" [clefia.c:121]   --->   Operation 761 'getelementptr' 'fout_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 762 [1/1] (0.00ns)   --->   "%xor_ln124_49_loc_load = load i8 %xor_ln124_49_loc"   --->   Operation 762 'load' 'xor_ln124_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 763 [1/1] (0.00ns)   --->   "%xor_ln124_50_loc_load = load i8 %xor_ln124_50_loc"   --->   Operation 763 'load' 'xor_ln124_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 764 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_50_loc_load, i5 %fout_2_addr_15" [clefia.c:124]   --->   Operation 764 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 765 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_49_loc_load, i5 %fout_2_addr_14" [clefia.c:124]   --->   Operation 765 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%fout_2_addr_12 = getelementptr i8 %fout_2, i64 0, i64 12" [clefia.c:121]   --->   Operation 766 'getelementptr' 'fout_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 767 [1/1] (0.00ns)   --->   "%fout_2_addr_13 = getelementptr i8 %fout_2, i64 0, i64 13" [clefia.c:121]   --->   Operation 767 'getelementptr' 'fout_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 768 [1/1] (0.00ns)   --->   "%xor_ln124_47_loc_load = load i8 %xor_ln124_47_loc"   --->   Operation 768 'load' 'xor_ln124_47_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 769 [1/1] (0.00ns)   --->   "%xor_ln124_48_loc_load = load i8 %xor_ln124_48_loc"   --->   Operation 769 'load' 'xor_ln124_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 770 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_48_loc_load, i5 %fout_2_addr_13" [clefia.c:124]   --->   Operation 770 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 771 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_47_loc_load, i5 %fout_2_addr_12" [clefia.c:124]   --->   Operation 771 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 772 [1/1] (0.00ns)   --->   "%fout_2_addr_10 = getelementptr i8 %fout_2, i64 0, i64 10" [clefia.c:114]   --->   Operation 772 'getelementptr' 'fout_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 773 [1/1] (0.00ns)   --->   "%fout_2_addr_11 = getelementptr i8 %fout_2, i64 0, i64 11" [clefia.c:114]   --->   Operation 773 'getelementptr' 'fout_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%fin_2_load_37 = load i8 %fin_2_load_10_loc"   --->   Operation 774 'load' 'fin_2_load_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 775 [1/1] (0.00ns)   --->   "%fin_2_load_38 = load i8 %fin_2_load_11_loc"   --->   Operation 775 'load' 'fin_2_load_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 776 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_38, i5 %fout_2_addr_11" [clefia.c:117]   --->   Operation 776 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 777 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_37, i5 %fout_2_addr_10" [clefia.c:117]   --->   Operation 777 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 778 [1/1] (0.00ns)   --->   "%fout_2_addr_8 = getelementptr i8 %fout_2, i64 0, i64 8" [clefia.c:114]   --->   Operation 778 'getelementptr' 'fout_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 779 [1/1] (0.00ns)   --->   "%fout_2_addr_9 = getelementptr i8 %fout_2, i64 0, i64 9" [clefia.c:114]   --->   Operation 779 'getelementptr' 'fout_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 780 [1/1] (0.00ns)   --->   "%fin_2_load_35 = load i8 %fin_2_load_8_loc"   --->   Operation 780 'load' 'fin_2_load_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%fin_2_load_36 = load i8 %fin_2_load_9_loc"   --->   Operation 781 'load' 'fin_2_load_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 782 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_36, i5 %fout_2_addr_9" [clefia.c:117]   --->   Operation 782 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 783 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_35, i5 %fout_2_addr_8" [clefia.c:117]   --->   Operation 783 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 784 [1/1] (0.00ns)   --->   "%fout_2_addr_6 = getelementptr i8 %fout_2, i64 0, i64 6" [clefia.c:121]   --->   Operation 784 'getelementptr' 'fout_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 785 [1/1] (0.00ns)   --->   "%fout_2_addr_7 = getelementptr i8 %fout_2, i64 0, i64 7" [clefia.c:121]   --->   Operation 785 'getelementptr' 'fout_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 786 [1/1] (0.00ns)   --->   "%xor_ln124_33_loc_load = load i8 %xor_ln124_33_loc"   --->   Operation 786 'load' 'xor_ln124_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 787 [1/1] (0.00ns)   --->   "%xor_ln124_34_loc_load = load i8 %xor_ln124_34_loc"   --->   Operation 787 'load' 'xor_ln124_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 788 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_34_loc_load, i5 %fout_2_addr_7" [clefia.c:124]   --->   Operation 788 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 789 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_33_loc_load, i5 %fout_2_addr_6" [clefia.c:124]   --->   Operation 789 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 790 [1/1] (0.00ns)   --->   "%fout_2_addr_4 = getelementptr i8 %fout_2, i64 0, i64 4" [clefia.c:121]   --->   Operation 790 'getelementptr' 'fout_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 791 [1/1] (0.00ns)   --->   "%fout_2_addr_5 = getelementptr i8 %fout_2, i64 0, i64 5" [clefia.c:121]   --->   Operation 791 'getelementptr' 'fout_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 792 [1/1] (0.00ns)   --->   "%xor_ln124_29_loc_load = load i8 %xor_ln124_29_loc"   --->   Operation 792 'load' 'xor_ln124_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 793 [1/1] (0.00ns)   --->   "%xor_ln124_30_loc_load = load i8 %xor_ln124_30_loc"   --->   Operation 793 'load' 'xor_ln124_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 794 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_30_loc_load, i5 %fout_2_addr_5" [clefia.c:124]   --->   Operation 794 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 795 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_29_loc_load, i5 %fout_2_addr_4" [clefia.c:124]   --->   Operation 795 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 796 [1/1] (0.00ns)   --->   "%fout_2_addr_2 = getelementptr i8 %fout_2, i64 0, i64 2" [clefia.c:114]   --->   Operation 796 'getelementptr' 'fout_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 797 [1/1] (0.00ns)   --->   "%fout_2_addr_3 = getelementptr i8 %fout_2, i64 0, i64 3" [clefia.c:114]   --->   Operation 797 'getelementptr' 'fout_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 798 [1/1] (0.00ns)   --->   "%fin_2_load_33 = load i8 %fin_2_load_2_loc"   --->   Operation 798 'load' 'fin_2_load_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 799 [1/1] (0.00ns)   --->   "%fin_2_load_34 = load i8 %fin_2_load_3_loc"   --->   Operation 799 'load' 'fin_2_load_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 800 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_34, i5 %fout_2_addr_3" [clefia.c:117]   --->   Operation 800 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 801 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_33, i5 %fout_2_addr_2" [clefia.c:117]   --->   Operation 801 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 802 [1/1] (0.00ns)   --->   "%fout_2_addr = getelementptr i8 %fout_2, i64 0, i64 0" [clefia.c:114]   --->   Operation 802 'getelementptr' 'fout_2_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%fout_2_addr_1 = getelementptr i8 %fout_2, i64 0, i64 1" [clefia.c:114]   --->   Operation 803 'getelementptr' 'fout_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%fin_2_load = load i8 %fin_2_load_loc"   --->   Operation 804 'load' 'fin_2_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%fin_2_load_32 = load i8 %fin_2_load_1_loc"   --->   Operation 805 'load' 'fin_2_load_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 806 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load_32, i5 %fout_2_addr_1" [clefia.c:117]   --->   Operation 806 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 807 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_2_load, i5 %fout_2_addr" [clefia.c:117]   --->   Operation 807 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 808 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label159, i8 %fout_2, i8 %lk_4"   --->   Operation 808 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 809 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label159, i8 %fout_2, i8 %lk_4"   --->   Operation 809 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 810 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet256_label10, i8 %lk_4, i8 %rk, i8 %con256"   --->   Operation 810 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 811 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet256_label10, i8 %lk_4, i8 %rk, i8 %con256"   --->   Operation 811 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 812 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label261, i8 %rk, i8 %skey"   --->   Operation 812 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 1.82>
ST_26 : Operation 813 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label261, i8 %rk, i8 %skey"   --->   Operation 813 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 814 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit"   --->   Operation 814 'br' 'br_ln0' <Predicate = true> <Delay = 1.82>

State 27 <SV = 1> <Delay = 0.00>
ST_27 : Operation 815 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label152, i8 %skey256, i8 %skey"   --->   Operation 815 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 2> <Delay = 0.00>
ST_28 : Operation 816 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet192_label8, i8 %skey256, i8 %skey"   --->   Operation 816 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 3> <Delay = 0.00>
ST_29 : Operation 817 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet192_label8, i8 %skey256, i8 %skey"   --->   Operation 817 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 4> <Delay = 0.00>
ST_30 : Operation 818 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label153, i8 %skey256, i8 %fin_1"   --->   Operation 818 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 5> <Delay = 0.00>
ST_31 : Operation 819 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label153, i8 %skey256, i8 %fin_1"   --->   Operation 819 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 6> <Delay = 0.00>
ST_32 : Operation 820 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4, i8 %fin_1, i8 %fin_1_load_loc, i8 %fin_1_load_1_loc, i8 %fin_1_load_2_loc, i8 %fin_1_load_3_loc, i8 %xor_ln124_82_loc, i8 %xor_ln124_83_loc, i8 %xor_ln124_86_loc, i8 %xor_ln124_87_loc, i8 %fin_1_load_8_loc, i8 %fin_1_load_9_loc, i8 %fin_1_load_10_loc, i8 %fin_1_load_11_loc, i8 %xor_ln124_100_loc, i8 %xor_ln124_101_loc, i8 %xor_ln124_102_loc, i8 %xor_ln124_103_loc, i8 %fin_1_load_16_loc, i8 %fin_1_load_17_loc, i8 %fin_1_load_18_loc, i8 %fin_1_load_19_loc, i8 %xor_ln124_110_loc, i8 %xor_ln124_111_loc, i8 %xor_ln124_112_loc, i8 %xor_ln124_113_loc, i8 %fin_1_load_24_loc, i8 %fin_1_load_25_loc, i8 %fin_1_load_26_loc, i8 %fin_1_load_27_loc, i8 %xor_ln124_118_loc, i8 %xor_ln124_119_loc, i8 %xor_ln124_120_loc, i8 %xor_ln124_121_loc, i8 %con192, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 820 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 821 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label255, i8 %skey256, i8 %rk"   --->   Operation 821 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 7> <Delay = 0.00>
ST_33 : Operation 822 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4, i8 %fin_1, i8 %fin_1_load_loc, i8 %fin_1_load_1_loc, i8 %fin_1_load_2_loc, i8 %fin_1_load_3_loc, i8 %xor_ln124_82_loc, i8 %xor_ln124_83_loc, i8 %xor_ln124_86_loc, i8 %xor_ln124_87_loc, i8 %fin_1_load_8_loc, i8 %fin_1_load_9_loc, i8 %fin_1_load_10_loc, i8 %fin_1_load_11_loc, i8 %xor_ln124_100_loc, i8 %xor_ln124_101_loc, i8 %xor_ln124_102_loc, i8 %xor_ln124_103_loc, i8 %fin_1_load_16_loc, i8 %fin_1_load_17_loc, i8 %fin_1_load_18_loc, i8 %fin_1_load_19_loc, i8 %xor_ln124_110_loc, i8 %xor_ln124_111_loc, i8 %xor_ln124_112_loc, i8 %xor_ln124_113_loc, i8 %fin_1_load_24_loc, i8 %fin_1_load_25_loc, i8 %fin_1_load_26_loc, i8 %fin_1_load_27_loc, i8 %xor_ln124_118_loc, i8 %xor_ln124_119_loc, i8 %xor_ln124_120_loc, i8 %xor_ln124_121_loc, i8 %con192, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 822 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 823 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label255, i8 %skey256, i8 %rk"   --->   Operation 823 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 8> <Delay = 2.32>
ST_34 : Operation 824 [1/1] (0.00ns)   --->   "%fout_1_addr_30 = getelementptr i8 %fout_1, i64 0, i64 30" [clefia.c:121]   --->   Operation 824 'getelementptr' 'fout_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 825 [1/1] (0.00ns)   --->   "%fout_1_addr_31 = getelementptr i8 %fout_1, i64 0, i64 31" [clefia.c:121]   --->   Operation 825 'getelementptr' 'fout_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 826 [1/1] (0.00ns)   --->   "%xor_ln124_120_loc_load = load i8 %xor_ln124_120_loc"   --->   Operation 826 'load' 'xor_ln124_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%xor_ln124_121_loc_load = load i8 %xor_ln124_121_loc"   --->   Operation 827 'load' 'xor_ln124_121_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 828 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_121_loc_load, i5 %fout_1_addr_31" [clefia.c:124]   --->   Operation 828 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_34 : Operation 829 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_120_loc_load, i5 %fout_1_addr_30" [clefia.c:124]   --->   Operation 829 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 35 <SV = 9> <Delay = 2.32>
ST_35 : Operation 830 [1/1] (0.00ns)   --->   "%fout_1_addr_28 = getelementptr i8 %fout_1, i64 0, i64 28" [clefia.c:121]   --->   Operation 830 'getelementptr' 'fout_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 831 [1/1] (0.00ns)   --->   "%fout_1_addr_29 = getelementptr i8 %fout_1, i64 0, i64 29" [clefia.c:121]   --->   Operation 831 'getelementptr' 'fout_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 832 [1/1] (0.00ns)   --->   "%xor_ln124_118_loc_load = load i8 %xor_ln124_118_loc"   --->   Operation 832 'load' 'xor_ln124_118_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 833 [1/1] (0.00ns)   --->   "%xor_ln124_119_loc_load = load i8 %xor_ln124_119_loc"   --->   Operation 833 'load' 'xor_ln124_119_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 834 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_119_loc_load, i5 %fout_1_addr_29" [clefia.c:124]   --->   Operation 834 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_35 : Operation 835 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_118_loc_load, i5 %fout_1_addr_28" [clefia.c:124]   --->   Operation 835 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 36 <SV = 10> <Delay = 2.32>
ST_36 : Operation 836 [1/1] (0.00ns)   --->   "%fout_1_addr_26 = getelementptr i8 %fout_1, i64 0, i64 26" [clefia.c:114]   --->   Operation 836 'getelementptr' 'fout_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 837 [1/1] (0.00ns)   --->   "%fout_1_addr_27 = getelementptr i8 %fout_1, i64 0, i64 27" [clefia.c:114]   --->   Operation 837 'getelementptr' 'fout_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 838 [1/1] (0.00ns)   --->   "%fin_1_load_45 = load i8 %fin_1_load_26_loc"   --->   Operation 838 'load' 'fin_1_load_45' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 839 [1/1] (0.00ns)   --->   "%fin_1_load_46 = load i8 %fin_1_load_27_loc"   --->   Operation 839 'load' 'fin_1_load_46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 840 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_46, i5 %fout_1_addr_27" [clefia.c:117]   --->   Operation 840 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_36 : Operation 841 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_45, i5 %fout_1_addr_26" [clefia.c:117]   --->   Operation 841 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_36 : Operation 842 [1/1] (0.00ns)   --->   "%skey256_addr = getelementptr i8 %skey256, i64 0, i64 16" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 842 'getelementptr' 'skey256_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 843 [2/2] (2.32ns)   --->   "%skey256_load = load i5 %skey256_addr" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 843 'load' 'skey256_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_36 : Operation 844 [1/1] (0.00ns)   --->   "%skey256_addr_3 = getelementptr i8 %skey256, i64 0, i64 17" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 844 'getelementptr' 'skey256_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 845 [2/2] (2.32ns)   --->   "%skey256_load_1 = load i5 %skey256_addr_3" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 845 'load' 'skey256_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 37 <SV = 11> <Delay = 2.32>
ST_37 : Operation 846 [1/1] (0.00ns)   --->   "%fout_1_addr_24 = getelementptr i8 %fout_1, i64 0, i64 24" [clefia.c:114]   --->   Operation 846 'getelementptr' 'fout_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 847 [1/1] (0.00ns)   --->   "%fout_1_addr_25 = getelementptr i8 %fout_1, i64 0, i64 25" [clefia.c:114]   --->   Operation 847 'getelementptr' 'fout_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 848 [1/1] (0.00ns)   --->   "%fin_1_load_43 = load i8 %fin_1_load_24_loc"   --->   Operation 848 'load' 'fin_1_load_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 849 [1/1] (0.00ns)   --->   "%fin_1_load_44 = load i8 %fin_1_load_25_loc"   --->   Operation 849 'load' 'fin_1_load_44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 850 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_44, i5 %fout_1_addr_25" [clefia.c:117]   --->   Operation 850 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 851 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_43, i5 %fout_1_addr_24" [clefia.c:117]   --->   Operation 851 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 852 [1/2] (2.32ns)   --->   "%skey256_load = load i5 %skey256_addr" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 852 'load' 'skey256_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 853 [1/2] (2.32ns)   --->   "%skey256_load_1 = load i5 %skey256_addr_3" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 853 'load' 'skey256_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 854 [1/1] (0.00ns)   --->   "%skey256_addr_4 = getelementptr i8 %skey256, i64 0, i64 18" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 854 'getelementptr' 'skey256_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 855 [2/2] (2.32ns)   --->   "%skey256_load_2 = load i5 %skey256_addr_4" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 855 'load' 'skey256_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_37 : Operation 856 [1/1] (0.00ns)   --->   "%skey256_addr_5 = getelementptr i8 %skey256, i64 0, i64 19" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 856 'getelementptr' 'skey256_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 857 [2/2] (2.32ns)   --->   "%skey256_load_3 = load i5 %skey256_addr_5" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 857 'load' 'skey256_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 38 <SV = 12> <Delay = 2.32>
ST_38 : Operation 858 [1/1] (0.00ns)   --->   "%fout_1_addr_22 = getelementptr i8 %fout_1, i64 0, i64 22" [clefia.c:121]   --->   Operation 858 'getelementptr' 'fout_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 859 [1/1] (0.00ns)   --->   "%fout_1_addr_23 = getelementptr i8 %fout_1, i64 0, i64 23" [clefia.c:121]   --->   Operation 859 'getelementptr' 'fout_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 860 [1/1] (0.00ns)   --->   "%xor_ln124_112_loc_load = load i8 %xor_ln124_112_loc"   --->   Operation 860 'load' 'xor_ln124_112_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 861 [1/1] (0.00ns)   --->   "%xor_ln124_113_loc_load = load i8 %xor_ln124_113_loc"   --->   Operation 861 'load' 'xor_ln124_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 862 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_113_loc_load, i5 %fout_1_addr_23" [clefia.c:124]   --->   Operation 862 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 863 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_112_loc_load, i5 %fout_1_addr_22" [clefia.c:124]   --->   Operation 863 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 864 [1/2] (2.32ns)   --->   "%skey256_load_2 = load i5 %skey256_addr_4" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 864 'load' 'skey256_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 865 [1/2] (2.32ns)   --->   "%skey256_load_3 = load i5 %skey256_addr_5" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 865 'load' 'skey256_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 866 [1/1] (0.00ns)   --->   "%skey256_addr_6 = getelementptr i8 %skey256, i64 0, i64 20" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 866 'getelementptr' 'skey256_addr_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 867 [2/2] (2.32ns)   --->   "%skey256_load_4 = load i5 %skey256_addr_6" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 867 'load' 'skey256_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_38 : Operation 868 [1/1] (0.00ns)   --->   "%skey256_addr_7 = getelementptr i8 %skey256, i64 0, i64 21" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 868 'getelementptr' 'skey256_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 869 [2/2] (2.32ns)   --->   "%skey256_load_5 = load i5 %skey256_addr_7" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 869 'load' 'skey256_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 39 <SV = 13> <Delay = 2.32>
ST_39 : Operation 870 [1/1] (0.00ns)   --->   "%fout_1_addr_20 = getelementptr i8 %fout_1, i64 0, i64 20" [clefia.c:121]   --->   Operation 870 'getelementptr' 'fout_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 871 [1/1] (0.00ns)   --->   "%fout_1_addr_21 = getelementptr i8 %fout_1, i64 0, i64 21" [clefia.c:121]   --->   Operation 871 'getelementptr' 'fout_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 872 [1/1] (0.00ns)   --->   "%xor_ln124_110_loc_load = load i8 %xor_ln124_110_loc"   --->   Operation 872 'load' 'xor_ln124_110_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 873 [1/1] (0.00ns)   --->   "%xor_ln124_111_loc_load = load i8 %xor_ln124_111_loc"   --->   Operation 873 'load' 'xor_ln124_111_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 874 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_111_loc_load, i5 %fout_1_addr_21" [clefia.c:124]   --->   Operation 874 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 875 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_110_loc_load, i5 %fout_1_addr_20" [clefia.c:124]   --->   Operation 875 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 876 [1/2] (2.32ns)   --->   "%skey256_load_4 = load i5 %skey256_addr_6" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 876 'load' 'skey256_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 877 [1/2] (2.32ns)   --->   "%skey256_load_5 = load i5 %skey256_addr_7" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 877 'load' 'skey256_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 878 [1/1] (0.00ns)   --->   "%skey256_addr_8 = getelementptr i8 %skey256, i64 0, i64 22" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 878 'getelementptr' 'skey256_addr_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 879 [2/2] (2.32ns)   --->   "%skey256_load_6 = load i5 %skey256_addr_8" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 879 'load' 'skey256_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_39 : Operation 880 [1/1] (0.00ns)   --->   "%skey256_addr_9 = getelementptr i8 %skey256, i64 0, i64 23" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 880 'getelementptr' 'skey256_addr_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 881 [2/2] (2.32ns)   --->   "%skey256_load_7 = load i5 %skey256_addr_9" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 881 'load' 'skey256_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 40 <SV = 14> <Delay = 2.32>
ST_40 : Operation 882 [1/1] (0.00ns)   --->   "%fout_1_addr_18 = getelementptr i8 %fout_1, i64 0, i64 18" [clefia.c:114]   --->   Operation 882 'getelementptr' 'fout_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 883 [1/1] (0.00ns)   --->   "%fout_1_addr_19 = getelementptr i8 %fout_1, i64 0, i64 19" [clefia.c:114]   --->   Operation 883 'getelementptr' 'fout_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 884 [1/1] (0.00ns)   --->   "%fin_1_load_41 = load i8 %fin_1_load_18_loc"   --->   Operation 884 'load' 'fin_1_load_41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 885 [1/1] (0.00ns)   --->   "%fin_1_load_42 = load i8 %fin_1_load_19_loc"   --->   Operation 885 'load' 'fin_1_load_42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 886 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_42, i5 %fout_1_addr_19" [clefia.c:117]   --->   Operation 886 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 887 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_41, i5 %fout_1_addr_18" [clefia.c:117]   --->   Operation 887 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 888 [1/2] (2.32ns)   --->   "%skey256_load_6 = load i5 %skey256_addr_8" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 888 'load' 'skey256_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 889 [1/2] (2.32ns)   --->   "%skey256_load_7 = load i5 %skey256_addr_9" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 889 'load' 'skey256_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 890 [1/1] (0.00ns)   --->   "%skey256_addr_10 = getelementptr i8 %skey256, i64 0, i64 24" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 890 'getelementptr' 'skey256_addr_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 891 [2/2] (2.32ns)   --->   "%skey256_load_8 = load i5 %skey256_addr_10" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 891 'load' 'skey256_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_40 : Operation 892 [1/1] (0.00ns)   --->   "%skey256_addr_11 = getelementptr i8 %skey256, i64 0, i64 25" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 892 'getelementptr' 'skey256_addr_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 893 [2/2] (2.32ns)   --->   "%skey256_load_9 = load i5 %skey256_addr_11" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 893 'load' 'skey256_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 41 <SV = 15> <Delay = 2.32>
ST_41 : Operation 894 [1/1] (0.00ns)   --->   "%fout_1_addr_16 = getelementptr i8 %fout_1, i64 0, i64 16" [clefia.c:114]   --->   Operation 894 'getelementptr' 'fout_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 895 [1/1] (0.00ns)   --->   "%fout_1_addr_17 = getelementptr i8 %fout_1, i64 0, i64 17" [clefia.c:114]   --->   Operation 895 'getelementptr' 'fout_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 896 [1/1] (0.00ns)   --->   "%fin_1_load_39 = load i8 %fin_1_load_16_loc"   --->   Operation 896 'load' 'fin_1_load_39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 897 [1/1] (0.00ns)   --->   "%fin_1_load_40 = load i8 %fin_1_load_17_loc"   --->   Operation 897 'load' 'fin_1_load_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 898 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_40, i5 %fout_1_addr_17" [clefia.c:117]   --->   Operation 898 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 899 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_39, i5 %fout_1_addr_16" [clefia.c:117]   --->   Operation 899 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 900 [1/2] (2.32ns)   --->   "%skey256_load_8 = load i5 %skey256_addr_10" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 900 'load' 'skey256_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 901 [1/2] (2.32ns)   --->   "%skey256_load_9 = load i5 %skey256_addr_11" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 901 'load' 'skey256_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 902 [1/1] (0.00ns)   --->   "%skey256_addr_12 = getelementptr i8 %skey256, i64 0, i64 26" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 902 'getelementptr' 'skey256_addr_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 903 [2/2] (2.32ns)   --->   "%skey256_load_10 = load i5 %skey256_addr_12" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 903 'load' 'skey256_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_41 : Operation 904 [1/1] (0.00ns)   --->   "%skey256_addr_13 = getelementptr i8 %skey256, i64 0, i64 27" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 904 'getelementptr' 'skey256_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 905 [2/2] (2.32ns)   --->   "%skey256_load_11 = load i5 %skey256_addr_13" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 905 'load' 'skey256_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 42 <SV = 16> <Delay = 2.32>
ST_42 : Operation 906 [1/1] (0.00ns)   --->   "%fout_1_addr_14 = getelementptr i8 %fout_1, i64 0, i64 14" [clefia.c:121]   --->   Operation 906 'getelementptr' 'fout_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 907 [1/1] (0.00ns)   --->   "%fout_1_addr_15 = getelementptr i8 %fout_1, i64 0, i64 15" [clefia.c:121]   --->   Operation 907 'getelementptr' 'fout_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 908 [1/1] (0.00ns)   --->   "%xor_ln124_102_loc_load = load i8 %xor_ln124_102_loc"   --->   Operation 908 'load' 'xor_ln124_102_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 909 [1/1] (0.00ns)   --->   "%xor_ln124_103_loc_load = load i8 %xor_ln124_103_loc"   --->   Operation 909 'load' 'xor_ln124_103_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 910 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_103_loc_load, i5 %fout_1_addr_15" [clefia.c:124]   --->   Operation 910 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 911 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_102_loc_load, i5 %fout_1_addr_14" [clefia.c:124]   --->   Operation 911 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 912 [1/2] (2.32ns)   --->   "%skey256_load_10 = load i5 %skey256_addr_12" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 912 'load' 'skey256_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 913 [1/2] (2.32ns)   --->   "%skey256_load_11 = load i5 %skey256_addr_13" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 913 'load' 'skey256_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 914 [1/1] (0.00ns)   --->   "%skey256_addr_14 = getelementptr i8 %skey256, i64 0, i64 28" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 914 'getelementptr' 'skey256_addr_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 915 [2/2] (2.32ns)   --->   "%skey256_load_12 = load i5 %skey256_addr_14" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 915 'load' 'skey256_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_42 : Operation 916 [1/1] (0.00ns)   --->   "%skey256_addr_15 = getelementptr i8 %skey256, i64 0, i64 29" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 916 'getelementptr' 'skey256_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 917 [2/2] (2.32ns)   --->   "%skey256_load_13 = load i5 %skey256_addr_15" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 917 'load' 'skey256_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 43 <SV = 17> <Delay = 2.32>
ST_43 : Operation 918 [1/1] (0.00ns)   --->   "%fout_1_addr_12 = getelementptr i8 %fout_1, i64 0, i64 12" [clefia.c:121]   --->   Operation 918 'getelementptr' 'fout_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 919 [1/1] (0.00ns)   --->   "%fout_1_addr_13 = getelementptr i8 %fout_1, i64 0, i64 13" [clefia.c:121]   --->   Operation 919 'getelementptr' 'fout_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 920 [1/1] (0.00ns)   --->   "%xor_ln124_100_loc_load = load i8 %xor_ln124_100_loc"   --->   Operation 920 'load' 'xor_ln124_100_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 921 [1/1] (0.00ns)   --->   "%xor_ln124_101_loc_load = load i8 %xor_ln124_101_loc"   --->   Operation 921 'load' 'xor_ln124_101_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 922 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_101_loc_load, i5 %fout_1_addr_13" [clefia.c:124]   --->   Operation 922 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 923 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_100_loc_load, i5 %fout_1_addr_12" [clefia.c:124]   --->   Operation 923 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 924 [1/2] (2.32ns)   --->   "%skey256_load_12 = load i5 %skey256_addr_14" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 924 'load' 'skey256_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 925 [1/2] (2.32ns)   --->   "%skey256_load_13 = load i5 %skey256_addr_15" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 925 'load' 'skey256_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 926 [1/1] (0.00ns)   --->   "%skey256_addr_16 = getelementptr i8 %skey256, i64 0, i64 30" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 926 'getelementptr' 'skey256_addr_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 927 [2/2] (2.32ns)   --->   "%skey256_load_14 = load i5 %skey256_addr_16" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 927 'load' 'skey256_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_43 : Operation 928 [1/1] (0.00ns)   --->   "%skey256_addr_17 = getelementptr i8 %skey256, i64 0, i64 31" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 928 'getelementptr' 'skey256_addr_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 929 [2/2] (2.32ns)   --->   "%skey256_load_15 = load i5 %skey256_addr_17" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 929 'load' 'skey256_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 44 <SV = 18> <Delay = 2.32>
ST_44 : Operation 930 [1/1] (0.00ns)   --->   "%fout_1_addr_10 = getelementptr i8 %fout_1, i64 0, i64 10" [clefia.c:114]   --->   Operation 930 'getelementptr' 'fout_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 931 [1/1] (0.00ns)   --->   "%fout_1_addr_11 = getelementptr i8 %fout_1, i64 0, i64 11" [clefia.c:114]   --->   Operation 931 'getelementptr' 'fout_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 932 [1/1] (0.00ns)   --->   "%fin_1_load_37 = load i8 %fin_1_load_10_loc"   --->   Operation 932 'load' 'fin_1_load_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 933 [1/1] (0.00ns)   --->   "%fin_1_load_38 = load i8 %fin_1_load_11_loc"   --->   Operation 933 'load' 'fin_1_load_38' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 934 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_38, i5 %fout_1_addr_11" [clefia.c:117]   --->   Operation 934 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 935 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_37, i5 %fout_1_addr_10" [clefia.c:117]   --->   Operation 935 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 936 [1/2] (2.32ns)   --->   "%skey256_load_14 = load i5 %skey256_addr_16" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 936 'load' 'skey256_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 937 [1/2] (2.32ns)   --->   "%skey256_load_15 = load i5 %skey256_addr_17" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 937 'load' 'skey256_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 938 [1/1] (0.00ns)   --->   "%skey256_addr_18 = getelementptr i8 %skey256, i64 0, i64 0" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 938 'getelementptr' 'skey256_addr_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 939 [2/2] (2.32ns)   --->   "%skey256_load_16 = load i5 %skey256_addr_18" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 939 'load' 'skey256_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_44 : Operation 940 [1/1] (0.00ns)   --->   "%skey256_addr_19 = getelementptr i8 %skey256, i64 0, i64 1" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 940 'getelementptr' 'skey256_addr_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 941 [2/2] (2.32ns)   --->   "%skey256_load_17 = load i5 %skey256_addr_19" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 941 'load' 'skey256_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 45 <SV = 19> <Delay = 2.32>
ST_45 : Operation 942 [1/1] (0.00ns)   --->   "%fout_1_addr_8 = getelementptr i8 %fout_1, i64 0, i64 8" [clefia.c:114]   --->   Operation 942 'getelementptr' 'fout_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 943 [1/1] (0.00ns)   --->   "%fout_1_addr_9 = getelementptr i8 %fout_1, i64 0, i64 9" [clefia.c:114]   --->   Operation 943 'getelementptr' 'fout_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 944 [1/1] (0.00ns)   --->   "%fin_1_load_35 = load i8 %fin_1_load_8_loc"   --->   Operation 944 'load' 'fin_1_load_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 945 [1/1] (0.00ns)   --->   "%fin_1_load_36 = load i8 %fin_1_load_9_loc"   --->   Operation 945 'load' 'fin_1_load_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 946 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_36, i5 %fout_1_addr_9" [clefia.c:117]   --->   Operation 946 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 947 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_35, i5 %fout_1_addr_8" [clefia.c:117]   --->   Operation 947 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 948 [1/2] (2.32ns)   --->   "%skey256_load_16 = load i5 %skey256_addr_18" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 948 'load' 'skey256_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 949 [1/2] (2.32ns)   --->   "%skey256_load_17 = load i5 %skey256_addr_19" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 949 'load' 'skey256_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 950 [1/1] (0.00ns)   --->   "%skey256_addr_20 = getelementptr i8 %skey256, i64 0, i64 2" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 950 'getelementptr' 'skey256_addr_20' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 951 [2/2] (2.32ns)   --->   "%skey256_load_18 = load i5 %skey256_addr_20" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 951 'load' 'skey256_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_45 : Operation 952 [1/1] (0.00ns)   --->   "%skey256_addr_21 = getelementptr i8 %skey256, i64 0, i64 3" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 952 'getelementptr' 'skey256_addr_21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 953 [2/2] (2.32ns)   --->   "%skey256_load_19 = load i5 %skey256_addr_21" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 953 'load' 'skey256_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 46 <SV = 20> <Delay = 2.32>
ST_46 : Operation 954 [1/1] (0.00ns)   --->   "%fout_1_addr_6 = getelementptr i8 %fout_1, i64 0, i64 6" [clefia.c:121]   --->   Operation 954 'getelementptr' 'fout_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 955 [1/1] (0.00ns)   --->   "%fout_1_addr_7 = getelementptr i8 %fout_1, i64 0, i64 7" [clefia.c:121]   --->   Operation 955 'getelementptr' 'fout_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 956 [1/1] (0.00ns)   --->   "%xor_ln124_86_loc_load = load i8 %xor_ln124_86_loc"   --->   Operation 956 'load' 'xor_ln124_86_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 957 [1/1] (0.00ns)   --->   "%xor_ln124_87_loc_load = load i8 %xor_ln124_87_loc"   --->   Operation 957 'load' 'xor_ln124_87_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 958 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_87_loc_load, i5 %fout_1_addr_7" [clefia.c:124]   --->   Operation 958 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 959 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_86_loc_load, i5 %fout_1_addr_6" [clefia.c:124]   --->   Operation 959 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 960 [1/2] (2.32ns)   --->   "%skey256_load_18 = load i5 %skey256_addr_20" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 960 'load' 'skey256_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 961 [1/2] (2.32ns)   --->   "%skey256_load_19 = load i5 %skey256_addr_21" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 961 'load' 'skey256_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 962 [1/1] (0.00ns)   --->   "%skey256_addr_22 = getelementptr i8 %skey256, i64 0, i64 4" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 962 'getelementptr' 'skey256_addr_22' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 963 [2/2] (2.32ns)   --->   "%skey256_load_20 = load i5 %skey256_addr_22" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 963 'load' 'skey256_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_46 : Operation 964 [1/1] (0.00ns)   --->   "%skey256_addr_23 = getelementptr i8 %skey256, i64 0, i64 5" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 964 'getelementptr' 'skey256_addr_23' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 965 [2/2] (2.32ns)   --->   "%skey256_load_21 = load i5 %skey256_addr_23" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 965 'load' 'skey256_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 47 <SV = 21> <Delay = 2.32>
ST_47 : Operation 966 [1/1] (0.00ns)   --->   "%fout_1_addr_4 = getelementptr i8 %fout_1, i64 0, i64 4" [clefia.c:121]   --->   Operation 966 'getelementptr' 'fout_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 967 [1/1] (0.00ns)   --->   "%fout_1_addr_5 = getelementptr i8 %fout_1, i64 0, i64 5" [clefia.c:121]   --->   Operation 967 'getelementptr' 'fout_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 968 [1/1] (0.00ns)   --->   "%xor_ln124_82_loc_load = load i8 %xor_ln124_82_loc"   --->   Operation 968 'load' 'xor_ln124_82_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 969 [1/1] (0.00ns)   --->   "%xor_ln124_83_loc_load = load i8 %xor_ln124_83_loc"   --->   Operation 969 'load' 'xor_ln124_83_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 970 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_83_loc_load, i5 %fout_1_addr_5" [clefia.c:124]   --->   Operation 970 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 971 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_82_loc_load, i5 %fout_1_addr_4" [clefia.c:124]   --->   Operation 971 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 972 [1/2] (2.32ns)   --->   "%skey256_load_20 = load i5 %skey256_addr_22" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 972 'load' 'skey256_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 973 [1/2] (2.32ns)   --->   "%skey256_load_21 = load i5 %skey256_addr_23" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 973 'load' 'skey256_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 974 [1/1] (0.00ns)   --->   "%skey256_addr_24 = getelementptr i8 %skey256, i64 0, i64 6" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 974 'getelementptr' 'skey256_addr_24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 975 [2/2] (2.32ns)   --->   "%skey256_load_22 = load i5 %skey256_addr_24" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 975 'load' 'skey256_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_47 : Operation 976 [1/1] (0.00ns)   --->   "%skey256_addr_25 = getelementptr i8 %skey256, i64 0, i64 7" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 976 'getelementptr' 'skey256_addr_25' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 977 [2/2] (2.32ns)   --->   "%skey256_load_23 = load i5 %skey256_addr_25" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 977 'load' 'skey256_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 48 <SV = 22> <Delay = 2.32>
ST_48 : Operation 978 [1/1] (0.00ns)   --->   "%fout_1_addr_2 = getelementptr i8 %fout_1, i64 0, i64 2" [clefia.c:114]   --->   Operation 978 'getelementptr' 'fout_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 979 [1/1] (0.00ns)   --->   "%fout_1_addr_3 = getelementptr i8 %fout_1, i64 0, i64 3" [clefia.c:114]   --->   Operation 979 'getelementptr' 'fout_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 980 [1/1] (0.00ns)   --->   "%fin_1_load_33 = load i8 %fin_1_load_2_loc"   --->   Operation 980 'load' 'fin_1_load_33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 981 [1/1] (0.00ns)   --->   "%fin_1_load_34 = load i8 %fin_1_load_3_loc"   --->   Operation 981 'load' 'fin_1_load_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 982 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_34, i5 %fout_1_addr_3" [clefia.c:117]   --->   Operation 982 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 983 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_33, i5 %fout_1_addr_2" [clefia.c:117]   --->   Operation 983 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 984 [1/2] (2.32ns)   --->   "%skey256_load_22 = load i5 %skey256_addr_24" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 984 'load' 'skey256_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 985 [1/2] (2.32ns)   --->   "%skey256_load_23 = load i5 %skey256_addr_25" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 985 'load' 'skey256_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 986 [1/1] (0.00ns)   --->   "%skey256_addr_26 = getelementptr i8 %skey256, i64 0, i64 8" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 986 'getelementptr' 'skey256_addr_26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 987 [2/2] (2.32ns)   --->   "%skey256_load_24 = load i5 %skey256_addr_26" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 987 'load' 'skey256_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_48 : Operation 988 [1/1] (0.00ns)   --->   "%skey256_addr_27 = getelementptr i8 %skey256, i64 0, i64 9" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 988 'getelementptr' 'skey256_addr_27' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 989 [2/2] (2.32ns)   --->   "%skey256_load_25 = load i5 %skey256_addr_27" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 989 'load' 'skey256_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 49 <SV = 23> <Delay = 2.32>
ST_49 : Operation 990 [1/1] (0.00ns)   --->   "%fout_1_addr = getelementptr i8 %fout_1, i64 0, i64 0" [clefia.c:114]   --->   Operation 990 'getelementptr' 'fout_1_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 991 [1/1] (0.00ns)   --->   "%fout_1_addr_1 = getelementptr i8 %fout_1, i64 0, i64 1" [clefia.c:114]   --->   Operation 991 'getelementptr' 'fout_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 992 [1/1] (0.00ns)   --->   "%fin_1_load = load i8 %fin_1_load_loc"   --->   Operation 992 'load' 'fin_1_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 993 [1/1] (0.00ns)   --->   "%fin_1_load_32 = load i8 %fin_1_load_1_loc"   --->   Operation 993 'load' 'fin_1_load_32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 994 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load_32, i5 %fout_1_addr_1" [clefia.c:117]   --->   Operation 994 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 995 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_1_load, i5 %fout_1_addr" [clefia.c:117]   --->   Operation 995 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 996 [1/2] (2.32ns)   --->   "%skey256_load_24 = load i5 %skey256_addr_26" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 996 'load' 'skey256_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 997 [1/2] (2.32ns)   --->   "%skey256_load_25 = load i5 %skey256_addr_27" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 997 'load' 'skey256_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 998 [1/1] (0.00ns)   --->   "%skey256_addr_28 = getelementptr i8 %skey256, i64 0, i64 10" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 998 'getelementptr' 'skey256_addr_28' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 999 [2/2] (2.32ns)   --->   "%skey256_load_26 = load i5 %skey256_addr_28" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 999 'load' 'skey256_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_49 : Operation 1000 [1/1] (0.00ns)   --->   "%skey256_addr_29 = getelementptr i8 %skey256, i64 0, i64 11" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 1000 'getelementptr' 'skey256_addr_29' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1001 [2/2] (2.32ns)   --->   "%skey256_load_27 = load i5 %skey256_addr_29" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1001 'load' 'skey256_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 50 <SV = 24> <Delay = 2.32>
ST_50 : Operation 1002 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label154, i8 %fout_1, i8 %lk_5"   --->   Operation 1002 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1003 [1/2] (2.32ns)   --->   "%skey256_load_26 = load i5 %skey256_addr_28" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1003 'load' 'skey256_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 1004 [1/2] (2.32ns)   --->   "%skey256_load_27 = load i5 %skey256_addr_29" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1004 'load' 'skey256_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 1005 [1/1] (0.00ns)   --->   "%skey256_addr_30 = getelementptr i8 %skey256, i64 0, i64 12" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 1005 'getelementptr' 'skey256_addr_30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1006 [2/2] (2.32ns)   --->   "%skey256_load_28 = load i5 %skey256_addr_30" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1006 'load' 'skey256_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_50 : Operation 1007 [1/1] (0.00ns)   --->   "%skey256_addr_31 = getelementptr i8 %skey256, i64 0, i64 13" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 1007 'getelementptr' 'skey256_addr_31' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1008 [2/2] (2.32ns)   --->   "%skey256_load_29 = load i5 %skey256_addr_31" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1008 'load' 'skey256_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 51 <SV = 25> <Delay = 2.32>
ST_51 : Operation 1009 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label154, i8 %fout_1, i8 %lk_5"   --->   Operation 1009 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 1010 [1/2] (2.32ns)   --->   "%skey256_load_28 = load i5 %skey256_addr_30" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1010 'load' 'skey256_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 1011 [1/2] (2.32ns)   --->   "%skey256_load_29 = load i5 %skey256_addr_31" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1011 'load' 'skey256_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 1012 [1/1] (0.00ns)   --->   "%skey256_addr_32 = getelementptr i8 %skey256, i64 0, i64 14" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 1012 'getelementptr' 'skey256_addr_32' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1013 [2/2] (2.32ns)   --->   "%skey256_load_30 = load i5 %skey256_addr_32" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1013 'load' 'skey256_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_51 : Operation 1014 [1/1] (0.00ns)   --->   "%skey256_addr_33 = getelementptr i8 %skey256, i64 0, i64 15" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 1014 'getelementptr' 'skey256_addr_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1015 [2/2] (2.32ns)   --->   "%skey256_load_31 = load i5 %skey256_addr_33" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1015 'load' 'skey256_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 52 <SV = 26> <Delay = 2.32>
ST_52 : Operation 1016 [1/2] (2.32ns)   --->   "%skey256_load_30 = load i5 %skey256_addr_32" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1016 'load' 'skey256_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 1017 [1/2] (2.32ns)   --->   "%skey256_load_31 = load i5 %skey256_addr_33" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1017 'load' 'skey256_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_52 : Operation 1018 [2/2] (0.00ns)   --->   "%call_ln124 = call void @clefia_Pipeline_ClefiaKeySet192_label9, i8 %lk_5, i8 %rk, i8 %skey256_load_16, i8 %skey256_load_17, i8 %skey256_load_18, i8 %skey256_load_19, i8 %skey256_load_20, i8 %skey256_load_21, i8 %skey256_load_22, i8 %skey256_load_23, i8 %skey256_load_24, i8 %skey256_load_25, i8 %skey256_load_26, i8 %skey256_load_27, i8 %skey256_load_28, i8 %skey256_load_29, i8 %skey256_load_30, i8 %skey256_load_31, i8 %skey256_load, i8 %skey256_load_1, i8 %skey256_load_2, i8 %skey256_load_3, i8 %skey256_load_4, i8 %skey256_load_5, i8 %skey256_load_6, i8 %skey256_load_7, i8 %skey256_load_8, i8 %skey256_load_9, i8 %skey256_load_10, i8 %skey256_load_11, i8 %skey256_load_12, i8 %skey256_load_13, i8 %skey256_load_14, i8 %skey256_load_15, i8 %con192" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1018 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 27> <Delay = 0.00>
ST_53 : Operation 1019 [1/2] (0.00ns)   --->   "%call_ln124 = call void @clefia_Pipeline_ClefiaKeySet192_label9, i8 %lk_5, i8 %rk, i8 %skey256_load_16, i8 %skey256_load_17, i8 %skey256_load_18, i8 %skey256_load_19, i8 %skey256_load_20, i8 %skey256_load_21, i8 %skey256_load_22, i8 %skey256_load_23, i8 %skey256_load_24, i8 %skey256_load_25, i8 %skey256_load_26, i8 %skey256_load_27, i8 %skey256_load_28, i8 %skey256_load_29, i8 %skey256_load_30, i8 %skey256_load_31, i8 %skey256_load, i8 %skey256_load_1, i8 %skey256_load_2, i8 %skey256_load_3, i8 %skey256_load_4, i8 %skey256_load_5, i8 %skey256_load_6, i8 %skey256_load_7, i8 %skey256_load_8, i8 %skey256_load_9, i8 %skey256_load_10, i8 %skey256_load_11, i8 %skey256_load_12, i8 %skey256_load_13, i8 %skey256_load_14, i8 %skey256_load_15, i8 %con192" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 1019 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 28> <Delay = 0.00>
ST_54 : Operation 1020 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label256, i8 %skey256, i8 %rk"   --->   Operation 1020 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 29> <Delay = 1.82>
ST_55 : Operation 1021 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label256, i8 %skey256, i8 %rk"   --->   Operation 1021 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 1022 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit"   --->   Operation 1022 'br' 'br_ln0' <Predicate = true> <Delay = 1.82>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 1023 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1, i8 %fin, i8 %skey"   --->   Operation 1023 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 2> <Delay = 0.00>
ST_57 : Operation 1024 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label3, i8 %fin, i8 %fin_load_loc, i8 %fin_load_1_loc, i8 %fin_load_2_loc, i8 %fin_load_3_loc, i8 %xor_ln124_4_loc, i8 %xor_ln124_5_loc, i8 %xor_ln124_6_loc, i8 %xor_ln124_7_loc, i8 %fin_load_8_loc, i8 %fin_load_9_loc, i8 %fin_load_10_loc, i8 %fin_load_11_loc, i8 %xor_ln124_12_loc, i8 %xor_ln124_13_loc, i8 %xor_ln124_14_loc, i8 %xor_ln124_15_loc, i8 %con128, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 1024 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 1025 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label129, i8 %rk, i8 %skey"   --->   Operation 1025 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 3> <Delay = 0.00>
ST_58 : Operation 1026 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label3, i8 %fin, i8 %fin_load_loc, i8 %fin_load_1_loc, i8 %fin_load_2_loc, i8 %fin_load_3_loc, i8 %xor_ln124_4_loc, i8 %xor_ln124_5_loc, i8 %xor_ln124_6_loc, i8 %xor_ln124_7_loc, i8 %fin_load_8_loc, i8 %fin_load_9_loc, i8 %fin_load_10_loc, i8 %fin_load_11_loc, i8 %xor_ln124_12_loc, i8 %xor_ln124_13_loc, i8 %xor_ln124_14_loc, i8 %xor_ln124_15_loc, i8 %con128, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 1026 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 1027 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label129, i8 %rk, i8 %skey"   --->   Operation 1027 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 4> <Delay = 2.32>
ST_59 : Operation 1028 [1/1] (0.00ns)   --->   "%fout_addr_14 = getelementptr i8 %fout, i64 0, i64 14" [clefia.c:121]   --->   Operation 1028 'getelementptr' 'fout_addr_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1029 [1/1] (0.00ns)   --->   "%fout_addr_15 = getelementptr i8 %fout, i64 0, i64 15" [clefia.c:121]   --->   Operation 1029 'getelementptr' 'fout_addr_15' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1030 [1/1] (0.00ns)   --->   "%xor_ln124_14_loc_load = load i8 %xor_ln124_14_loc"   --->   Operation 1030 'load' 'xor_ln124_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1031 [1/1] (0.00ns)   --->   "%xor_ln124_15_loc_load = load i8 %xor_ln124_15_loc"   --->   Operation 1031 'load' 'xor_ln124_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1032 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_15_loc_load, i4 %fout_addr_15" [clefia.c:124]   --->   Operation 1032 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_59 : Operation 1033 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_14_loc_load, i4 %fout_addr_14" [clefia.c:124]   --->   Operation 1033 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 60 <SV = 5> <Delay = 2.32>
ST_60 : Operation 1034 [1/1] (0.00ns)   --->   "%fout_addr_12 = getelementptr i8 %fout, i64 0, i64 12" [clefia.c:121]   --->   Operation 1034 'getelementptr' 'fout_addr_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1035 [1/1] (0.00ns)   --->   "%fout_addr_13 = getelementptr i8 %fout, i64 0, i64 13" [clefia.c:121]   --->   Operation 1035 'getelementptr' 'fout_addr_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1036 [1/1] (0.00ns)   --->   "%xor_ln124_12_loc_load = load i8 %xor_ln124_12_loc"   --->   Operation 1036 'load' 'xor_ln124_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1037 [1/1] (0.00ns)   --->   "%xor_ln124_13_loc_load = load i8 %xor_ln124_13_loc"   --->   Operation 1037 'load' 'xor_ln124_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1038 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_13_loc_load, i4 %fout_addr_13" [clefia.c:124]   --->   Operation 1038 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_60 : Operation 1039 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_12_loc_load, i4 %fout_addr_12" [clefia.c:124]   --->   Operation 1039 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 61 <SV = 6> <Delay = 2.32>
ST_61 : Operation 1040 [1/1] (0.00ns)   --->   "%fout_addr_10 = getelementptr i8 %fout, i64 0, i64 10" [clefia.c:114]   --->   Operation 1040 'getelementptr' 'fout_addr_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1041 [1/1] (0.00ns)   --->   "%fout_addr_11 = getelementptr i8 %fout, i64 0, i64 11" [clefia.c:114]   --->   Operation 1041 'getelementptr' 'fout_addr_11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1042 [1/1] (0.00ns)   --->   "%fin_load_21 = load i8 %fin_load_10_loc"   --->   Operation 1042 'load' 'fin_load_21' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1043 [1/1] (0.00ns)   --->   "%fin_load_22 = load i8 %fin_load_11_loc"   --->   Operation 1043 'load' 'fin_load_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1044 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_22, i4 %fout_addr_11" [clefia.c:117]   --->   Operation 1044 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_61 : Operation 1045 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_21, i4 %fout_addr_10" [clefia.c:117]   --->   Operation 1045 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 62 <SV = 7> <Delay = 2.32>
ST_62 : Operation 1046 [1/1] (0.00ns)   --->   "%fout_addr_8 = getelementptr i8 %fout, i64 0, i64 8" [clefia.c:114]   --->   Operation 1046 'getelementptr' 'fout_addr_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1047 [1/1] (0.00ns)   --->   "%fout_addr_9 = getelementptr i8 %fout, i64 0, i64 9" [clefia.c:114]   --->   Operation 1047 'getelementptr' 'fout_addr_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1048 [1/1] (0.00ns)   --->   "%fin_load_19 = load i8 %fin_load_8_loc"   --->   Operation 1048 'load' 'fin_load_19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1049 [1/1] (0.00ns)   --->   "%fin_load_20 = load i8 %fin_load_9_loc"   --->   Operation 1049 'load' 'fin_load_20' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1050 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_20, i4 %fout_addr_9" [clefia.c:117]   --->   Operation 1050 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_62 : Operation 1051 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_19, i4 %fout_addr_8" [clefia.c:117]   --->   Operation 1051 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 63 <SV = 8> <Delay = 2.32>
ST_63 : Operation 1052 [1/1] (0.00ns)   --->   "%fout_addr_6 = getelementptr i8 %fout, i64 0, i64 6" [clefia.c:121]   --->   Operation 1052 'getelementptr' 'fout_addr_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1053 [1/1] (0.00ns)   --->   "%fout_addr_7 = getelementptr i8 %fout, i64 0, i64 7" [clefia.c:121]   --->   Operation 1053 'getelementptr' 'fout_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1054 [1/1] (0.00ns)   --->   "%xor_ln124_6_loc_load = load i8 %xor_ln124_6_loc"   --->   Operation 1054 'load' 'xor_ln124_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1055 [1/1] (0.00ns)   --->   "%xor_ln124_7_loc_load = load i8 %xor_ln124_7_loc"   --->   Operation 1055 'load' 'xor_ln124_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1056 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_7_loc_load, i4 %fout_addr_7" [clefia.c:124]   --->   Operation 1056 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_63 : Operation 1057 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_6_loc_load, i4 %fout_addr_6" [clefia.c:124]   --->   Operation 1057 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 64 <SV = 9> <Delay = 2.32>
ST_64 : Operation 1058 [1/1] (0.00ns)   --->   "%fout_addr_4 = getelementptr i8 %fout, i64 0, i64 4" [clefia.c:121]   --->   Operation 1058 'getelementptr' 'fout_addr_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1059 [1/1] (0.00ns)   --->   "%fout_addr_5 = getelementptr i8 %fout, i64 0, i64 5" [clefia.c:121]   --->   Operation 1059 'getelementptr' 'fout_addr_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1060 [1/1] (0.00ns)   --->   "%xor_ln124_4_loc_load = load i8 %xor_ln124_4_loc"   --->   Operation 1060 'load' 'xor_ln124_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1061 [1/1] (0.00ns)   --->   "%xor_ln124_5_loc_load = load i8 %xor_ln124_5_loc"   --->   Operation 1061 'load' 'xor_ln124_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1062 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_5_loc_load, i4 %fout_addr_5" [clefia.c:124]   --->   Operation 1062 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_64 : Operation 1063 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_4_loc_load, i4 %fout_addr_4" [clefia.c:124]   --->   Operation 1063 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 65 <SV = 10> <Delay = 2.32>
ST_65 : Operation 1064 [1/1] (0.00ns)   --->   "%fout_addr_2 = getelementptr i8 %fout, i64 0, i64 2" [clefia.c:114]   --->   Operation 1064 'getelementptr' 'fout_addr_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1065 [1/1] (0.00ns)   --->   "%fout_addr_3 = getelementptr i8 %fout, i64 0, i64 3" [clefia.c:114]   --->   Operation 1065 'getelementptr' 'fout_addr_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1066 [1/1] (0.00ns)   --->   "%fin_load_17 = load i8 %fin_load_2_loc"   --->   Operation 1066 'load' 'fin_load_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1067 [1/1] (0.00ns)   --->   "%fin_load_18 = load i8 %fin_load_3_loc"   --->   Operation 1067 'load' 'fin_load_18' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1068 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_18, i4 %fout_addr_3" [clefia.c:117]   --->   Operation 1068 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_65 : Operation 1069 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_17, i4 %fout_addr_2" [clefia.c:117]   --->   Operation 1069 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 66 <SV = 11> <Delay = 2.32>
ST_66 : Operation 1070 [1/1] (0.00ns)   --->   "%fout_addr = getelementptr i8 %fout, i64 0, i64 0" [clefia.c:114]   --->   Operation 1070 'getelementptr' 'fout_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1071 [1/1] (0.00ns)   --->   "%fout_addr_1 = getelementptr i8 %fout, i64 0, i64 1" [clefia.c:114]   --->   Operation 1071 'getelementptr' 'fout_addr_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1072 [1/1] (0.00ns)   --->   "%fin_load = load i8 %fin_load_loc"   --->   Operation 1072 'load' 'fin_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1073 [1/1] (0.00ns)   --->   "%fin_load_16 = load i8 %fin_load_1_loc"   --->   Operation 1073 'load' 'fin_load_16' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1074 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load_16, i4 %fout_addr_1" [clefia.c:117]   --->   Operation 1074 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_66 : Operation 1075 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_load, i4 %fout_addr" [clefia.c:117]   --->   Operation 1075 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 67 <SV = 12> <Delay = 0.00>
ST_67 : Operation 1076 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label128, i8 %fout, i8 %lk"   --->   Operation 1076 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 13> <Delay = 0.00>
ST_68 : Operation 1077 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label128, i8 %fout, i8 %lk"   --->   Operation 1077 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 14> <Delay = 0.00>
ST_69 : Operation 1078 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1078 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 15> <Delay = 0.00>
ST_70 : Operation 1079 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1079 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 16> <Delay = 2.32>
ST_71 : Operation 1080 [1/1] (0.00ns)   --->   "%lk_addr_15 = getelementptr i8 %lk, i64 0, i64 0" [clefia.c:305->clefia.c:396]   --->   Operation 1080 'getelementptr' 'lk_addr_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1081 [2/2] (2.32ns)   --->   "%lk_load_135 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1081 'load' 'lk_load_135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 72 <SV = 17> <Delay = 2.32>
ST_72 : Operation 1082 [1/2] (2.32ns)   --->   "%lk_load_135 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1082 'load' 'lk_load_135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_72 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load_135" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1083 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1084 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 1" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1084 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1085 [2/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1085 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_72 : Operation 1086 [1/1] (0.00ns)   --->   "%lk_addr_1 = getelementptr i8 %lk, i64 0, i64 2" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1086 'getelementptr' 'lk_addr_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1087 [2/2] (2.32ns)   --->   "%lk_load_1 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1087 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_72 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_135, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1088 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 73 <SV = 18> <Delay = 4.64>
ST_73 : Operation 1089 [1/2] (2.32ns)   --->   "%lk_load = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1089 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 1090 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1090 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln1" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1091 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1092 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1092 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1093 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln6, i4 %t_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1093 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1094 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1095 [1/2] (2.32ns)   --->   "%lk_load_1 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1095 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 1096 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1096 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1097 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln2" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1097 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1098 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1098 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1099 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln7, i4 %t_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1099 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_1" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1100 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1101 [1/1] (0.00ns)   --->   "%lk_addr_2 = getelementptr i8 %lk, i64 0, i64 3" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1101 'getelementptr' 'lk_addr_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1102 [2/2] (2.32ns)   --->   "%lk_load_2 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1102 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_73 : Operation 1103 [1/1] (0.00ns)   --->   "%lk_addr_3 = getelementptr i8 %lk, i64 0, i64 4" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1103 'getelementptr' 'lk_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1104 [2/2] (2.32ns)   --->   "%lk_load_3 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1104 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 74 <SV = 19> <Delay = 4.64>
ST_74 : Operation 1105 [1/2] (2.32ns)   --->   "%lk_load_2 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1105 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 1106 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1106 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1107 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln3" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1107 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1108 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr i8 %t, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1108 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1109 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln8, i4 %t_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1109 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_2" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1110 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1111 [1/2] (2.32ns)   --->   "%lk_load_3 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1111 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 1112 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1112 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1113 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln4" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1113 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1114 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr i8 %t, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1114 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1115 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln9, i4 %t_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1115 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_3" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1116 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1117 [1/1] (0.00ns)   --->   "%lk_addr_4 = getelementptr i8 %lk, i64 0, i64 5" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1117 'getelementptr' 'lk_addr_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1118 [2/2] (2.32ns)   --->   "%lk_load_4 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1118 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_74 : Operation 1119 [1/1] (0.00ns)   --->   "%lk_addr_5 = getelementptr i8 %lk, i64 0, i64 6" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1119 'getelementptr' 'lk_addr_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1120 [2/2] (2.32ns)   --->   "%lk_load_5 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1120 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 75 <SV = 20> <Delay = 4.64>
ST_75 : Operation 1121 [1/2] (2.32ns)   --->   "%lk_load_4 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1121 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 1122 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1122 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1123 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln5" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1123 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1124 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1124 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1125 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln1, i4 %t_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1125 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_4" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1126 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1127 [1/2] (2.32ns)   --->   "%lk_load_5 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1127 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 1128 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1128 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1129 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln6" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1129 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1130 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr i8 %t, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1130 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1131 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln2, i4 %t_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1131 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_5" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1132 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1133 [1/1] (0.00ns)   --->   "%lk_addr_6 = getelementptr i8 %lk, i64 0, i64 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1133 'getelementptr' 'lk_addr_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1134 [2/2] (2.32ns)   --->   "%lk_load_6 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1134 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_75 : Operation 1135 [1/1] (0.00ns)   --->   "%lk_addr_7 = getelementptr i8 %lk, i64 0, i64 15" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1135 'getelementptr' 'lk_addr_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1136 [2/2] (2.32ns)   --->   "%lk_load_7 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1136 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 76 <SV = 21> <Delay = 4.64>
ST_76 : Operation 1137 [1/2] (2.32ns)   --->   "%lk_load_6 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1137 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1138 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1138 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1139 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1140 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr i8 %t, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1140 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1141 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln3, i4 %t_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1141 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1142 [1/2] (2.32ns)   --->   "%lk_load_7 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1142 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1143 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln253_5 = trunc i8 %lk_load_6" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1144 'trunc' 'trunc_ln253_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_5, i7 %trunc_ln253" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1145 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1146 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr i8 %t, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1146 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1147 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln, i4 %t_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1147 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1148 [1/1] (0.00ns)   --->   "%lk_addr_8 = getelementptr i8 %lk, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1148 'getelementptr' 'lk_addr_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1149 [2/2] (2.32ns)   --->   "%lk_load_8 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1149 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1150 [1/1] (0.00ns)   --->   "%lk_addr_9 = getelementptr i8 %lk, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1150 'getelementptr' 'lk_addr_9' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1151 [2/2] (2.32ns)   --->   "%lk_load_9 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1151 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_76 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_7, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1152 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>

State 77 <SV = 22> <Delay = 4.64>
ST_77 : Operation 1153 [1/2] (2.32ns)   --->   "%lk_load_8 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1153 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1154 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1155 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1155 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1156 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr i8 %t, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1156 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1157 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln4, i4 %t_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1157 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 1158 [1/2] (2.32ns)   --->   "%lk_load_9 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1158 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1159 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_8" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1160 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1161 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_539" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1161 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1162 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr i8 %t, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1162 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1163 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln5, i4 %t_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1163 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 1164 [1/1] (0.00ns)   --->   "%lk_addr_10 = getelementptr i8 %lk, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1164 'getelementptr' 'lk_addr_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1165 [2/2] (2.32ns)   --->   "%lk_load_10 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1165 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_77 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_9" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1166 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1167 [1/1] (0.00ns)   --->   "%lk_addr_11 = getelementptr i8 %lk, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1167 'getelementptr' 'lk_addr_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1168 [2/2] (2.32ns)   --->   "%lk_load_11 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1168 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 78 <SV = 23> <Delay = 4.64>
ST_78 : Operation 1169 [1/2] (2.32ns)   --->   "%lk_load_10 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1169 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1170 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1171 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_540" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1171 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1172 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr i8 %t, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1172 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1173 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln10, i4 %t_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1173 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 1174 [1/2] (2.32ns)   --->   "%lk_load_11 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1174 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1175 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_10" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1176 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1177 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_541" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1177 'bitconcatenate' 'or_ln11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1178 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr i8 %t, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1178 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1179 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln11, i4 %t_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1179 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 1180 [1/1] (0.00ns)   --->   "%lk_addr_12 = getelementptr i8 %lk, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1180 'getelementptr' 'lk_addr_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1181 [2/2] (2.32ns)   --->   "%lk_load_12 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1181 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_78 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_11" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1182 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1183 [1/1] (0.00ns)   --->   "%lk_addr_13 = getelementptr i8 %lk, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1183 'getelementptr' 'lk_addr_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1184 [2/2] (2.32ns)   --->   "%lk_load_13 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1184 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 79 <SV = 24> <Delay = 4.64>
ST_79 : Operation 1185 [1/2] (2.32ns)   --->   "%lk_load_12 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1185 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1186 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1187 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_542" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1187 'bitconcatenate' 'or_ln12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1188 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr i8 %t, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1188 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1189 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln12, i4 %t_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1189 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 1190 [1/2] (2.32ns)   --->   "%lk_load_13 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1190 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1191 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_12" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1192 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1193 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_543" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1193 'bitconcatenate' 'or_ln13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1194 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr i8 %t, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1194 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1195 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln13, i4 %t_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1195 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 1196 [1/1] (0.00ns)   --->   "%lk_addr_14 = getelementptr i8 %lk, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1196 'getelementptr' 'lk_addr_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1197 [2/2] (2.32ns)   --->   "%lk_load_14 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1197 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_79 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_13" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1198 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>

State 80 <SV = 25> <Delay = 4.64>
ST_80 : Operation 1199 [1/2] (2.32ns)   --->   "%lk_load_14 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1199 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1200 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1201 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_544" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1201 'bitconcatenate' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1202 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr i8 %t, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1202 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1203 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln14, i4 %t_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1203 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_80 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_14" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1204 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1205 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_545" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1205 'bitconcatenate' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1206 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr i8 %t, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1206 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1207 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln15, i4 %t_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1207 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 81 <SV = 26> <Delay = 0.00>
ST_81 : Operation 1208 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label130, i8 %t, i8 %lk"   --->   Operation 1208 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 27> <Delay = 0.00>
ST_82 : Operation 1209 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label130, i8 %t, i8 %lk"   --->   Operation 1209 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 28> <Delay = 0.00>
ST_83 : Operation 1210 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label231, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1210 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 29> <Delay = 0.00>
ST_84 : Operation 1211 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label231, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1211 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 30> <Delay = 2.32>
ST_85 : Operation 1212 [2/2] (2.32ns)   --->   "%lk_load_136 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1212 'load' 'lk_load_136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_85 : Operation 1213 [2/2] (2.32ns)   --->   "%lk_load_15 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1213 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 86 <SV = 31> <Delay = 4.64>
ST_86 : Operation 1214 [1/2] (2.32ns)   --->   "%lk_load_136 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1214 'load' 'lk_load_136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln246_5 = trunc i8 %lk_load_136" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1215 'trunc' 'trunc_ln246_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1216 [1/2] (2.32ns)   --->   "%lk_load_15 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1216 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1217 [1/1] (0.00ns)   --->   "%lshr_ln246_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_15, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1217 'partselect' 'lshr_ln246_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1218 [1/1] (0.00ns)   --->   "%or_ln246_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_5, i7 %lshr_ln246_1" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1218 'bitconcatenate' 'or_ln246_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1219 [1/1] (0.00ns)   --->   "%t_1_addr = getelementptr i8 %t_1, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1219 'getelementptr' 't_1_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1220 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_1, i4 %t_1_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1220 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln247_5 = trunc i8 %lk_load_15" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1221 'trunc' 'trunc_ln247_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1222 [2/2] (2.32ns)   --->   "%lk_load_16 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1222 'load' 'lk_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1223 [2/2] (2.32ns)   --->   "%lk_load_17 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1223 'load' 'lk_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_86 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_136, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1224 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 87 <SV = 32> <Delay = 4.64>
ST_87 : Operation 1225 [1/2] (2.32ns)   --->   "%lk_load_16 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1225 'load' 'lk_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1226 [1/1] (0.00ns)   --->   "%lshr_ln247_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_16, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1226 'partselect' 'lshr_ln247_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1227 [1/1] (0.00ns)   --->   "%or_ln247_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_5, i7 %lshr_ln247_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1227 'bitconcatenate' 'or_ln247_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1228 [1/1] (0.00ns)   --->   "%t_1_addr_1 = getelementptr i8 %t_1, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1228 'getelementptr' 't_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1229 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_1, i4 %t_1_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1229 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln248_5 = trunc i8 %lk_load_16" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1230 'trunc' 'trunc_ln248_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1231 [1/2] (2.32ns)   --->   "%lk_load_17 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1231 'load' 'lk_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1232 [1/1] (0.00ns)   --->   "%lshr_ln248_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_17, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1232 'partselect' 'lshr_ln248_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1233 [1/1] (0.00ns)   --->   "%or_ln248_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_5, i7 %lshr_ln248_1" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1233 'bitconcatenate' 'or_ln248_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1234 [1/1] (0.00ns)   --->   "%t_1_addr_2 = getelementptr i8 %t_1, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1234 'getelementptr' 't_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1235 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_1, i4 %t_1_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1235 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln249_5 = trunc i8 %lk_load_17" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1236 'trunc' 'trunc_ln249_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1237 [2/2] (2.32ns)   --->   "%lk_load_18 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1237 'load' 'lk_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 1238 [2/2] (2.32ns)   --->   "%lk_load_19 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1238 'load' 'lk_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 88 <SV = 33> <Delay = 4.64>
ST_88 : Operation 1239 [1/2] (2.32ns)   --->   "%lk_load_18 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1239 'load' 'lk_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1240 [1/1] (0.00ns)   --->   "%lshr_ln249_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_18, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1240 'partselect' 'lshr_ln249_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1241 [1/1] (0.00ns)   --->   "%or_ln249_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_5, i7 %lshr_ln249_1" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1241 'bitconcatenate' 'or_ln249_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1242 [1/1] (0.00ns)   --->   "%t_1_addr_3 = getelementptr i8 %t_1, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1242 'getelementptr' 't_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1243 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_1, i4 %t_1_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1243 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln250_5 = trunc i8 %lk_load_18" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1244 'trunc' 'trunc_ln250_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1245 [1/2] (2.32ns)   --->   "%lk_load_19 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1245 'load' 'lk_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1246 [1/1] (0.00ns)   --->   "%lshr_ln250_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_19, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1246 'partselect' 'lshr_ln250_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1247 [1/1] (0.00ns)   --->   "%or_ln250_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_5, i7 %lshr_ln250_1" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1247 'bitconcatenate' 'or_ln250_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1248 [1/1] (0.00ns)   --->   "%t_1_addr_4 = getelementptr i8 %t_1, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1248 'getelementptr' 't_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1249 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_1, i4 %t_1_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1249 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln251_5 = trunc i8 %lk_load_19" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1250 'trunc' 'trunc_ln251_5' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1251 [2/2] (2.32ns)   --->   "%lk_load_20 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1251 'load' 'lk_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 1252 [2/2] (2.32ns)   --->   "%lk_load_21 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1252 'load' 'lk_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 89 <SV = 34> <Delay = 4.64>
ST_89 : Operation 1253 [1/2] (2.32ns)   --->   "%lk_load_20 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1253 'load' 'lk_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1254 [1/1] (0.00ns)   --->   "%lshr_ln251_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_20, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1254 'partselect' 'lshr_ln251_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1255 [1/1] (0.00ns)   --->   "%or_ln251_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_5, i7 %lshr_ln251_1" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1255 'bitconcatenate' 'or_ln251_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1256 [1/1] (0.00ns)   --->   "%t_1_addr_5 = getelementptr i8 %t_1, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1256 'getelementptr' 't_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1257 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_1, i4 %t_1_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1257 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln252_5 = trunc i8 %lk_load_20" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1258 'trunc' 'trunc_ln252_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1259 [1/2] (2.32ns)   --->   "%lk_load_21 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1259 'load' 'lk_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1260 [1/1] (0.00ns)   --->   "%lshr_ln252_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_21, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1260 'partselect' 'lshr_ln252_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1261 [1/1] (0.00ns)   --->   "%or_ln252_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_5, i7 %lshr_ln252_1" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1261 'bitconcatenate' 'or_ln252_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1262 [1/1] (0.00ns)   --->   "%t_1_addr_6 = getelementptr i8 %t_1, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1262 'getelementptr' 't_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1263 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_1, i4 %t_1_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1263 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1264 [2/2] (2.32ns)   --->   "%lk_load_22 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1264 'load' 'lk_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln253_7 = trunc i8 %lk_load_21" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1265 'trunc' 'trunc_ln253_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1266 [2/2] (2.32ns)   --->   "%lk_load_23 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1266 'load' 'lk_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 90 <SV = 35> <Delay = 4.64>
ST_90 : Operation 1267 [1/2] (2.32ns)   --->   "%lk_load_22 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1267 'load' 'lk_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln253_6 = trunc i8 %lk_load_22" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1268 'trunc' 'trunc_ln253_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1269 [1/1] (0.00ns)   --->   "%or_ln253_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_7, i7 %trunc_ln253_6" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1269 'bitconcatenate' 'or_ln253_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1270 [1/1] (0.00ns)   --->   "%t_1_addr_7 = getelementptr i8 %t_1, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1270 'getelementptr' 't_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1271 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_1, i4 %t_1_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1271 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1272 [1/2] (2.32ns)   --->   "%lk_load_23 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1272 'load' 'lk_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_23, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1273 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1274 [1/1] (0.00ns)   --->   "%or_ln255_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_14, i1 %tmp_546" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1274 'bitconcatenate' 'or_ln255_1' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1275 [1/1] (0.00ns)   --->   "%t_1_addr_8 = getelementptr i8 %t_1, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1275 'getelementptr' 't_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1276 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_1, i4 %t_1_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1276 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1277 [2/2] (2.32ns)   --->   "%lk_load_24 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1277 'load' 'lk_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln256_5 = trunc i8 %lk_load_23" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1278 'trunc' 'trunc_ln256_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1279 [2/2] (2.32ns)   --->   "%lk_load_25 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1279 'load' 'lk_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_22, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1280 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>

State 91 <SV = 36> <Delay = 4.64>
ST_91 : Operation 1281 [1/2] (2.32ns)   --->   "%lk_load_24 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1281 'load' 'lk_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_24, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1282 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1283 [1/1] (0.00ns)   --->   "%or_ln256_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_5, i1 %tmp_547" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1283 'bitconcatenate' 'or_ln256_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1284 [1/1] (0.00ns)   --->   "%t_1_addr_9 = getelementptr i8 %t_1, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1284 'getelementptr' 't_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1285 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_1, i4 %t_1_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1285 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 1286 [1/2] (2.32ns)   --->   "%lk_load_25 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1286 'load' 'lk_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_25, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1287 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln257_5 = trunc i8 %lk_load_24" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1288 'trunc' 'trunc_ln257_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1289 [1/1] (0.00ns)   --->   "%or_ln257_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_5, i1 %tmp_548" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1289 'bitconcatenate' 'or_ln257_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1290 [1/1] (0.00ns)   --->   "%t_1_addr_10 = getelementptr i8 %t_1, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1290 'getelementptr' 't_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1291 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_1, i4 %t_1_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1291 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 1292 [2/2] (2.32ns)   --->   "%lk_load_26 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1292 'load' 'lk_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln258_5 = trunc i8 %lk_load_25" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1293 'trunc' 'trunc_ln258_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1294 [2/2] (2.32ns)   --->   "%lk_load_27 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1294 'load' 'lk_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 92 <SV = 37> <Delay = 4.64>
ST_92 : Operation 1295 [1/2] (2.32ns)   --->   "%lk_load_26 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1295 'load' 'lk_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_26, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1296 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1297 [1/1] (0.00ns)   --->   "%or_ln258_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_5, i1 %tmp_549" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1297 'bitconcatenate' 'or_ln258_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1298 [1/1] (0.00ns)   --->   "%t_1_addr_11 = getelementptr i8 %t_1, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1298 'getelementptr' 't_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1299 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_1, i4 %t_1_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1299 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1300 [1/2] (2.32ns)   --->   "%lk_load_27 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1300 'load' 'lk_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_27, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1301 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln259_5 = trunc i8 %lk_load_26" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1302 'trunc' 'trunc_ln259_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1303 [1/1] (0.00ns)   --->   "%or_ln259_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_5, i1 %tmp_550" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1303 'bitconcatenate' 'or_ln259_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1304 [1/1] (0.00ns)   --->   "%t_1_addr_12 = getelementptr i8 %t_1, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1304 'getelementptr' 't_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1305 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_1, i4 %t_1_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1305 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1306 [2/2] (2.32ns)   --->   "%lk_load_28 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1306 'load' 'lk_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln260_5 = trunc i8 %lk_load_27" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1307 'trunc' 'trunc_ln260_5' <Predicate = true> <Delay = 0.00>

State 93 <SV = 38> <Delay = 4.64>
ST_93 : Operation 1308 [1/2] (2.32ns)   --->   "%lk_load_28 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1308 'load' 'lk_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_28, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1309 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1310 [1/1] (0.00ns)   --->   "%or_ln260_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_5, i1 %tmp_551" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1310 'bitconcatenate' 'or_ln260_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1311 [1/1] (0.00ns)   --->   "%t_1_addr_13 = getelementptr i8 %t_1, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1311 'getelementptr' 't_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1312 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_1, i4 %t_1_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1312 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1313 [2/2] (2.32ns)   --->   "%lk_load_29 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1313 'load' 'lk_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln261_5 = trunc i8 %lk_load_28" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1314 'trunc' 'trunc_ln261_5' <Predicate = true> <Delay = 0.00>

State 94 <SV = 39> <Delay = 4.64>
ST_94 : Operation 1315 [1/2] (2.32ns)   --->   "%lk_load_29 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1315 'load' 'lk_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_29, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1316 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1317 [1/1] (0.00ns)   --->   "%or_ln261_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_5, i1 %tmp_552" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1317 'bitconcatenate' 'or_ln261_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1318 [1/1] (0.00ns)   --->   "%t_1_addr_14 = getelementptr i8 %t_1, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1318 'getelementptr' 't_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1319 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_1, i4 %t_1_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1319 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 1320 [1/1] (0.00ns)   --->   "%trunc_ln262_5 = trunc i8 %lk_load_29" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1320 'trunc' 'trunc_ln262_5' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1321 [1/1] (0.00ns)   --->   "%or_ln262_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_5, i1 %tmp_554" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1321 'bitconcatenate' 'or_ln262_1' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1322 [1/1] (0.00ns)   --->   "%t_1_addr_15 = getelementptr i8 %t_1, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1322 'getelementptr' 't_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1323 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_1, i4 %t_1_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1323 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 95 <SV = 40> <Delay = 0.00>
ST_95 : Operation 1324 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label232, i8 %rk, i8 %skey"   --->   Operation 1324 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_95 : Operation 1325 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label133, i8 %t_1, i8 %lk"   --->   Operation 1325 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 41> <Delay = 0.00>
ST_96 : Operation 1326 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label232, i8 %rk, i8 %skey"   --->   Operation 1326 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1327 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label133, i8 %t_1, i8 %lk"   --->   Operation 1327 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 42> <Delay = 0.00>
ST_97 : Operation 1328 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label234, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1328 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 43> <Delay = 0.00>
ST_98 : Operation 1329 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label234, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1329 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 44> <Delay = 2.32>
ST_99 : Operation 1330 [2/2] (2.32ns)   --->   "%lk_load_137 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1330 'load' 'lk_load_137' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 1331 [2/2] (2.32ns)   --->   "%lk_load_30 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1331 'load' 'lk_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 100 <SV = 45> <Delay = 4.64>
ST_100 : Operation 1332 [1/2] (2.32ns)   --->   "%lk_load_137 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1332 'load' 'lk_load_137' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln246_6 = trunc i8 %lk_load_137" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1333 'trunc' 'trunc_ln246_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1334 [1/2] (2.32ns)   --->   "%lk_load_30 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1334 'load' 'lk_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1335 [1/1] (0.00ns)   --->   "%lshr_ln246_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_30, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1335 'partselect' 'lshr_ln246_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1336 [1/1] (0.00ns)   --->   "%or_ln246_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_6, i7 %lshr_ln246_2" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1336 'bitconcatenate' 'or_ln246_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1337 [1/1] (0.00ns)   --->   "%t_2_addr = getelementptr i8 %t_2, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1337 'getelementptr' 't_2_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1338 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_2, i4 %t_2_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1338 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln247_6 = trunc i8 %lk_load_30" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1339 'trunc' 'trunc_ln247_6' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1340 [2/2] (2.32ns)   --->   "%lk_load_31 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1340 'load' 'lk_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1341 [2/2] (2.32ns)   --->   "%lk_load_32 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1341 'load' 'lk_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_137, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1342 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>

State 101 <SV = 46> <Delay = 4.64>
ST_101 : Operation 1343 [1/2] (2.32ns)   --->   "%lk_load_31 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1343 'load' 'lk_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1344 [1/1] (0.00ns)   --->   "%lshr_ln247_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_31, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1344 'partselect' 'lshr_ln247_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1345 [1/1] (0.00ns)   --->   "%or_ln247_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_6, i7 %lshr_ln247_2" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1345 'bitconcatenate' 'or_ln247_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1346 [1/1] (0.00ns)   --->   "%t_2_addr_1 = getelementptr i8 %t_2, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1346 'getelementptr' 't_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1347 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_2, i4 %t_2_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1347 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln248_6 = trunc i8 %lk_load_31" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1348 'trunc' 'trunc_ln248_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1349 [1/2] (2.32ns)   --->   "%lk_load_32 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1349 'load' 'lk_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1350 [1/1] (0.00ns)   --->   "%lshr_ln248_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_32, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1350 'partselect' 'lshr_ln248_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1351 [1/1] (0.00ns)   --->   "%or_ln248_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_6, i7 %lshr_ln248_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1351 'bitconcatenate' 'or_ln248_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1352 [1/1] (0.00ns)   --->   "%t_2_addr_2 = getelementptr i8 %t_2, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1352 'getelementptr' 't_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1353 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_2, i4 %t_2_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1353 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln249_6 = trunc i8 %lk_load_32" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1354 'trunc' 'trunc_ln249_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1355 [2/2] (2.32ns)   --->   "%lk_load_33 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1355 'load' 'lk_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 1356 [2/2] (2.32ns)   --->   "%lk_load_34 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1356 'load' 'lk_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 102 <SV = 47> <Delay = 4.64>
ST_102 : Operation 1357 [1/2] (2.32ns)   --->   "%lk_load_33 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1357 'load' 'lk_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1358 [1/1] (0.00ns)   --->   "%lshr_ln249_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_33, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1358 'partselect' 'lshr_ln249_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1359 [1/1] (0.00ns)   --->   "%or_ln249_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_6, i7 %lshr_ln249_2" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1359 'bitconcatenate' 'or_ln249_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1360 [1/1] (0.00ns)   --->   "%t_2_addr_3 = getelementptr i8 %t_2, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1360 'getelementptr' 't_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1361 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_2, i4 %t_2_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1361 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln250_6 = trunc i8 %lk_load_33" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1362 'trunc' 'trunc_ln250_6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1363 [1/2] (2.32ns)   --->   "%lk_load_34 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1363 'load' 'lk_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1364 [1/1] (0.00ns)   --->   "%lshr_ln250_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_34, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1364 'partselect' 'lshr_ln250_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1365 [1/1] (0.00ns)   --->   "%or_ln250_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_6, i7 %lshr_ln250_2" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1365 'bitconcatenate' 'or_ln250_2' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1366 [1/1] (0.00ns)   --->   "%t_2_addr_4 = getelementptr i8 %t_2, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1366 'getelementptr' 't_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1367 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_2, i4 %t_2_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1367 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln251_6 = trunc i8 %lk_load_34" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1368 'trunc' 'trunc_ln251_6' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1369 [2/2] (2.32ns)   --->   "%lk_load_35 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1369 'load' 'lk_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 1370 [2/2] (2.32ns)   --->   "%lk_load_36 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1370 'load' 'lk_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 103 <SV = 48> <Delay = 4.64>
ST_103 : Operation 1371 [1/2] (2.32ns)   --->   "%lk_load_35 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1371 'load' 'lk_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1372 [1/1] (0.00ns)   --->   "%lshr_ln251_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_35, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1372 'partselect' 'lshr_ln251_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1373 [1/1] (0.00ns)   --->   "%or_ln251_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_6, i7 %lshr_ln251_2" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1373 'bitconcatenate' 'or_ln251_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1374 [1/1] (0.00ns)   --->   "%t_2_addr_5 = getelementptr i8 %t_2, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1374 'getelementptr' 't_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1375 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_2, i4 %t_2_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1375 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln252_6 = trunc i8 %lk_load_35" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1376 'trunc' 'trunc_ln252_6' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1377 [1/2] (2.32ns)   --->   "%lk_load_36 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1377 'load' 'lk_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1378 [1/1] (0.00ns)   --->   "%lshr_ln252_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_36, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1378 'partselect' 'lshr_ln252_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1379 [1/1] (0.00ns)   --->   "%or_ln252_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_6, i7 %lshr_ln252_2" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1379 'bitconcatenate' 'or_ln252_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1380 [1/1] (0.00ns)   --->   "%t_2_addr_6 = getelementptr i8 %t_2, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1380 'getelementptr' 't_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1381 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_2, i4 %t_2_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1381 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1382 [2/2] (2.32ns)   --->   "%lk_load_37 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1382 'load' 'lk_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln253_9 = trunc i8 %lk_load_36" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1383 'trunc' 'trunc_ln253_9' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1384 [2/2] (2.32ns)   --->   "%lk_load_38 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1384 'load' 'lk_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 104 <SV = 49> <Delay = 4.64>
ST_104 : Operation 1385 [1/2] (2.32ns)   --->   "%lk_load_37 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1385 'load' 'lk_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln253_8 = trunc i8 %lk_load_37" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1386 'trunc' 'trunc_ln253_8' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1387 [1/1] (0.00ns)   --->   "%or_ln253_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_9, i7 %trunc_ln253_8" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1387 'bitconcatenate' 'or_ln253_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1388 [1/1] (0.00ns)   --->   "%t_2_addr_7 = getelementptr i8 %t_2, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1388 'getelementptr' 't_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1389 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_2, i4 %t_2_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1389 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1390 [1/2] (2.32ns)   --->   "%lk_load_38 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1390 'load' 'lk_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_38, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1391 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1392 [1/1] (0.00ns)   --->   "%or_ln255_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_15, i1 %tmp_555" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1392 'bitconcatenate' 'or_ln255_2' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1393 [1/1] (0.00ns)   --->   "%t_2_addr_8 = getelementptr i8 %t_2, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1393 'getelementptr' 't_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1394 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_2, i4 %t_2_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1394 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1395 [2/2] (2.32ns)   --->   "%lk_load_39 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1395 'load' 'lk_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln256_6 = trunc i8 %lk_load_38" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1396 'trunc' 'trunc_ln256_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1397 [2/2] (2.32ns)   --->   "%lk_load_40 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1397 'load' 'lk_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_37, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1398 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>

State 105 <SV = 50> <Delay = 4.64>
ST_105 : Operation 1399 [1/2] (2.32ns)   --->   "%lk_load_39 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1399 'load' 'lk_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_39, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1400 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1401 [1/1] (0.00ns)   --->   "%or_ln256_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_6, i1 %tmp_556" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1401 'bitconcatenate' 'or_ln256_2' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1402 [1/1] (0.00ns)   --->   "%t_2_addr_9 = getelementptr i8 %t_2, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1402 'getelementptr' 't_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1403 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_2, i4 %t_2_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1403 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1404 [1/2] (2.32ns)   --->   "%lk_load_40 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1404 'load' 'lk_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_40, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1405 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln257_6 = trunc i8 %lk_load_39" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1406 'trunc' 'trunc_ln257_6' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1407 [1/1] (0.00ns)   --->   "%or_ln257_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_6, i1 %tmp_557" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1407 'bitconcatenate' 'or_ln257_2' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1408 [1/1] (0.00ns)   --->   "%t_2_addr_10 = getelementptr i8 %t_2, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1408 'getelementptr' 't_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1409 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_2, i4 %t_2_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1409 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1410 [2/2] (2.32ns)   --->   "%lk_load_41 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1410 'load' 'lk_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln258_6 = trunc i8 %lk_load_40" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1411 'trunc' 'trunc_ln258_6' <Predicate = true> <Delay = 0.00>

State 106 <SV = 51> <Delay = 4.64>
ST_106 : Operation 1412 [1/2] (2.32ns)   --->   "%lk_load_41 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1412 'load' 'lk_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_41, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1413 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1414 [1/1] (0.00ns)   --->   "%or_ln258_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_6, i1 %tmp_558" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1414 'bitconcatenate' 'or_ln258_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1415 [1/1] (0.00ns)   --->   "%t_2_addr_11 = getelementptr i8 %t_2, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1415 'getelementptr' 't_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1416 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_2, i4 %t_2_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1416 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1417 [2/2] (2.32ns)   --->   "%lk_load_42 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1417 'load' 'lk_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_106 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln259_6 = trunc i8 %lk_load_41" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1418 'trunc' 'trunc_ln259_6' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1419 [2/2] (2.32ns)   --->   "%lk_load_43 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1419 'load' 'lk_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 107 <SV = 52> <Delay = 4.64>
ST_107 : Operation 1420 [1/2] (2.32ns)   --->   "%lk_load_42 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1420 'load' 'lk_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_42, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1421 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1422 [1/1] (0.00ns)   --->   "%or_ln259_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_6, i1 %tmp_559" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1422 'bitconcatenate' 'or_ln259_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1423 [1/1] (0.00ns)   --->   "%t_2_addr_12 = getelementptr i8 %t_2, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1423 'getelementptr' 't_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1424 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_2, i4 %t_2_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1424 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1425 [1/2] (2.32ns)   --->   "%lk_load_43 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1425 'load' 'lk_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_43, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1426 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln260_6 = trunc i8 %lk_load_42" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1427 'trunc' 'trunc_ln260_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1428 [1/1] (0.00ns)   --->   "%or_ln260_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_6, i1 %tmp_560" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1428 'bitconcatenate' 'or_ln260_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1429 [1/1] (0.00ns)   --->   "%t_2_addr_13 = getelementptr i8 %t_2, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1429 'getelementptr' 't_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1430 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_2, i4 %t_2_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1430 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1431 [2/2] (2.32ns)   --->   "%lk_load_44 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1431 'load' 'lk_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_107 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln261_6 = trunc i8 %lk_load_43" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1432 'trunc' 'trunc_ln261_6' <Predicate = true> <Delay = 0.00>

State 108 <SV = 53> <Delay = 4.64>
ST_108 : Operation 1433 [1/2] (2.32ns)   --->   "%lk_load_44 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1433 'load' 'lk_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_44, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1434 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1435 [1/1] (0.00ns)   --->   "%or_ln261_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_6, i1 %tmp_561" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1435 'bitconcatenate' 'or_ln261_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1436 [1/1] (0.00ns)   --->   "%t_2_addr_14 = getelementptr i8 %t_2, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1436 'getelementptr' 't_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1437 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_2, i4 %t_2_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1437 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_108 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln262_6 = trunc i8 %lk_load_44" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1438 'trunc' 'trunc_ln262_6' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1439 [1/1] (0.00ns)   --->   "%or_ln262_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_6, i1 %tmp_562" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1439 'bitconcatenate' 'or_ln262_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1440 [1/1] (0.00ns)   --->   "%t_2_addr_15 = getelementptr i8 %t_2, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1440 'getelementptr' 't_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1441 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_2, i4 %t_2_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1441 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 109 <SV = 54> <Delay = 0.00>
ST_109 : Operation 1442 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label135, i8 %t_2, i8 %lk"   --->   Operation 1442 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 55> <Delay = 0.00>
ST_110 : Operation 1443 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label135, i8 %t_2, i8 %lk"   --->   Operation 1443 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 56> <Delay = 0.00>
ST_111 : Operation 1444 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label236, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1444 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 57> <Delay = 0.00>
ST_112 : Operation 1445 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label236, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1445 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 58> <Delay = 2.32>
ST_113 : Operation 1446 [2/2] (2.32ns)   --->   "%lk_load_138 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1446 'load' 'lk_load_138' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_113 : Operation 1447 [2/2] (2.32ns)   --->   "%lk_load_45 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1447 'load' 'lk_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 114 <SV = 59> <Delay = 4.64>
ST_114 : Operation 1448 [1/2] (2.32ns)   --->   "%lk_load_138 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1448 'load' 'lk_load_138' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln246_7 = trunc i8 %lk_load_138" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1449 'trunc' 'trunc_ln246_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1450 [1/2] (2.32ns)   --->   "%lk_load_45 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1450 'load' 'lk_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1451 [1/1] (0.00ns)   --->   "%lshr_ln246_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_45, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1451 'partselect' 'lshr_ln246_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1452 [1/1] (0.00ns)   --->   "%or_ln246_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_7, i7 %lshr_ln246_3" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1452 'bitconcatenate' 'or_ln246_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1453 [1/1] (0.00ns)   --->   "%t_3_addr = getelementptr i8 %t_3, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1453 'getelementptr' 't_3_addr' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1454 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_3, i4 %t_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1454 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln247_7 = trunc i8 %lk_load_45" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1455 'trunc' 'trunc_ln247_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1456 [2/2] (2.32ns)   --->   "%lk_load_46 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1456 'load' 'lk_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1457 [2/2] (2.32ns)   --->   "%lk_load_47 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1457 'load' 'lk_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_114 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_138, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1458 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 115 <SV = 60> <Delay = 4.64>
ST_115 : Operation 1459 [1/2] (2.32ns)   --->   "%lk_load_46 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1459 'load' 'lk_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1460 [1/1] (0.00ns)   --->   "%lshr_ln247_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_46, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1460 'partselect' 'lshr_ln247_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1461 [1/1] (0.00ns)   --->   "%or_ln247_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_7, i7 %lshr_ln247_3" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1461 'bitconcatenate' 'or_ln247_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1462 [1/1] (0.00ns)   --->   "%t_3_addr_1 = getelementptr i8 %t_3, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1462 'getelementptr' 't_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1463 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_3, i4 %t_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1463 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln248_7 = trunc i8 %lk_load_46" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1464 'trunc' 'trunc_ln248_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1465 [1/2] (2.32ns)   --->   "%lk_load_47 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1465 'load' 'lk_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1466 [1/1] (0.00ns)   --->   "%lshr_ln248_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_47, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1466 'partselect' 'lshr_ln248_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1467 [1/1] (0.00ns)   --->   "%or_ln248_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_7, i7 %lshr_ln248_3" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1467 'bitconcatenate' 'or_ln248_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1468 [1/1] (0.00ns)   --->   "%t_3_addr_2 = getelementptr i8 %t_3, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1468 'getelementptr' 't_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1469 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_3, i4 %t_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1469 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln249_7 = trunc i8 %lk_load_47" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1470 'trunc' 'trunc_ln249_7' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1471 [2/2] (2.32ns)   --->   "%lk_load_48 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1471 'load' 'lk_load_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_115 : Operation 1472 [2/2] (2.32ns)   --->   "%lk_load_49 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1472 'load' 'lk_load_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 116 <SV = 61> <Delay = 4.64>
ST_116 : Operation 1473 [1/2] (2.32ns)   --->   "%lk_load_48 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1473 'load' 'lk_load_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1474 [1/1] (0.00ns)   --->   "%lshr_ln249_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_48, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1474 'partselect' 'lshr_ln249_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1475 [1/1] (0.00ns)   --->   "%or_ln249_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_7, i7 %lshr_ln249_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1475 'bitconcatenate' 'or_ln249_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1476 [1/1] (0.00ns)   --->   "%t_3_addr_3 = getelementptr i8 %t_3, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1476 'getelementptr' 't_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1477 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_3, i4 %t_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1477 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln250_7 = trunc i8 %lk_load_48" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1478 'trunc' 'trunc_ln250_7' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1479 [1/2] (2.32ns)   --->   "%lk_load_49 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1479 'load' 'lk_load_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1480 [1/1] (0.00ns)   --->   "%lshr_ln250_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_49, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1480 'partselect' 'lshr_ln250_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1481 [1/1] (0.00ns)   --->   "%or_ln250_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_7, i7 %lshr_ln250_3" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1481 'bitconcatenate' 'or_ln250_3' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1482 [1/1] (0.00ns)   --->   "%t_3_addr_4 = getelementptr i8 %t_3, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1482 'getelementptr' 't_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1483 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_3, i4 %t_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1483 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln251_7 = trunc i8 %lk_load_49" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1484 'trunc' 'trunc_ln251_7' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1485 [2/2] (2.32ns)   --->   "%lk_load_50 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1485 'load' 'lk_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_116 : Operation 1486 [2/2] (2.32ns)   --->   "%lk_load_51 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1486 'load' 'lk_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 117 <SV = 62> <Delay = 4.64>
ST_117 : Operation 1487 [1/2] (2.32ns)   --->   "%lk_load_50 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1487 'load' 'lk_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1488 [1/1] (0.00ns)   --->   "%lshr_ln251_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_50, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1488 'partselect' 'lshr_ln251_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1489 [1/1] (0.00ns)   --->   "%or_ln251_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_7, i7 %lshr_ln251_3" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1489 'bitconcatenate' 'or_ln251_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1490 [1/1] (0.00ns)   --->   "%t_3_addr_5 = getelementptr i8 %t_3, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1490 'getelementptr' 't_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1491 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_3, i4 %t_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1491 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln252_7 = trunc i8 %lk_load_50" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1492 'trunc' 'trunc_ln252_7' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1493 [1/2] (2.32ns)   --->   "%lk_load_51 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1493 'load' 'lk_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1494 [1/1] (0.00ns)   --->   "%lshr_ln252_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_51, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1494 'partselect' 'lshr_ln252_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1495 [1/1] (0.00ns)   --->   "%or_ln252_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_7, i7 %lshr_ln252_3" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1495 'bitconcatenate' 'or_ln252_3' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1496 [1/1] (0.00ns)   --->   "%t_3_addr_6 = getelementptr i8 %t_3, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1496 'getelementptr' 't_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1497 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_3, i4 %t_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1497 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1498 [2/2] (2.32ns)   --->   "%lk_load_52 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1498 'load' 'lk_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_117 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln253_11 = trunc i8 %lk_load_51" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1499 'trunc' 'trunc_ln253_11' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1500 [2/2] (2.32ns)   --->   "%lk_load_53 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1500 'load' 'lk_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 118 <SV = 63> <Delay = 4.64>
ST_118 : Operation 1501 [1/2] (2.32ns)   --->   "%lk_load_52 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1501 'load' 'lk_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln253_10 = trunc i8 %lk_load_52" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1502 'trunc' 'trunc_ln253_10' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1503 [1/1] (0.00ns)   --->   "%or_ln253_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_11, i7 %trunc_ln253_10" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1503 'bitconcatenate' 'or_ln253_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1504 [1/1] (0.00ns)   --->   "%t_3_addr_7 = getelementptr i8 %t_3, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1504 'getelementptr' 't_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1505 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_3, i4 %t_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1505 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1506 [1/2] (2.32ns)   --->   "%lk_load_53 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1506 'load' 'lk_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_53, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1507 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1508 [1/1] (0.00ns)   --->   "%or_ln255_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_16, i1 %tmp_563" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1508 'bitconcatenate' 'or_ln255_3' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1509 [1/1] (0.00ns)   --->   "%t_3_addr_8 = getelementptr i8 %t_3, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1509 'getelementptr' 't_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1510 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_3, i4 %t_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1510 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1511 [2/2] (2.32ns)   --->   "%lk_load_54 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1511 'load' 'lk_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln256_7 = trunc i8 %lk_load_53" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1512 'trunc' 'trunc_ln256_7' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1513 [2/2] (2.32ns)   --->   "%lk_load_55 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1513 'load' 'lk_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_118 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_52, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1514 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>

State 119 <SV = 64> <Delay = 4.64>
ST_119 : Operation 1515 [1/2] (2.32ns)   --->   "%lk_load_54 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1515 'load' 'lk_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_54, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1516 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1517 [1/1] (0.00ns)   --->   "%or_ln256_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_7, i1 %tmp_564" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1517 'bitconcatenate' 'or_ln256_3' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1518 [1/1] (0.00ns)   --->   "%t_3_addr_9 = getelementptr i8 %t_3, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1518 'getelementptr' 't_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1519 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_3, i4 %t_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1519 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1520 [1/2] (2.32ns)   --->   "%lk_load_55 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1520 'load' 'lk_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_55, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1521 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln257_7 = trunc i8 %lk_load_54" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1522 'trunc' 'trunc_ln257_7' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1523 [1/1] (0.00ns)   --->   "%or_ln257_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_7, i1 %tmp_565" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1523 'bitconcatenate' 'or_ln257_3' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1524 [1/1] (0.00ns)   --->   "%t_3_addr_10 = getelementptr i8 %t_3, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1524 'getelementptr' 't_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1525 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_3, i4 %t_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1525 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1526 [2/2] (2.32ns)   --->   "%lk_load_56 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1526 'load' 'lk_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_119 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln258_7 = trunc i8 %lk_load_55" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1527 'trunc' 'trunc_ln258_7' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1528 [2/2] (2.32ns)   --->   "%lk_load_57 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1528 'load' 'lk_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 120 <SV = 65> <Delay = 4.64>
ST_120 : Operation 1529 [1/2] (2.32ns)   --->   "%lk_load_56 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1529 'load' 'lk_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_56, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1530 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1531 [1/1] (0.00ns)   --->   "%or_ln258_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_7, i1 %tmp_566" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1531 'bitconcatenate' 'or_ln258_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1532 [1/1] (0.00ns)   --->   "%t_3_addr_11 = getelementptr i8 %t_3, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1532 'getelementptr' 't_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1533 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_3, i4 %t_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1533 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1534 [1/2] (2.32ns)   --->   "%lk_load_57 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1534 'load' 'lk_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_57, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1535 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln259_7 = trunc i8 %lk_load_56" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1536 'trunc' 'trunc_ln259_7' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1537 [1/1] (0.00ns)   --->   "%or_ln259_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_7, i1 %tmp_567" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1537 'bitconcatenate' 'or_ln259_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1538 [1/1] (0.00ns)   --->   "%t_3_addr_12 = getelementptr i8 %t_3, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1538 'getelementptr' 't_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1539 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_3, i4 %t_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1539 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1540 [2/2] (2.32ns)   --->   "%lk_load_58 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1540 'load' 'lk_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_120 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln260_7 = trunc i8 %lk_load_57" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1541 'trunc' 'trunc_ln260_7' <Predicate = true> <Delay = 0.00>

State 121 <SV = 66> <Delay = 4.64>
ST_121 : Operation 1542 [1/2] (2.32ns)   --->   "%lk_load_58 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1542 'load' 'lk_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_58, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1543 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1544 [1/1] (0.00ns)   --->   "%or_ln260_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_7, i1 %tmp_569" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1544 'bitconcatenate' 'or_ln260_3' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1545 [1/1] (0.00ns)   --->   "%t_3_addr_13 = getelementptr i8 %t_3, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1545 'getelementptr' 't_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1546 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_3, i4 %t_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1546 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1547 [2/2] (2.32ns)   --->   "%lk_load_59 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1547 'load' 'lk_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_121 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln261_7 = trunc i8 %lk_load_58" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1548 'trunc' 'trunc_ln261_7' <Predicate = true> <Delay = 0.00>

State 122 <SV = 67> <Delay = 4.64>
ST_122 : Operation 1549 [1/2] (2.32ns)   --->   "%lk_load_59 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1549 'load' 'lk_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_59, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1550 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1551 [1/1] (0.00ns)   --->   "%or_ln261_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_7, i1 %tmp_570" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1551 'bitconcatenate' 'or_ln261_3' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1552 [1/1] (0.00ns)   --->   "%t_3_addr_14 = getelementptr i8 %t_3, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1552 'getelementptr' 't_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1553 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_3, i4 %t_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1553 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_122 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln262_7 = trunc i8 %lk_load_59" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1554 'trunc' 'trunc_ln262_7' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1555 [1/1] (0.00ns)   --->   "%or_ln262_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_7, i1 %tmp_571" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1555 'bitconcatenate' 'or_ln262_3' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1556 [1/1] (0.00ns)   --->   "%t_3_addr_15 = getelementptr i8 %t_3, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1556 'getelementptr' 't_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1557 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_3, i4 %t_3_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1557 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 123 <SV = 68> <Delay = 0.00>
ST_123 : Operation 1558 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label237, i8 %rk, i8 %skey"   --->   Operation 1558 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 1559 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label138, i8 %t_3, i8 %lk"   --->   Operation 1559 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 69> <Delay = 0.00>
ST_124 : Operation 1560 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label237, i8 %rk, i8 %skey"   --->   Operation 1560 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 1561 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label138, i8 %t_3, i8 %lk"   --->   Operation 1561 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 70> <Delay = 0.00>
ST_125 : Operation 1562 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label239, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1562 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 71> <Delay = 0.00>
ST_126 : Operation 1563 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label239, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1563 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 72> <Delay = 2.32>
ST_127 : Operation 1564 [2/2] (2.32ns)   --->   "%lk_load_139 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1564 'load' 'lk_load_139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_127 : Operation 1565 [2/2] (2.32ns)   --->   "%lk_load_60 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1565 'load' 'lk_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 128 <SV = 73> <Delay = 4.64>
ST_128 : Operation 1566 [1/2] (2.32ns)   --->   "%lk_load_139 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1566 'load' 'lk_load_139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln246_8 = trunc i8 %lk_load_139" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1567 'trunc' 'trunc_ln246_8' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1568 [1/2] (2.32ns)   --->   "%lk_load_60 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1568 'load' 'lk_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1569 [1/1] (0.00ns)   --->   "%lshr_ln246_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_60, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1569 'partselect' 'lshr_ln246_4' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1570 [1/1] (0.00ns)   --->   "%or_ln246_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_8, i7 %lshr_ln246_4" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1570 'bitconcatenate' 'or_ln246_4' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1571 [1/1] (0.00ns)   --->   "%t_4_addr = getelementptr i8 %t_4, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1571 'getelementptr' 't_4_addr' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1572 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_4, i4 %t_4_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1572 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1573 [1/1] (0.00ns)   --->   "%trunc_ln247_8 = trunc i8 %lk_load_60" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1573 'trunc' 'trunc_ln247_8' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1574 [2/2] (2.32ns)   --->   "%lk_load_61 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1574 'load' 'lk_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_128 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_139, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1575 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 129 <SV = 74> <Delay = 4.64>
ST_129 : Operation 1576 [1/2] (2.32ns)   --->   "%lk_load_61 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1576 'load' 'lk_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_129 : Operation 1577 [1/1] (0.00ns)   --->   "%lshr_ln247_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_61, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1577 'partselect' 'lshr_ln247_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1578 [1/1] (0.00ns)   --->   "%or_ln247_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_8, i7 %lshr_ln247_4" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1578 'bitconcatenate' 'or_ln247_4' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1579 [1/1] (0.00ns)   --->   "%t_4_addr_1 = getelementptr i8 %t_4, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1579 'getelementptr' 't_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1580 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_4, i4 %t_4_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1580 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_129 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln248_8 = trunc i8 %lk_load_61" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1581 'trunc' 'trunc_ln248_8' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1582 [2/2] (2.32ns)   --->   "%lk_load_62 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1582 'load' 'lk_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_129 : Operation 1583 [2/2] (2.32ns)   --->   "%lk_load_63 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1583 'load' 'lk_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 130 <SV = 75> <Delay = 4.64>
ST_130 : Operation 1584 [1/2] (2.32ns)   --->   "%lk_load_62 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1584 'load' 'lk_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_130 : Operation 1585 [1/1] (0.00ns)   --->   "%lshr_ln248_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_62, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1585 'partselect' 'lshr_ln248_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1586 [1/1] (0.00ns)   --->   "%or_ln248_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_8, i7 %lshr_ln248_4" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1586 'bitconcatenate' 'or_ln248_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1587 [1/1] (0.00ns)   --->   "%t_4_addr_2 = getelementptr i8 %t_4, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1587 'getelementptr' 't_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1588 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_4, i4 %t_4_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1588 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_130 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln249_8 = trunc i8 %lk_load_62" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1589 'trunc' 'trunc_ln249_8' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1590 [1/2] (2.32ns)   --->   "%lk_load_63 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1590 'load' 'lk_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_130 : Operation 1591 [1/1] (0.00ns)   --->   "%lshr_ln249_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_63, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1591 'partselect' 'lshr_ln249_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1592 [1/1] (0.00ns)   --->   "%or_ln249_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_8, i7 %lshr_ln249_4" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1592 'bitconcatenate' 'or_ln249_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1593 [1/1] (0.00ns)   --->   "%t_4_addr_3 = getelementptr i8 %t_4, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1593 'getelementptr' 't_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1594 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_4, i4 %t_4_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1594 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_130 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln250_8 = trunc i8 %lk_load_63" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1595 'trunc' 'trunc_ln250_8' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1596 [2/2] (2.32ns)   --->   "%lk_load_64 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1596 'load' 'lk_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_130 : Operation 1597 [2/2] (2.32ns)   --->   "%lk_load_65 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1597 'load' 'lk_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 131 <SV = 76> <Delay = 4.64>
ST_131 : Operation 1598 [1/2] (2.32ns)   --->   "%lk_load_64 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1598 'load' 'lk_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1599 [1/1] (0.00ns)   --->   "%lshr_ln250_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_64, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1599 'partselect' 'lshr_ln250_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1600 [1/1] (0.00ns)   --->   "%or_ln250_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_8, i7 %lshr_ln250_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1600 'bitconcatenate' 'or_ln250_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1601 [1/1] (0.00ns)   --->   "%t_4_addr_4 = getelementptr i8 %t_4, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1601 'getelementptr' 't_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1602 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_4, i4 %t_4_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1602 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln251_8 = trunc i8 %lk_load_64" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1603 'trunc' 'trunc_ln251_8' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1604 [1/2] (2.32ns)   --->   "%lk_load_65 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1604 'load' 'lk_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1605 [1/1] (0.00ns)   --->   "%lshr_ln251_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_65, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1605 'partselect' 'lshr_ln251_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1606 [1/1] (0.00ns)   --->   "%or_ln251_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_8, i7 %lshr_ln251_4" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1606 'bitconcatenate' 'or_ln251_4' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1607 [1/1] (0.00ns)   --->   "%t_4_addr_5 = getelementptr i8 %t_4, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1607 'getelementptr' 't_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1608 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_4, i4 %t_4_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1608 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln252_8 = trunc i8 %lk_load_65" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1609 'trunc' 'trunc_ln252_8' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1610 [2/2] (2.32ns)   --->   "%lk_load_66 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1610 'load' 'lk_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_131 : Operation 1611 [2/2] (2.32ns)   --->   "%lk_load_67 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1611 'load' 'lk_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 132 <SV = 77> <Delay = 4.64>
ST_132 : Operation 1612 [1/2] (2.32ns)   --->   "%lk_load_66 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1612 'load' 'lk_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1613 [1/1] (0.00ns)   --->   "%lshr_ln252_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_66, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1613 'partselect' 'lshr_ln252_4' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1614 [1/1] (0.00ns)   --->   "%or_ln252_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_8, i7 %lshr_ln252_4" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1614 'bitconcatenate' 'or_ln252_4' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1615 [1/1] (0.00ns)   --->   "%t_4_addr_6 = getelementptr i8 %t_4, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1615 'getelementptr' 't_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1616 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_4, i4 %t_4_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1616 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1617 [1/2] (2.32ns)   --->   "%lk_load_67 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1617 'load' 'lk_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln253_12 = trunc i8 %lk_load_67" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1618 'trunc' 'trunc_ln253_12' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln253_13 = trunc i8 %lk_load_66" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1619 'trunc' 'trunc_ln253_13' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1620 [1/1] (0.00ns)   --->   "%or_ln253_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_13, i7 %trunc_ln253_12" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1620 'bitconcatenate' 'or_ln253_4' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1621 [1/1] (0.00ns)   --->   "%t_4_addr_7 = getelementptr i8 %t_4, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1621 'getelementptr' 't_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1622 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_4, i4 %t_4_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1622 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1623 [2/2] (2.32ns)   --->   "%lk_load_68 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1623 'load' 'lk_load_68' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1624 [2/2] (2.32ns)   --->   "%lk_load_69 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1624 'load' 'lk_load_69' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_132 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_67, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1625 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>

State 133 <SV = 78> <Delay = 4.64>
ST_133 : Operation 1626 [1/2] (2.32ns)   --->   "%lk_load_68 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1626 'load' 'lk_load_68' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_133 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_68, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1627 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1628 [1/1] (0.00ns)   --->   "%or_ln255_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_17, i1 %tmp_572" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1628 'bitconcatenate' 'or_ln255_4' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1629 [1/1] (0.00ns)   --->   "%t_4_addr_8 = getelementptr i8 %t_4, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1629 'getelementptr' 't_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1630 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_4, i4 %t_4_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1630 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_133 : Operation 1631 [1/2] (2.32ns)   --->   "%lk_load_69 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1631 'load' 'lk_load_69' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_133 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_69, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1632 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1633 [1/1] (0.00ns)   --->   "%trunc_ln256_8 = trunc i8 %lk_load_68" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1633 'trunc' 'trunc_ln256_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1634 [1/1] (0.00ns)   --->   "%or_ln256_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_8, i1 %tmp_573" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1634 'bitconcatenate' 'or_ln256_4' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1635 [1/1] (0.00ns)   --->   "%t_4_addr_9 = getelementptr i8 %t_4, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1635 'getelementptr' 't_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1636 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_4, i4 %t_4_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1636 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_133 : Operation 1637 [2/2] (2.32ns)   --->   "%lk_load_70 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1637 'load' 'lk_load_70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_133 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln257_8 = trunc i8 %lk_load_69" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1638 'trunc' 'trunc_ln257_8' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1639 [2/2] (2.32ns)   --->   "%lk_load_71 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1639 'load' 'lk_load_71' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 134 <SV = 79> <Delay = 4.64>
ST_134 : Operation 1640 [1/2] (2.32ns)   --->   "%lk_load_70 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1640 'load' 'lk_load_70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_70, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1641 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1642 [1/1] (0.00ns)   --->   "%or_ln257_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_8, i1 %tmp_574" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1642 'bitconcatenate' 'or_ln257_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1643 [1/1] (0.00ns)   --->   "%t_4_addr_10 = getelementptr i8 %t_4, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1643 'getelementptr' 't_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1644 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_4, i4 %t_4_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1644 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1645 [1/2] (2.32ns)   --->   "%lk_load_71 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1645 'load' 'lk_load_71' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_71, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1646 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln258_8 = trunc i8 %lk_load_70" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1647 'trunc' 'trunc_ln258_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1648 [1/1] (0.00ns)   --->   "%or_ln258_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_8, i1 %tmp_575" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1648 'bitconcatenate' 'or_ln258_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1649 [1/1] (0.00ns)   --->   "%t_4_addr_11 = getelementptr i8 %t_4, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1649 'getelementptr' 't_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1650 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_4, i4 %t_4_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1650 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1651 [2/2] (2.32ns)   --->   "%lk_load_72 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1651 'load' 'lk_load_72' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_134 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln259_8 = trunc i8 %lk_load_71" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1652 'trunc' 'trunc_ln259_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1653 [2/2] (2.32ns)   --->   "%lk_load_73 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1653 'load' 'lk_load_73' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 135 <SV = 80> <Delay = 4.64>
ST_135 : Operation 1654 [1/2] (2.32ns)   --->   "%lk_load_72 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1654 'load' 'lk_load_72' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_72, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1655 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1656 [1/1] (0.00ns)   --->   "%or_ln259_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_8, i1 %tmp_576" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1656 'bitconcatenate' 'or_ln259_4' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1657 [1/1] (0.00ns)   --->   "%t_4_addr_12 = getelementptr i8 %t_4, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1657 'getelementptr' 't_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1658 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_4, i4 %t_4_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1658 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1659 [1/2] (2.32ns)   --->   "%lk_load_73 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1659 'load' 'lk_load_73' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_73, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1660 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln260_8 = trunc i8 %lk_load_72" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1661 'trunc' 'trunc_ln260_8' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1662 [1/1] (0.00ns)   --->   "%or_ln260_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_8, i1 %tmp_577" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1662 'bitconcatenate' 'or_ln260_4' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1663 [1/1] (0.00ns)   --->   "%t_4_addr_13 = getelementptr i8 %t_4, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1663 'getelementptr' 't_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1664 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_4, i4 %t_4_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1664 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1665 [2/2] (2.32ns)   --->   "%lk_load_74 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1665 'load' 'lk_load_74' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_135 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln261_8 = trunc i8 %lk_load_73" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1666 'trunc' 'trunc_ln261_8' <Predicate = true> <Delay = 0.00>

State 136 <SV = 81> <Delay = 4.64>
ST_136 : Operation 1667 [1/2] (2.32ns)   --->   "%lk_load_74 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1667 'load' 'lk_load_74' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_136 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_74, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1668 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1669 [1/1] (0.00ns)   --->   "%or_ln261_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_8, i1 %tmp_578" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1669 'bitconcatenate' 'or_ln261_4' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1670 [1/1] (0.00ns)   --->   "%t_4_addr_14 = getelementptr i8 %t_4, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1670 'getelementptr' 't_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1671 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_4, i4 %t_4_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1671 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_136 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln262_8 = trunc i8 %lk_load_74" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1672 'trunc' 'trunc_ln262_8' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1673 [1/1] (0.00ns)   --->   "%or_ln262_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_8, i1 %tmp_579" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1673 'bitconcatenate' 'or_ln262_4' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1674 [1/1] (0.00ns)   --->   "%t_4_addr_15 = getelementptr i8 %t_4, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1674 'getelementptr' 't_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1675 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_4, i4 %t_4_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1675 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 137 <SV = 82> <Delay = 0.00>
ST_137 : Operation 1676 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label140, i8 %t_4, i8 %lk"   --->   Operation 1676 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 83> <Delay = 0.00>
ST_138 : Operation 1677 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label140, i8 %t_4, i8 %lk"   --->   Operation 1677 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 139 <SV = 84> <Delay = 0.00>
ST_139 : Operation 1678 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label241, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1678 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 85> <Delay = 0.00>
ST_140 : Operation 1679 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label241, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1679 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 141 <SV = 86> <Delay = 2.32>
ST_141 : Operation 1680 [2/2] (2.32ns)   --->   "%lk_load_140 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1680 'load' 'lk_load_140' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_141 : Operation 1681 [2/2] (2.32ns)   --->   "%lk_load_75 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1681 'load' 'lk_load_75' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 142 <SV = 87> <Delay = 4.64>
ST_142 : Operation 1682 [1/2] (2.32ns)   --->   "%lk_load_140 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1682 'load' 'lk_load_140' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln246_9 = trunc i8 %lk_load_140" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1683 'trunc' 'trunc_ln246_9' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1684 [1/2] (2.32ns)   --->   "%lk_load_75 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1684 'load' 'lk_load_75' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1685 [1/1] (0.00ns)   --->   "%lshr_ln246_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_75, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1685 'partselect' 'lshr_ln246_9' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1686 [1/1] (0.00ns)   --->   "%or_ln246_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_9, i7 %lshr_ln246_9" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1686 'bitconcatenate' 'or_ln246_9' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1687 [1/1] (0.00ns)   --->   "%t_5_addr = getelementptr i8 %t_5, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1687 'getelementptr' 't_5_addr' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1688 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_9, i4 %t_5_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1688 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1689 [1/1] (0.00ns)   --->   "%trunc_ln247_9 = trunc i8 %lk_load_75" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1689 'trunc' 'trunc_ln247_9' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1690 [2/2] (2.32ns)   --->   "%lk_load_76 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1690 'load' 'lk_load_76' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1691 [2/2] (2.32ns)   --->   "%lk_load_77 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1691 'load' 'lk_load_77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_142 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_140, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1692 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 143 <SV = 88> <Delay = 4.64>
ST_143 : Operation 1693 [1/2] (2.32ns)   --->   "%lk_load_76 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1693 'load' 'lk_load_76' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1694 [1/1] (0.00ns)   --->   "%lshr_ln247_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_76, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1694 'partselect' 'lshr_ln247_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1695 [1/1] (0.00ns)   --->   "%or_ln247_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_9, i7 %lshr_ln247_9" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1695 'bitconcatenate' 'or_ln247_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1696 [1/1] (0.00ns)   --->   "%t_5_addr_1 = getelementptr i8 %t_5, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1696 'getelementptr' 't_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1697 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_9, i4 %t_5_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1697 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln248_9 = trunc i8 %lk_load_76" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1698 'trunc' 'trunc_ln248_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1699 [1/2] (2.32ns)   --->   "%lk_load_77 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1699 'load' 'lk_load_77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1700 [1/1] (0.00ns)   --->   "%lshr_ln248_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_77, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1700 'partselect' 'lshr_ln248_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1701 [1/1] (0.00ns)   --->   "%or_ln248_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_9, i7 %lshr_ln248_9" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1701 'bitconcatenate' 'or_ln248_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1702 [1/1] (0.00ns)   --->   "%t_5_addr_2 = getelementptr i8 %t_5, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1702 'getelementptr' 't_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1703 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_9, i4 %t_5_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1703 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln249_9 = trunc i8 %lk_load_77" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1704 'trunc' 'trunc_ln249_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1705 [2/2] (2.32ns)   --->   "%lk_load_78 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1705 'load' 'lk_load_78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_143 : Operation 1706 [2/2] (2.32ns)   --->   "%lk_load_79 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1706 'load' 'lk_load_79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 144 <SV = 89> <Delay = 4.64>
ST_144 : Operation 1707 [1/2] (2.32ns)   --->   "%lk_load_78 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1707 'load' 'lk_load_78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_144 : Operation 1708 [1/1] (0.00ns)   --->   "%lshr_ln249_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_78, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1708 'partselect' 'lshr_ln249_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1709 [1/1] (0.00ns)   --->   "%or_ln249_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_9, i7 %lshr_ln249_9" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1709 'bitconcatenate' 'or_ln249_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1710 [1/1] (0.00ns)   --->   "%t_5_addr_3 = getelementptr i8 %t_5, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1710 'getelementptr' 't_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1711 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_9, i4 %t_5_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1711 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_144 : Operation 1712 [1/1] (0.00ns)   --->   "%trunc_ln250_9 = trunc i8 %lk_load_78" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1712 'trunc' 'trunc_ln250_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1713 [1/2] (2.32ns)   --->   "%lk_load_79 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1713 'load' 'lk_load_79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_144 : Operation 1714 [1/1] (0.00ns)   --->   "%lshr_ln250_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_79, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1714 'partselect' 'lshr_ln250_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1715 [1/1] (0.00ns)   --->   "%or_ln250_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_9, i7 %lshr_ln250_9" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1715 'bitconcatenate' 'or_ln250_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1716 [1/1] (0.00ns)   --->   "%t_5_addr_4 = getelementptr i8 %t_5, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1716 'getelementptr' 't_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1717 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_9, i4 %t_5_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1717 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_144 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln251_9 = trunc i8 %lk_load_79" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1718 'trunc' 'trunc_ln251_9' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1719 [2/2] (2.32ns)   --->   "%lk_load_80 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1719 'load' 'lk_load_80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_144 : Operation 1720 [2/2] (2.32ns)   --->   "%lk_load_81 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1720 'load' 'lk_load_81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 145 <SV = 90> <Delay = 4.64>
ST_145 : Operation 1721 [1/2] (2.32ns)   --->   "%lk_load_80 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1721 'load' 'lk_load_80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_145 : Operation 1722 [1/1] (0.00ns)   --->   "%lshr_ln251_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_80, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1722 'partselect' 'lshr_ln251_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1723 [1/1] (0.00ns)   --->   "%or_ln251_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_9, i7 %lshr_ln251_9" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1723 'bitconcatenate' 'or_ln251_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1724 [1/1] (0.00ns)   --->   "%t_5_addr_5 = getelementptr i8 %t_5, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1724 'getelementptr' 't_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1725 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_9, i4 %t_5_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1725 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_145 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln252_9 = trunc i8 %lk_load_80" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1726 'trunc' 'trunc_ln252_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1727 [1/2] (2.32ns)   --->   "%lk_load_81 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1727 'load' 'lk_load_81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_145 : Operation 1728 [1/1] (0.00ns)   --->   "%lshr_ln252_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_81, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1728 'partselect' 'lshr_ln252_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1729 [1/1] (0.00ns)   --->   "%or_ln252_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_9, i7 %lshr_ln252_9" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1729 'bitconcatenate' 'or_ln252_9' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1730 [1/1] (0.00ns)   --->   "%t_5_addr_6 = getelementptr i8 %t_5, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1730 'getelementptr' 't_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1731 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_9, i4 %t_5_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1731 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_145 : Operation 1732 [2/2] (2.32ns)   --->   "%lk_load_82 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1732 'load' 'lk_load_82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_145 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln253_15 = trunc i8 %lk_load_81" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1733 'trunc' 'trunc_ln253_15' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1734 [2/2] (2.32ns)   --->   "%lk_load_83 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1734 'load' 'lk_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 146 <SV = 91> <Delay = 4.64>
ST_146 : Operation 1735 [1/2] (2.32ns)   --->   "%lk_load_82 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1735 'load' 'lk_load_82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln253_14 = trunc i8 %lk_load_82" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1736 'trunc' 'trunc_ln253_14' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1737 [1/1] (0.00ns)   --->   "%or_ln253_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_15, i7 %trunc_ln253_14" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1737 'bitconcatenate' 'or_ln253_9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1738 [1/1] (0.00ns)   --->   "%t_5_addr_7 = getelementptr i8 %t_5, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1738 'getelementptr' 't_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1739 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_9, i4 %t_5_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1739 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1740 [1/2] (2.32ns)   --->   "%lk_load_83 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1740 'load' 'lk_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_83, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1741 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1742 [1/1] (0.00ns)   --->   "%or_ln255_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_18, i1 %tmp_580" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1742 'bitconcatenate' 'or_ln255_9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1743 [1/1] (0.00ns)   --->   "%t_5_addr_8 = getelementptr i8 %t_5, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1743 'getelementptr' 't_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1744 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_9, i4 %t_5_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1744 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1745 [2/2] (2.32ns)   --->   "%lk_load_84 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1745 'load' 'lk_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln256_9 = trunc i8 %lk_load_83" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1746 'trunc' 'trunc_ln256_9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1747 [2/2] (2.32ns)   --->   "%lk_load_85 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1747 'load' 'lk_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_146 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_82, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1748 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>

State 147 <SV = 92> <Delay = 4.64>
ST_147 : Operation 1749 [1/2] (2.32ns)   --->   "%lk_load_84 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1749 'load' 'lk_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_84, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1750 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1751 [1/1] (0.00ns)   --->   "%or_ln256_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_9, i1 %tmp_581" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1751 'bitconcatenate' 'or_ln256_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1752 [1/1] (0.00ns)   --->   "%t_5_addr_9 = getelementptr i8 %t_5, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1752 'getelementptr' 't_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1753 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_9, i4 %t_5_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1753 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1754 [1/2] (2.32ns)   --->   "%lk_load_85 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1754 'load' 'lk_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1755 [1/1] (0.00ns)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_85, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1755 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln257_9 = trunc i8 %lk_load_84" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1756 'trunc' 'trunc_ln257_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1757 [1/1] (0.00ns)   --->   "%or_ln257_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_9, i1 %tmp_582" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1757 'bitconcatenate' 'or_ln257_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1758 [1/1] (0.00ns)   --->   "%t_5_addr_10 = getelementptr i8 %t_5, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1758 'getelementptr' 't_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1759 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_9, i4 %t_5_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1759 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1760 [2/2] (2.32ns)   --->   "%lk_load_86 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1760 'load' 'lk_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_147 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln258_9 = trunc i8 %lk_load_85" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1761 'trunc' 'trunc_ln258_9' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1762 [2/2] (2.32ns)   --->   "%lk_load_87 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1762 'load' 'lk_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 148 <SV = 93> <Delay = 4.64>
ST_148 : Operation 1763 [1/2] (2.32ns)   --->   "%lk_load_86 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1763 'load' 'lk_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_148 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_86, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1764 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1765 [1/1] (0.00ns)   --->   "%or_ln258_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_9, i1 %tmp_584" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1765 'bitconcatenate' 'or_ln258_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1766 [1/1] (0.00ns)   --->   "%t_5_addr_11 = getelementptr i8 %t_5, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1766 'getelementptr' 't_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1767 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_9, i4 %t_5_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1767 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_148 : Operation 1768 [1/2] (2.32ns)   --->   "%lk_load_87 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1768 'load' 'lk_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_148 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_87, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1769 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln259_9 = trunc i8 %lk_load_86" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1770 'trunc' 'trunc_ln259_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1771 [1/1] (0.00ns)   --->   "%or_ln259_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_9, i1 %tmp_585" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1771 'bitconcatenate' 'or_ln259_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1772 [1/1] (0.00ns)   --->   "%t_5_addr_12 = getelementptr i8 %t_5, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1772 'getelementptr' 't_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1773 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_9, i4 %t_5_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1773 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_148 : Operation 1774 [2/2] (2.32ns)   --->   "%lk_load_88 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1774 'load' 'lk_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_148 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln260_9 = trunc i8 %lk_load_87" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1775 'trunc' 'trunc_ln260_9' <Predicate = true> <Delay = 0.00>

State 149 <SV = 94> <Delay = 4.64>
ST_149 : Operation 1776 [1/2] (2.32ns)   --->   "%lk_load_88 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1776 'load' 'lk_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_149 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_88, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1777 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1778 [1/1] (0.00ns)   --->   "%or_ln260_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_9, i1 %tmp_586" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1778 'bitconcatenate' 'or_ln260_9' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1779 [1/1] (0.00ns)   --->   "%t_5_addr_13 = getelementptr i8 %t_5, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1779 'getelementptr' 't_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1780 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_9, i4 %t_5_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1780 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_149 : Operation 1781 [2/2] (2.32ns)   --->   "%lk_load_89 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1781 'load' 'lk_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_149 : Operation 1782 [1/1] (0.00ns)   --->   "%trunc_ln261_9 = trunc i8 %lk_load_88" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1782 'trunc' 'trunc_ln261_9' <Predicate = true> <Delay = 0.00>

State 150 <SV = 95> <Delay = 4.64>
ST_150 : Operation 1783 [1/2] (2.32ns)   --->   "%lk_load_89 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1783 'load' 'lk_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_150 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_89, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1784 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1785 [1/1] (0.00ns)   --->   "%or_ln261_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_9, i1 %tmp_587" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1785 'bitconcatenate' 'or_ln261_9' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1786 [1/1] (0.00ns)   --->   "%t_5_addr_14 = getelementptr i8 %t_5, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1786 'getelementptr' 't_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1787 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_9, i4 %t_5_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1787 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_150 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln262_9 = trunc i8 %lk_load_89" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1788 'trunc' 'trunc_ln262_9' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1789 [1/1] (0.00ns)   --->   "%or_ln262_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_9, i1 %tmp_588" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1789 'bitconcatenate' 'or_ln262_9' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1790 [1/1] (0.00ns)   --->   "%t_5_addr_15 = getelementptr i8 %t_5, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1790 'getelementptr' 't_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1791 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_9, i4 %t_5_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1791 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 151 <SV = 96> <Delay = 0.00>
ST_151 : Operation 1792 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label242, i8 %rk, i8 %skey"   --->   Operation 1792 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 1793 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label143, i8 %t_5, i8 %lk"   --->   Operation 1793 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 152 <SV = 97> <Delay = 0.00>
ST_152 : Operation 1794 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label242, i8 %rk, i8 %skey"   --->   Operation 1794 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 1795 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label143, i8 %t_5, i8 %lk"   --->   Operation 1795 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 98> <Delay = 0.00>
ST_153 : Operation 1796 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label244, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1796 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 99> <Delay = 0.00>
ST_154 : Operation 1797 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label244, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1797 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 155 <SV = 100> <Delay = 2.32>
ST_155 : Operation 1798 [2/2] (2.32ns)   --->   "%lk_load_141 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1798 'load' 'lk_load_141' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_155 : Operation 1799 [2/2] (2.32ns)   --->   "%lk_load_90 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1799 'load' 'lk_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 156 <SV = 101> <Delay = 4.64>
ST_156 : Operation 1800 [1/2] (2.32ns)   --->   "%lk_load_141 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1800 'load' 'lk_load_141' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln246_10 = trunc i8 %lk_load_141" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1801 'trunc' 'trunc_ln246_10' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1802 [1/2] (2.32ns)   --->   "%lk_load_90 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1802 'load' 'lk_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1803 [1/1] (0.00ns)   --->   "%lshr_ln246_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_90, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1803 'partselect' 'lshr_ln246_s' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1804 [1/1] (0.00ns)   --->   "%or_ln246_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_10, i7 %lshr_ln246_s" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1804 'bitconcatenate' 'or_ln246_s' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1805 [1/1] (0.00ns)   --->   "%t_6_addr = getelementptr i8 %t_6, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1805 'getelementptr' 't_6_addr' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1806 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_s, i4 %t_6_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1806 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1807 [1/1] (0.00ns)   --->   "%trunc_ln247_10 = trunc i8 %lk_load_90" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1807 'trunc' 'trunc_ln247_10' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1808 [2/2] (2.32ns)   --->   "%lk_load_91 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1808 'load' 'lk_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1809 [2/2] (2.32ns)   --->   "%lk_load_92 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1809 'load' 'lk_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_156 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_141, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1810 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 157 <SV = 102> <Delay = 4.64>
ST_157 : Operation 1811 [1/2] (2.32ns)   --->   "%lk_load_91 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1811 'load' 'lk_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1812 [1/1] (0.00ns)   --->   "%lshr_ln247_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_91, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1812 'partselect' 'lshr_ln247_s' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1813 [1/1] (0.00ns)   --->   "%or_ln247_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_10, i7 %lshr_ln247_s" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1813 'bitconcatenate' 'or_ln247_s' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1814 [1/1] (0.00ns)   --->   "%t_6_addr_1 = getelementptr i8 %t_6, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1814 'getelementptr' 't_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1815 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_s, i4 %t_6_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1815 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln248_10 = trunc i8 %lk_load_91" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1816 'trunc' 'trunc_ln248_10' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1817 [1/2] (2.32ns)   --->   "%lk_load_92 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1817 'load' 'lk_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1818 [1/1] (0.00ns)   --->   "%lshr_ln248_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_92, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1818 'partselect' 'lshr_ln248_s' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1819 [1/1] (0.00ns)   --->   "%or_ln248_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_10, i7 %lshr_ln248_s" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1819 'bitconcatenate' 'or_ln248_s' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1820 [1/1] (0.00ns)   --->   "%t_6_addr_2 = getelementptr i8 %t_6, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1820 'getelementptr' 't_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1821 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_s, i4 %t_6_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1821 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1822 [1/1] (0.00ns)   --->   "%trunc_ln249_10 = trunc i8 %lk_load_92" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1822 'trunc' 'trunc_ln249_10' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1823 [2/2] (2.32ns)   --->   "%lk_load_93 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1823 'load' 'lk_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_157 : Operation 1824 [2/2] (2.32ns)   --->   "%lk_load_94 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1824 'load' 'lk_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 158 <SV = 103> <Delay = 4.64>
ST_158 : Operation 1825 [1/2] (2.32ns)   --->   "%lk_load_93 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1825 'load' 'lk_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1826 [1/1] (0.00ns)   --->   "%lshr_ln249_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_93, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1826 'partselect' 'lshr_ln249_s' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1827 [1/1] (0.00ns)   --->   "%or_ln249_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_10, i7 %lshr_ln249_s" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1827 'bitconcatenate' 'or_ln249_s' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1828 [1/1] (0.00ns)   --->   "%t_6_addr_3 = getelementptr i8 %t_6, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1828 'getelementptr' 't_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1829 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_s, i4 %t_6_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1829 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln250_10 = trunc i8 %lk_load_93" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1830 'trunc' 'trunc_ln250_10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1831 [1/2] (2.32ns)   --->   "%lk_load_94 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1831 'load' 'lk_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1832 [1/1] (0.00ns)   --->   "%lshr_ln250_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_94, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1832 'partselect' 'lshr_ln250_s' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1833 [1/1] (0.00ns)   --->   "%or_ln250_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_10, i7 %lshr_ln250_s" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1833 'bitconcatenate' 'or_ln250_s' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1834 [1/1] (0.00ns)   --->   "%t_6_addr_4 = getelementptr i8 %t_6, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1834 'getelementptr' 't_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1835 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_s, i4 %t_6_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1835 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1836 [1/1] (0.00ns)   --->   "%trunc_ln251_10 = trunc i8 %lk_load_94" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1836 'trunc' 'trunc_ln251_10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1837 [2/2] (2.32ns)   --->   "%lk_load_95 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1837 'load' 'lk_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_158 : Operation 1838 [2/2] (2.32ns)   --->   "%lk_load_96 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1838 'load' 'lk_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 159 <SV = 104> <Delay = 4.64>
ST_159 : Operation 1839 [1/2] (2.32ns)   --->   "%lk_load_95 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1839 'load' 'lk_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1840 [1/1] (0.00ns)   --->   "%lshr_ln251_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_95, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1840 'partselect' 'lshr_ln251_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1841 [1/1] (0.00ns)   --->   "%or_ln251_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_10, i7 %lshr_ln251_s" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1841 'bitconcatenate' 'or_ln251_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1842 [1/1] (0.00ns)   --->   "%t_6_addr_5 = getelementptr i8 %t_6, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1842 'getelementptr' 't_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1843 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_s, i4 %t_6_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1843 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln252_10 = trunc i8 %lk_load_95" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1844 'trunc' 'trunc_ln252_10' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1845 [1/2] (2.32ns)   --->   "%lk_load_96 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1845 'load' 'lk_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1846 [1/1] (0.00ns)   --->   "%lshr_ln252_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_96, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1846 'partselect' 'lshr_ln252_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1847 [1/1] (0.00ns)   --->   "%or_ln252_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_10, i7 %lshr_ln252_s" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1847 'bitconcatenate' 'or_ln252_s' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1848 [1/1] (0.00ns)   --->   "%t_6_addr_6 = getelementptr i8 %t_6, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1848 'getelementptr' 't_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1849 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_s, i4 %t_6_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1849 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1850 [2/2] (2.32ns)   --->   "%lk_load_97 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1850 'load' 'lk_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_159 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln253_17 = trunc i8 %lk_load_96" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1851 'trunc' 'trunc_ln253_17' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1852 [2/2] (2.32ns)   --->   "%lk_load_98 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1852 'load' 'lk_load_98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 160 <SV = 105> <Delay = 4.64>
ST_160 : Operation 1853 [1/2] (2.32ns)   --->   "%lk_load_97 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1853 'load' 'lk_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln253_16 = trunc i8 %lk_load_97" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1854 'trunc' 'trunc_ln253_16' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1855 [1/1] (0.00ns)   --->   "%or_ln253_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_17, i7 %trunc_ln253_16" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1855 'bitconcatenate' 'or_ln253_s' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1856 [1/1] (0.00ns)   --->   "%t_6_addr_7 = getelementptr i8 %t_6, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1856 'getelementptr' 't_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1857 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_s, i4 %t_6_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1857 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1858 [1/2] (2.32ns)   --->   "%lk_load_98 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1858 'load' 'lk_load_98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_98, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1859 'bitselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1860 [1/1] (0.00ns)   --->   "%or_ln255_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_19, i1 %tmp_589" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1860 'bitconcatenate' 'or_ln255_s' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1861 [1/1] (0.00ns)   --->   "%t_6_addr_8 = getelementptr i8 %t_6, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1861 'getelementptr' 't_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1862 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_s, i4 %t_6_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1862 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1863 [2/2] (2.32ns)   --->   "%lk_load_99 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1863 'load' 'lk_load_99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln256_10 = trunc i8 %lk_load_98" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1864 'trunc' 'trunc_ln256_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1865 [2/2] (2.32ns)   --->   "%lk_load_100 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1865 'load' 'lk_load_100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_160 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_97, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1866 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>

State 161 <SV = 106> <Delay = 4.64>
ST_161 : Operation 1867 [1/2] (2.32ns)   --->   "%lk_load_99 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1867 'load' 'lk_load_99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_99, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1868 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1869 [1/1] (0.00ns)   --->   "%or_ln256_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_10, i1 %tmp_590" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1869 'bitconcatenate' 'or_ln256_s' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1870 [1/1] (0.00ns)   --->   "%t_6_addr_9 = getelementptr i8 %t_6, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1870 'getelementptr' 't_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1871 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_s, i4 %t_6_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1871 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1872 [1/2] (2.32ns)   --->   "%lk_load_100 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1872 'load' 'lk_load_100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_100, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1873 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1874 [1/1] (0.00ns)   --->   "%trunc_ln257_10 = trunc i8 %lk_load_99" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1874 'trunc' 'trunc_ln257_10' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1875 [1/1] (0.00ns)   --->   "%or_ln257_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_10, i1 %tmp_591" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1875 'bitconcatenate' 'or_ln257_s' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1876 [1/1] (0.00ns)   --->   "%t_6_addr_10 = getelementptr i8 %t_6, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1876 'getelementptr' 't_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1877 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_s, i4 %t_6_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1877 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1878 [2/2] (2.32ns)   --->   "%lk_load_101 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1878 'load' 'lk_load_101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_161 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln258_10 = trunc i8 %lk_load_100" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1879 'trunc' 'trunc_ln258_10' <Predicate = true> <Delay = 0.00>

State 162 <SV = 107> <Delay = 4.64>
ST_162 : Operation 1880 [1/2] (2.32ns)   --->   "%lk_load_101 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1880 'load' 'lk_load_101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_162 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_101, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1881 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1882 [1/1] (0.00ns)   --->   "%or_ln258_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_10, i1 %tmp_592" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1882 'bitconcatenate' 'or_ln258_s' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1883 [1/1] (0.00ns)   --->   "%t_6_addr_11 = getelementptr i8 %t_6, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1883 'getelementptr' 't_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1884 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_s, i4 %t_6_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1884 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_162 : Operation 1885 [2/2] (2.32ns)   --->   "%lk_load_102 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1885 'load' 'lk_load_102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_162 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln259_10 = trunc i8 %lk_load_101" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1886 'trunc' 'trunc_ln259_10' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1887 [2/2] (2.32ns)   --->   "%lk_load_103 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1887 'load' 'lk_load_103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 163 <SV = 108> <Delay = 4.64>
ST_163 : Operation 1888 [1/2] (2.32ns)   --->   "%lk_load_102 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1888 'load' 'lk_load_102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_163 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_102, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1889 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1890 [1/1] (0.00ns)   --->   "%or_ln259_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_10, i1 %tmp_593" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1890 'bitconcatenate' 'or_ln259_s' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1891 [1/1] (0.00ns)   --->   "%t_6_addr_12 = getelementptr i8 %t_6, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1891 'getelementptr' 't_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1892 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_s, i4 %t_6_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 1892 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_163 : Operation 1893 [1/2] (2.32ns)   --->   "%lk_load_103 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1893 'load' 'lk_load_103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_163 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_103, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1894 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1895 [1/1] (0.00ns)   --->   "%trunc_ln260_10 = trunc i8 %lk_load_102" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1895 'trunc' 'trunc_ln260_10' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1896 [1/1] (0.00ns)   --->   "%or_ln260_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_10, i1 %tmp_594" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1896 'bitconcatenate' 'or_ln260_s' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1897 [1/1] (0.00ns)   --->   "%t_6_addr_13 = getelementptr i8 %t_6, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1897 'getelementptr' 't_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1898 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_s, i4 %t_6_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 1898 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_163 : Operation 1899 [2/2] (2.32ns)   --->   "%lk_load_104 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1899 'load' 'lk_load_104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_163 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln261_10 = trunc i8 %lk_load_103" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1900 'trunc' 'trunc_ln261_10' <Predicate = true> <Delay = 0.00>

State 164 <SV = 109> <Delay = 4.64>
ST_164 : Operation 1901 [1/2] (2.32ns)   --->   "%lk_load_104 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1901 'load' 'lk_load_104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_164 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_104, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1902 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1903 [1/1] (0.00ns)   --->   "%or_ln261_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_10, i1 %tmp_595" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1903 'bitconcatenate' 'or_ln261_s' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1904 [1/1] (0.00ns)   --->   "%t_6_addr_14 = getelementptr i8 %t_6, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1904 'getelementptr' 't_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1905 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_s, i4 %t_6_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 1905 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_164 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln262_10 = trunc i8 %lk_load_104" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1906 'trunc' 'trunc_ln262_10' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1907 [1/1] (0.00ns)   --->   "%or_ln262_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_10, i1 %tmp_596" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1907 'bitconcatenate' 'or_ln262_s' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1908 [1/1] (0.00ns)   --->   "%t_6_addr_15 = getelementptr i8 %t_6, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1908 'getelementptr' 't_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1909 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_s, i4 %t_6_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1909 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 165 <SV = 110> <Delay = 0.00>
ST_165 : Operation 1910 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label145, i8 %t_6, i8 %lk"   --->   Operation 1910 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 166 <SV = 111> <Delay = 0.00>
ST_166 : Operation 1911 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label145, i8 %t_6, i8 %lk"   --->   Operation 1911 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 167 <SV = 112> <Delay = 0.00>
ST_167 : Operation 1912 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label246, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1912 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 113> <Delay = 0.00>
ST_168 : Operation 1913 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label246, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 1913 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 114> <Delay = 2.32>
ST_169 : Operation 1914 [2/2] (2.32ns)   --->   "%lk_load_142 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1914 'load' 'lk_load_142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_169 : Operation 1915 [2/2] (2.32ns)   --->   "%lk_load_105 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1915 'load' 'lk_load_105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 170 <SV = 115> <Delay = 4.64>
ST_170 : Operation 1916 [1/2] (2.32ns)   --->   "%lk_load_142 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1916 'load' 'lk_load_142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln246_11 = trunc i8 %lk_load_142" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1917 'trunc' 'trunc_ln246_11' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1918 [1/2] (2.32ns)   --->   "%lk_load_105 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1918 'load' 'lk_load_105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1919 [1/1] (0.00ns)   --->   "%lshr_ln246_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_105, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1919 'partselect' 'lshr_ln246_5' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1920 [1/1] (0.00ns)   --->   "%or_ln246_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_11, i7 %lshr_ln246_5" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1920 'bitconcatenate' 'or_ln246_5' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1921 [1/1] (0.00ns)   --->   "%t_7_addr = getelementptr i8 %t_7, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1921 'getelementptr' 't_7_addr' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1922 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_5, i4 %t_7_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 1922 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln247_11 = trunc i8 %lk_load_105" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1923 'trunc' 'trunc_ln247_11' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 1924 [2/2] (2.32ns)   --->   "%lk_load_106 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1924 'load' 'lk_load_106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_170 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_142, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1925 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 171 <SV = 116> <Delay = 4.64>
ST_171 : Operation 1926 [1/2] (2.32ns)   --->   "%lk_load_106 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1926 'load' 'lk_load_106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1927 [1/1] (0.00ns)   --->   "%lshr_ln247_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_106, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1927 'partselect' 'lshr_ln247_5' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1928 [1/1] (0.00ns)   --->   "%or_ln247_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_11, i7 %lshr_ln247_5" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1928 'bitconcatenate' 'or_ln247_5' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1929 [1/1] (0.00ns)   --->   "%t_7_addr_1 = getelementptr i8 %t_7, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1929 'getelementptr' 't_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1930 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_5, i4 %t_7_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 1930 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln248_11 = trunc i8 %lk_load_106" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1931 'trunc' 'trunc_ln248_11' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1932 [2/2] (2.32ns)   --->   "%lk_load_107 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1932 'load' 'lk_load_107' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_171 : Operation 1933 [2/2] (2.32ns)   --->   "%lk_load_108 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1933 'load' 'lk_load_108' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 172 <SV = 117> <Delay = 4.64>
ST_172 : Operation 1934 [1/2] (2.32ns)   --->   "%lk_load_107 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1934 'load' 'lk_load_107' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1935 [1/1] (0.00ns)   --->   "%lshr_ln248_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_107, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1935 'partselect' 'lshr_ln248_5' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1936 [1/1] (0.00ns)   --->   "%or_ln248_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_11, i7 %lshr_ln248_5" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1936 'bitconcatenate' 'or_ln248_5' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1937 [1/1] (0.00ns)   --->   "%t_7_addr_2 = getelementptr i8 %t_7, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1937 'getelementptr' 't_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1938 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_5, i4 %t_7_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 1938 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln249_11 = trunc i8 %lk_load_107" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1939 'trunc' 'trunc_ln249_11' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1940 [1/2] (2.32ns)   --->   "%lk_load_108 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1940 'load' 'lk_load_108' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1941 [1/1] (0.00ns)   --->   "%lshr_ln249_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_108, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1941 'partselect' 'lshr_ln249_5' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1942 [1/1] (0.00ns)   --->   "%or_ln249_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_11, i7 %lshr_ln249_5" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1942 'bitconcatenate' 'or_ln249_5' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1943 [1/1] (0.00ns)   --->   "%t_7_addr_3 = getelementptr i8 %t_7, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1943 'getelementptr' 't_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1944 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_5, i4 %t_7_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 1944 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln250_11 = trunc i8 %lk_load_108" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1945 'trunc' 'trunc_ln250_11' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1946 [2/2] (2.32ns)   --->   "%lk_load_109 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1946 'load' 'lk_load_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_172 : Operation 1947 [2/2] (2.32ns)   --->   "%lk_load_110 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1947 'load' 'lk_load_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 173 <SV = 118> <Delay = 4.64>
ST_173 : Operation 1948 [1/2] (2.32ns)   --->   "%lk_load_109 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1948 'load' 'lk_load_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1949 [1/1] (0.00ns)   --->   "%lshr_ln250_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_109, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1949 'partselect' 'lshr_ln250_5' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1950 [1/1] (0.00ns)   --->   "%or_ln250_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_11, i7 %lshr_ln250_5" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1950 'bitconcatenate' 'or_ln250_5' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1951 [1/1] (0.00ns)   --->   "%t_7_addr_4 = getelementptr i8 %t_7, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1951 'getelementptr' 't_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1952 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_5, i4 %t_7_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 1952 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln251_11 = trunc i8 %lk_load_109" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1953 'trunc' 'trunc_ln251_11' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1954 [1/2] (2.32ns)   --->   "%lk_load_110 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1954 'load' 'lk_load_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1955 [1/1] (0.00ns)   --->   "%lshr_ln251_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_110, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1955 'partselect' 'lshr_ln251_5' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1956 [1/1] (0.00ns)   --->   "%or_ln251_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_11, i7 %lshr_ln251_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1956 'bitconcatenate' 'or_ln251_5' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1957 [1/1] (0.00ns)   --->   "%t_7_addr_5 = getelementptr i8 %t_7, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1957 'getelementptr' 't_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1958 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_5, i4 %t_7_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 1958 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln252_11 = trunc i8 %lk_load_110" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1959 'trunc' 'trunc_ln252_11' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1960 [2/2] (2.32ns)   --->   "%lk_load_111 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1960 'load' 'lk_load_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_173 : Operation 1961 [2/2] (2.32ns)   --->   "%lk_load_112 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1961 'load' 'lk_load_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 174 <SV = 119> <Delay = 4.64>
ST_174 : Operation 1962 [1/2] (2.32ns)   --->   "%lk_load_111 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1962 'load' 'lk_load_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1963 [1/1] (0.00ns)   --->   "%lshr_ln252_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_111, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1963 'partselect' 'lshr_ln252_5' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1964 [1/1] (0.00ns)   --->   "%or_ln252_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_11, i7 %lshr_ln252_5" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1964 'bitconcatenate' 'or_ln252_5' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1965 [1/1] (0.00ns)   --->   "%t_7_addr_6 = getelementptr i8 %t_7, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1965 'getelementptr' 't_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1966 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_5, i4 %t_7_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 1966 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1967 [1/2] (2.32ns)   --->   "%lk_load_112 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1967 'load' 'lk_load_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln253_18 = trunc i8 %lk_load_112" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1968 'trunc' 'trunc_ln253_18' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln253_19 = trunc i8 %lk_load_111" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1969 'trunc' 'trunc_ln253_19' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1970 [1/1] (0.00ns)   --->   "%or_ln253_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_19, i7 %trunc_ln253_18" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1970 'bitconcatenate' 'or_ln253_5' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1971 [1/1] (0.00ns)   --->   "%t_7_addr_7 = getelementptr i8 %t_7, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1971 'getelementptr' 't_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1972 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_5, i4 %t_7_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 1972 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1973 [2/2] (2.32ns)   --->   "%lk_load_113 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1973 'load' 'lk_load_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1974 [2/2] (2.32ns)   --->   "%lk_load_114 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1974 'load' 'lk_load_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_174 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_112, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 1975 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>

State 175 <SV = 120> <Delay = 4.64>
ST_175 : Operation 1976 [1/2] (2.32ns)   --->   "%lk_load_113 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1976 'load' 'lk_load_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_175 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_113, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1977 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1978 [1/1] (0.00ns)   --->   "%or_ln255_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_20, i1 %tmp_597" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1978 'bitconcatenate' 'or_ln255_5' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1979 [1/1] (0.00ns)   --->   "%t_7_addr_8 = getelementptr i8 %t_7, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1979 'getelementptr' 't_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1980 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_5, i4 %t_7_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 1980 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_175 : Operation 1981 [1/2] (2.32ns)   --->   "%lk_load_114 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1981 'load' 'lk_load_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_175 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_114, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1982 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln256_11 = trunc i8 %lk_load_113" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1983 'trunc' 'trunc_ln256_11' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1984 [1/1] (0.00ns)   --->   "%or_ln256_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_11, i1 %tmp_599" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1984 'bitconcatenate' 'or_ln256_5' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1985 [1/1] (0.00ns)   --->   "%t_7_addr_9 = getelementptr i8 %t_7, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1985 'getelementptr' 't_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1986 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_5, i4 %t_7_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 1986 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_175 : Operation 1987 [2/2] (2.32ns)   --->   "%lk_load_115 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1987 'load' 'lk_load_115' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_175 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln257_11 = trunc i8 %lk_load_114" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1988 'trunc' 'trunc_ln257_11' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1989 [2/2] (2.32ns)   --->   "%lk_load_116 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1989 'load' 'lk_load_116' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 176 <SV = 121> <Delay = 4.64>
ST_176 : Operation 1990 [1/2] (2.32ns)   --->   "%lk_load_115 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1990 'load' 'lk_load_115' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_176 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_115, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1991 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1992 [1/1] (0.00ns)   --->   "%or_ln257_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_11, i1 %tmp_600" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1992 'bitconcatenate' 'or_ln257_5' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1993 [1/1] (0.00ns)   --->   "%t_7_addr_10 = getelementptr i8 %t_7, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1993 'getelementptr' 't_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1994 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_5, i4 %t_7_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 1994 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_176 : Operation 1995 [1/2] (2.32ns)   --->   "%lk_load_116 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1995 'load' 'lk_load_116' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_176 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_116, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1996 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln258_11 = trunc i8 %lk_load_115" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1997 'trunc' 'trunc_ln258_11' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1998 [1/1] (0.00ns)   --->   "%or_ln258_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_11, i1 %tmp_601" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1998 'bitconcatenate' 'or_ln258_5' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1999 [1/1] (0.00ns)   --->   "%t_7_addr_11 = getelementptr i8 %t_7, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 1999 'getelementptr' 't_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2000 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_5, i4 %t_7_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2000 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_176 : Operation 2001 [2/2] (2.32ns)   --->   "%lk_load_117 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2001 'load' 'lk_load_117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_176 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln259_11 = trunc i8 %lk_load_116" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2002 'trunc' 'trunc_ln259_11' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2003 [2/2] (2.32ns)   --->   "%lk_load_118 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2003 'load' 'lk_load_118' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 177 <SV = 122> <Delay = 4.64>
ST_177 : Operation 2004 [1/2] (2.32ns)   --->   "%lk_load_117 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2004 'load' 'lk_load_117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_177 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_117, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2005 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2006 [1/1] (0.00ns)   --->   "%or_ln259_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_11, i1 %tmp_602" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2006 'bitconcatenate' 'or_ln259_5' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2007 [1/1] (0.00ns)   --->   "%t_7_addr_12 = getelementptr i8 %t_7, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2007 'getelementptr' 't_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2008 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_5, i4 %t_7_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2008 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_177 : Operation 2009 [1/2] (2.32ns)   --->   "%lk_load_118 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2009 'load' 'lk_load_118' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_177 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_118, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2010 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2011 [1/1] (0.00ns)   --->   "%trunc_ln260_11 = trunc i8 %lk_load_117" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2011 'trunc' 'trunc_ln260_11' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2012 [1/1] (0.00ns)   --->   "%or_ln260_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_11, i1 %tmp_603" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2012 'bitconcatenate' 'or_ln260_5' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2013 [1/1] (0.00ns)   --->   "%t_7_addr_13 = getelementptr i8 %t_7, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2013 'getelementptr' 't_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2014 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_5, i4 %t_7_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2014 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_177 : Operation 2015 [2/2] (2.32ns)   --->   "%lk_load_119 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2015 'load' 'lk_load_119' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_177 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln261_11 = trunc i8 %lk_load_118" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2016 'trunc' 'trunc_ln261_11' <Predicate = true> <Delay = 0.00>

State 178 <SV = 123> <Delay = 4.64>
ST_178 : Operation 2017 [1/2] (2.32ns)   --->   "%lk_load_119 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2017 'load' 'lk_load_119' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_178 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_119, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2018 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2019 [1/1] (0.00ns)   --->   "%or_ln261_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_11, i1 %tmp_604" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2019 'bitconcatenate' 'or_ln261_5' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2020 [1/1] (0.00ns)   --->   "%t_7_addr_14 = getelementptr i8 %t_7, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2020 'getelementptr' 't_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2021 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_5, i4 %t_7_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2021 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_178 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln262_11 = trunc i8 %lk_load_119" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2022 'trunc' 'trunc_ln262_11' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2023 [1/1] (0.00ns)   --->   "%or_ln262_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_11, i1 %tmp_605" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2023 'bitconcatenate' 'or_ln262_5' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2024 [1/1] (0.00ns)   --->   "%t_7_addr_15 = getelementptr i8 %t_7, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2024 'getelementptr' 't_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2025 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_5, i4 %t_7_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2025 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 179 <SV = 124> <Delay = 0.00>
ST_179 : Operation 2026 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label247, i8 %rk, i8 %skey"   --->   Operation 2026 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_179 : Operation 2027 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label148, i8 %t_7, i8 %lk"   --->   Operation 2027 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 125> <Delay = 0.00>
ST_180 : Operation 2028 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label247, i8 %rk, i8 %skey"   --->   Operation 2028 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 2029 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label148, i8 %t_7, i8 %lk"   --->   Operation 2029 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 126> <Delay = 0.00>
ST_181 : Operation 2030 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label249, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 2030 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 127> <Delay = 0.00>
ST_182 : Operation 2031 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label249, i8 %lk, i8 %rk, i8 %con128"   --->   Operation 2031 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 128> <Delay = 2.32>
ST_183 : Operation 2032 [2/2] (2.32ns)   --->   "%lk_load_143 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2032 'load' 'lk_load_143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_183 : Operation 2033 [2/2] (2.32ns)   --->   "%lk_load_120 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2033 'load' 'lk_load_120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 184 <SV = 129> <Delay = 4.64>
ST_184 : Operation 2034 [1/2] (2.32ns)   --->   "%lk_load_143 = load i4 %lk_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2034 'load' 'lk_load_143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_184 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln246_12 = trunc i8 %lk_load_143" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2035 'trunc' 'trunc_ln246_12' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2036 [1/2] (2.32ns)   --->   "%lk_load_120 = load i4 %lk_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2036 'load' 'lk_load_120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_184 : Operation 2037 [1/1] (0.00ns)   --->   "%lshr_ln246_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_120, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2037 'partselect' 'lshr_ln246_6' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2038 [1/1] (0.00ns)   --->   "%or_ln246_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_12, i7 %lshr_ln246_6" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2038 'bitconcatenate' 'or_ln246_6' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2039 [1/1] (0.00ns)   --->   "%t_8_addr = getelementptr i8 %t_8, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2039 'getelementptr' 't_8_addr' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2040 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_6, i4 %t_8_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2040 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_184 : Operation 2041 [1/1] (0.00ns)   --->   "%trunc_ln247_12 = trunc i8 %lk_load_120" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2041 'trunc' 'trunc_ln247_12' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 2042 [2/2] (2.32ns)   --->   "%lk_load_121 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2042 'load' 'lk_load_121' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_184 : Operation 2043 [2/2] (2.32ns)   --->   "%lk_load_122 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2043 'load' 'lk_load_122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_184 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_143, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2044 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 185 <SV = 130> <Delay = 4.64>
ST_185 : Operation 2045 [1/2] (2.32ns)   --->   "%lk_load_121 = load i4 %lk_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2045 'load' 'lk_load_121' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 2046 [1/1] (0.00ns)   --->   "%lshr_ln247_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_121, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2046 'partselect' 'lshr_ln247_6' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2047 [1/1] (0.00ns)   --->   "%or_ln247_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_12, i7 %lshr_ln247_6" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2047 'bitconcatenate' 'or_ln247_6' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2048 [1/1] (0.00ns)   --->   "%t_8_addr_1 = getelementptr i8 %t_8, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2048 'getelementptr' 't_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2049 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_6, i4 %t_8_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2049 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln248_12 = trunc i8 %lk_load_121" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2050 'trunc' 'trunc_ln248_12' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2051 [1/2] (2.32ns)   --->   "%lk_load_122 = load i4 %lk_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2051 'load' 'lk_load_122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 2052 [1/1] (0.00ns)   --->   "%lshr_ln248_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_122, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2052 'partselect' 'lshr_ln248_6' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2053 [1/1] (0.00ns)   --->   "%or_ln248_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_12, i7 %lshr_ln248_6" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2053 'bitconcatenate' 'or_ln248_6' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2054 [1/1] (0.00ns)   --->   "%t_8_addr_2 = getelementptr i8 %t_8, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2054 'getelementptr' 't_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2055 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_6, i4 %t_8_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2055 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln249_12 = trunc i8 %lk_load_122" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2056 'trunc' 'trunc_ln249_12' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 2057 [2/2] (2.32ns)   --->   "%lk_load_123 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2057 'load' 'lk_load_123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_185 : Operation 2058 [2/2] (2.32ns)   --->   "%lk_load_124 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2058 'load' 'lk_load_124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 186 <SV = 131> <Delay = 4.64>
ST_186 : Operation 2059 [1/2] (2.32ns)   --->   "%lk_load_123 = load i4 %lk_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2059 'load' 'lk_load_123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 2060 [1/1] (0.00ns)   --->   "%lshr_ln249_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_123, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2060 'partselect' 'lshr_ln249_6' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2061 [1/1] (0.00ns)   --->   "%or_ln249_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_12, i7 %lshr_ln249_6" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2061 'bitconcatenate' 'or_ln249_6' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2062 [1/1] (0.00ns)   --->   "%t_8_addr_3 = getelementptr i8 %t_8, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2062 'getelementptr' 't_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2063 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_6, i4 %t_8_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2063 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln250_12 = trunc i8 %lk_load_123" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2064 'trunc' 'trunc_ln250_12' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2065 [1/2] (2.32ns)   --->   "%lk_load_124 = load i4 %lk_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2065 'load' 'lk_load_124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 2066 [1/1] (0.00ns)   --->   "%lshr_ln250_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_124, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2066 'partselect' 'lshr_ln250_6' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2067 [1/1] (0.00ns)   --->   "%or_ln250_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_12, i7 %lshr_ln250_6" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2067 'bitconcatenate' 'or_ln250_6' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2068 [1/1] (0.00ns)   --->   "%t_8_addr_4 = getelementptr i8 %t_8, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2068 'getelementptr' 't_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2069 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_6, i4 %t_8_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2069 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln251_12 = trunc i8 %lk_load_124" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2070 'trunc' 'trunc_ln251_12' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2071 [2/2] (2.32ns)   --->   "%lk_load_125 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2071 'load' 'lk_load_125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_186 : Operation 2072 [2/2] (2.32ns)   --->   "%lk_load_126 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2072 'load' 'lk_load_126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 187 <SV = 132> <Delay = 4.64>
ST_187 : Operation 2073 [1/2] (2.32ns)   --->   "%lk_load_125 = load i4 %lk_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2073 'load' 'lk_load_125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_187 : Operation 2074 [1/1] (0.00ns)   --->   "%lshr_ln251_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_125, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2074 'partselect' 'lshr_ln251_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2075 [1/1] (0.00ns)   --->   "%or_ln251_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_12, i7 %lshr_ln251_6" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2075 'bitconcatenate' 'or_ln251_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2076 [1/1] (0.00ns)   --->   "%t_8_addr_5 = getelementptr i8 %t_8, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2076 'getelementptr' 't_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2077 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_6, i4 %t_8_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2077 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_187 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln252_12 = trunc i8 %lk_load_125" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2078 'trunc' 'trunc_ln252_12' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2079 [1/2] (2.32ns)   --->   "%lk_load_126 = load i4 %lk_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2079 'load' 'lk_load_126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_187 : Operation 2080 [1/1] (0.00ns)   --->   "%lshr_ln252_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_126, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2080 'partselect' 'lshr_ln252_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2081 [1/1] (0.00ns)   --->   "%or_ln252_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_12, i7 %lshr_ln252_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2081 'bitconcatenate' 'or_ln252_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2082 [1/1] (0.00ns)   --->   "%t_8_addr_6 = getelementptr i8 %t_8, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2082 'getelementptr' 't_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2083 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_6, i4 %t_8_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2083 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_187 : Operation 2084 [2/2] (2.32ns)   --->   "%lk_load_127 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2084 'load' 'lk_load_127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_187 : Operation 2085 [1/1] (0.00ns)   --->   "%trunc_ln253_21 = trunc i8 %lk_load_126" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2085 'trunc' 'trunc_ln253_21' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2086 [2/2] (2.32ns)   --->   "%lk_load_128 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2086 'load' 'lk_load_128' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 188 <SV = 133> <Delay = 4.64>
ST_188 : Operation 2087 [1/2] (2.32ns)   --->   "%lk_load_127 = load i4 %lk_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2087 'load' 'lk_load_127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln253_20 = trunc i8 %lk_load_127" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2088 'trunc' 'trunc_ln253_20' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2089 [1/1] (0.00ns)   --->   "%or_ln253_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_21, i7 %trunc_ln253_20" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2089 'bitconcatenate' 'or_ln253_6' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2090 [1/1] (0.00ns)   --->   "%t_8_addr_7 = getelementptr i8 %t_8, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2090 'getelementptr' 't_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2091 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_6, i4 %t_8_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2091 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2092 [1/2] (2.32ns)   --->   "%lk_load_128 = load i4 %lk_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2092 'load' 'lk_load_128' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_128, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2093 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2094 [1/1] (0.00ns)   --->   "%or_ln255_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_21, i1 %tmp_606" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2094 'bitconcatenate' 'or_ln255_6' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2095 [1/1] (0.00ns)   --->   "%t_8_addr_8 = getelementptr i8 %t_8, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2095 'getelementptr' 't_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2096 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_6, i4 %t_8_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2096 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2097 [2/2] (2.32ns)   --->   "%lk_load_129 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2097 'load' 'lk_load_129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln256_12 = trunc i8 %lk_load_128" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2098 'trunc' 'trunc_ln256_12' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2099 [2/2] (2.32ns)   --->   "%lk_load_130 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2099 'load' 'lk_load_130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_188 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_127, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2100 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>

State 189 <SV = 134> <Delay = 4.64>
ST_189 : Operation 2101 [1/2] (2.32ns)   --->   "%lk_load_129 = load i4 %lk_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2101 'load' 'lk_load_129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_129, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2102 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2103 [1/1] (0.00ns)   --->   "%or_ln256_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_12, i1 %tmp_607" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2103 'bitconcatenate' 'or_ln256_6' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2104 [1/1] (0.00ns)   --->   "%t_8_addr_9 = getelementptr i8 %t_8, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2104 'getelementptr' 't_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2105 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_6, i4 %t_8_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2105 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 2106 [1/2] (2.32ns)   --->   "%lk_load_130 = load i4 %lk_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2106 'load' 'lk_load_130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_130, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2107 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2108 [1/1] (0.00ns)   --->   "%trunc_ln257_12 = trunc i8 %lk_load_129" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2108 'trunc' 'trunc_ln257_12' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2109 [1/1] (0.00ns)   --->   "%or_ln257_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_12, i1 %tmp_608" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2109 'bitconcatenate' 'or_ln257_6' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2110 [1/1] (0.00ns)   --->   "%t_8_addr_10 = getelementptr i8 %t_8, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2110 'getelementptr' 't_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2111 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_6, i4 %t_8_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2111 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 2112 [2/2] (2.32ns)   --->   "%lk_load_131 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2112 'load' 'lk_load_131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_189 : Operation 2113 [1/1] (0.00ns)   --->   "%trunc_ln258_12 = trunc i8 %lk_load_130" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2113 'trunc' 'trunc_ln258_12' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2114 [2/2] (2.32ns)   --->   "%lk_load_132 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2114 'load' 'lk_load_132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 190 <SV = 135> <Delay = 4.64>
ST_190 : Operation 2115 [1/2] (2.32ns)   --->   "%lk_load_131 = load i4 %lk_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2115 'load' 'lk_load_131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_190 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_131, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2116 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2117 [1/1] (0.00ns)   --->   "%or_ln258_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_12, i1 %tmp_609" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2117 'bitconcatenate' 'or_ln258_6' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2118 [1/1] (0.00ns)   --->   "%t_8_addr_11 = getelementptr i8 %t_8, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2118 'getelementptr' 't_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2119 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_6, i4 %t_8_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2119 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_190 : Operation 2120 [1/2] (2.32ns)   --->   "%lk_load_132 = load i4 %lk_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2120 'load' 'lk_load_132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_190 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_132, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2121 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln259_12 = trunc i8 %lk_load_131" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2122 'trunc' 'trunc_ln259_12' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2123 [1/1] (0.00ns)   --->   "%or_ln259_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_12, i1 %tmp_610" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2123 'bitconcatenate' 'or_ln259_6' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2124 [1/1] (0.00ns)   --->   "%t_8_addr_12 = getelementptr i8 %t_8, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2124 'getelementptr' 't_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2125 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_6, i4 %t_8_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2125 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_190 : Operation 2126 [2/2] (2.32ns)   --->   "%lk_load_133 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2126 'load' 'lk_load_133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_190 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln260_12 = trunc i8 %lk_load_132" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2127 'trunc' 'trunc_ln260_12' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2128 [2/2] (2.32ns)   --->   "%lk_load_134 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2128 'load' 'lk_load_134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 191 <SV = 136> <Delay = 4.64>
ST_191 : Operation 2129 [1/2] (2.32ns)   --->   "%lk_load_133 = load i4 %lk_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2129 'load' 'lk_load_133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_191 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_133, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2130 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2131 [1/1] (0.00ns)   --->   "%or_ln260_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_12, i1 %tmp_611" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2131 'bitconcatenate' 'or_ln260_6' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2132 [1/1] (0.00ns)   --->   "%t_8_addr_13 = getelementptr i8 %t_8, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2132 'getelementptr' 't_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2133 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_6, i4 %t_8_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2133 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_191 : Operation 2134 [1/2] (2.32ns)   --->   "%lk_load_134 = load i4 %lk_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2134 'load' 'lk_load_134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_191 : Operation 2135 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_134, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2135 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln261_12 = trunc i8 %lk_load_133" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2136 'trunc' 'trunc_ln261_12' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2137 [1/1] (0.00ns)   --->   "%or_ln261_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_12, i1 %tmp_612" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2137 'bitconcatenate' 'or_ln261_6' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2138 [1/1] (0.00ns)   --->   "%t_8_addr_14 = getelementptr i8 %t_8, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2138 'getelementptr' 't_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2139 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_6, i4 %t_8_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2139 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_191 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln262_12 = trunc i8 %lk_load_134" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2140 'trunc' 'trunc_ln262_12' <Predicate = true> <Delay = 0.00>

State 192 <SV = 137> <Delay = 2.32>
ST_192 : Operation 2141 [1/1] (0.00ns)   --->   "%or_ln262_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_12, i1 %tmp_614" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2141 'bitconcatenate' 'or_ln262_6' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2142 [1/1] (0.00ns)   --->   "%t_8_addr_15 = getelementptr i8 %t_8, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2142 'getelementptr' 't_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 2143 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_6, i4 %t_8_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2143 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 193 <SV = 138> <Delay = 0.00>
ST_193 : Operation 2144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label150, i8 %t_8, i8 %lk"   --->   Operation 2144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_193 : Operation 2145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label151, i8 %rk, i8 %skey"   --->   Operation 2145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 139> <Delay = 1.82>
ST_194 : Operation 2146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label150, i8 %t_8, i8 %lk"   --->   Operation 2146 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 2147 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label151, i8 %rk, i8 %skey"   --->   Operation 2147 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_194 : Operation 2148 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit"   --->   Operation 2148 'br' 'br_ln0' <Predicate = (icmp_ln395)> <Delay = 1.82>
ST_194 : Operation 2149 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label162, i8 %rin, i8 %pt"   --->   Operation 2149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 140> <Delay = 0.00>
ST_195 : Operation 2150 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label162, i8 %rin, i8 %pt"   --->   Operation 2150 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 141> <Delay = 0.00>
ST_196 : Operation 2151 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label263, i8 %rk, i8 %rin"   --->   Operation 2151 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 142> <Delay = 0.00>
ST_197 : Operation 2152 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label263, i8 %rk, i8 %rin"   --->   Operation 2152 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 143> <Delay = 0.00>
ST_198 : Operation 2153 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label264, i8 %rk, i8 %rin"   --->   Operation 2153 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 144> <Delay = 0.00>
ST_199 : Operation 2154 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label264, i8 %rk, i8 %rin"   --->   Operation 2154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 145> <Delay = 0.00>
ST_200 : Operation 2155 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label165, i8 %rin, i8 %fin_3"   --->   Operation 2155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 146> <Delay = 1.36>
ST_201 : Operation 2156 [1/1] (0.00ns)   --->   "%r = phi i5 26, void %while.body.i.i.i24.preheader, i5 22, void %while.body.i.i6.preheader, i5 18, void %while.body.i.i.i.preheader, i5 0, void %if.else3.i"   --->   Operation 2156 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2157 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label165, i8 %rin, i8 %fin_3"   --->   Operation 2157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_201 : Operation 2158 [1/1] (1.36ns)   --->   "%icmp_ln193 = icmp_eq  i5 %r, i5 0" [clefia.c:193]   --->   Operation 2158 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2159 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %while.body.i30.i.preheader, void %while.end.i.i82" [clefia.c:193]   --->   Operation 2159 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>

State 202 <SV = 147> <Delay = 1.58>
ST_202 : Operation 2160 [2/2] (1.58ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label366, i5 %r, i8 %fin_3, i8 %rk, i8 %fin_3_load_loc, i8 %fin_3_load_1_loc, i8 %fin_3_load_2_loc, i8 %fin_3_load_3_loc, i8 %xor_ln124_252_loc, i8 %xor_ln124_253_loc, i8 %xor_ln124_254_loc, i8 %xor_ln124_255_loc, i8 %fin_3_load_8_loc, i8 %fin_3_load_9_loc, i8 %fin_3_load_10_loc, i8 %fin_3_load_11_loc, i8 %xor_ln124_260_loc, i8 %xor_ln124_261_loc, i8 %xor_ln124_262_loc, i8 %xor_ln124_263_loc, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2160 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 148> <Delay = 2.47>
ST_203 : Operation 2161 [1/2] (2.47ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label366, i5 %r, i8 %fin_3, i8 %rk, i8 %fin_3_load_loc, i8 %fin_3_load_1_loc, i8 %fin_3_load_2_loc, i8 %fin_3_load_3_loc, i8 %xor_ln124_252_loc, i8 %xor_ln124_253_loc, i8 %xor_ln124_254_loc, i8 %xor_ln124_255_loc, i8 %fin_3_load_8_loc, i8 %fin_3_load_9_loc, i8 %fin_3_load_10_loc, i8 %fin_3_load_11_loc, i8 %xor_ln124_260_loc, i8 %xor_ln124_261_loc, i8 %xor_ln124_262_loc, i8 %xor_ln124_263_loc, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2161 'call' 'call_ln0' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 149> <Delay = 2.32>
ST_204 : Operation 2162 [1/1] (0.00ns)   --->   "%fout_3_addr_14 = getelementptr i8 %fout_3, i64 0, i64 14" [clefia.c:121]   --->   Operation 2162 'getelementptr' 'fout_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2163 [1/1] (0.00ns)   --->   "%fout_3_addr_15 = getelementptr i8 %fout_3, i64 0, i64 15" [clefia.c:121]   --->   Operation 2163 'getelementptr' 'fout_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2164 [1/1] (0.00ns)   --->   "%xor_ln124_262_loc_load = load i8 %xor_ln124_262_loc"   --->   Operation 2164 'load' 'xor_ln124_262_loc_load' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2165 [1/1] (0.00ns)   --->   "%xor_ln124_263_loc_load = load i8 %xor_ln124_263_loc"   --->   Operation 2165 'load' 'xor_ln124_263_loc_load' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2166 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_263_loc_load, i4 %fout_3_addr_15" [clefia.c:124]   --->   Operation 2166 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_204 : Operation 2167 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_262_loc_load, i4 %fout_3_addr_14" [clefia.c:124]   --->   Operation 2167 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 205 <SV = 150> <Delay = 2.32>
ST_205 : Operation 2168 [1/1] (0.00ns)   --->   "%fout_3_addr_12 = getelementptr i8 %fout_3, i64 0, i64 12" [clefia.c:121]   --->   Operation 2168 'getelementptr' 'fout_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2169 [1/1] (0.00ns)   --->   "%fout_3_addr_13 = getelementptr i8 %fout_3, i64 0, i64 13" [clefia.c:121]   --->   Operation 2169 'getelementptr' 'fout_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2170 [1/1] (0.00ns)   --->   "%xor_ln124_260_loc_load = load i8 %xor_ln124_260_loc"   --->   Operation 2170 'load' 'xor_ln124_260_loc_load' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2171 [1/1] (0.00ns)   --->   "%xor_ln124_261_loc_load = load i8 %xor_ln124_261_loc"   --->   Operation 2171 'load' 'xor_ln124_261_loc_load' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2172 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_261_loc_load, i4 %fout_3_addr_13" [clefia.c:124]   --->   Operation 2172 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_205 : Operation 2173 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_260_loc_load, i4 %fout_3_addr_12" [clefia.c:124]   --->   Operation 2173 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 206 <SV = 151> <Delay = 2.32>
ST_206 : Operation 2174 [1/1] (0.00ns)   --->   "%fout_3_addr_10 = getelementptr i8 %fout_3, i64 0, i64 10" [clefia.c:114]   --->   Operation 2174 'getelementptr' 'fout_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2175 [1/1] (0.00ns)   --->   "%fout_3_addr_11 = getelementptr i8 %fout_3, i64 0, i64 11" [clefia.c:114]   --->   Operation 2175 'getelementptr' 'fout_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2176 [1/1] (0.00ns)   --->   "%fin_3_load_21 = load i8 %fin_3_load_10_loc"   --->   Operation 2176 'load' 'fin_3_load_21' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2177 [1/1] (0.00ns)   --->   "%fin_3_load_22 = load i8 %fin_3_load_11_loc"   --->   Operation 2177 'load' 'fin_3_load_22' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2178 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_22, i4 %fout_3_addr_11" [clefia.c:117]   --->   Operation 2178 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_206 : Operation 2179 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_21, i4 %fout_3_addr_10" [clefia.c:117]   --->   Operation 2179 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 207 <SV = 152> <Delay = 2.32>
ST_207 : Operation 2180 [1/1] (0.00ns)   --->   "%fout_3_addr_8 = getelementptr i8 %fout_3, i64 0, i64 8" [clefia.c:114]   --->   Operation 2180 'getelementptr' 'fout_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2181 [1/1] (0.00ns)   --->   "%fout_3_addr_9 = getelementptr i8 %fout_3, i64 0, i64 9" [clefia.c:114]   --->   Operation 2181 'getelementptr' 'fout_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2182 [1/1] (0.00ns)   --->   "%fin_3_load_19 = load i8 %fin_3_load_8_loc"   --->   Operation 2182 'load' 'fin_3_load_19' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2183 [1/1] (0.00ns)   --->   "%fin_3_load_20 = load i8 %fin_3_load_9_loc"   --->   Operation 2183 'load' 'fin_3_load_20' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 2184 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_20, i4 %fout_3_addr_9" [clefia.c:117]   --->   Operation 2184 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_207 : Operation 2185 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_19, i4 %fout_3_addr_8" [clefia.c:117]   --->   Operation 2185 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 208 <SV = 153> <Delay = 2.32>
ST_208 : Operation 2186 [1/1] (0.00ns)   --->   "%fout_3_addr_6 = getelementptr i8 %fout_3, i64 0, i64 6" [clefia.c:121]   --->   Operation 2186 'getelementptr' 'fout_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2187 [1/1] (0.00ns)   --->   "%fout_3_addr_7 = getelementptr i8 %fout_3, i64 0, i64 7" [clefia.c:121]   --->   Operation 2187 'getelementptr' 'fout_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2188 [1/1] (0.00ns)   --->   "%xor_ln124_254_loc_load = load i8 %xor_ln124_254_loc"   --->   Operation 2188 'load' 'xor_ln124_254_loc_load' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2189 [1/1] (0.00ns)   --->   "%xor_ln124_255_loc_load = load i8 %xor_ln124_255_loc"   --->   Operation 2189 'load' 'xor_ln124_255_loc_load' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 2190 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_255_loc_load, i4 %fout_3_addr_7" [clefia.c:124]   --->   Operation 2190 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_208 : Operation 2191 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_254_loc_load, i4 %fout_3_addr_6" [clefia.c:124]   --->   Operation 2191 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 209 <SV = 154> <Delay = 2.32>
ST_209 : Operation 2192 [1/1] (0.00ns)   --->   "%fout_3_addr_4 = getelementptr i8 %fout_3, i64 0, i64 4" [clefia.c:121]   --->   Operation 2192 'getelementptr' 'fout_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2193 [1/1] (0.00ns)   --->   "%fout_3_addr_5 = getelementptr i8 %fout_3, i64 0, i64 5" [clefia.c:121]   --->   Operation 2193 'getelementptr' 'fout_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2194 [1/1] (0.00ns)   --->   "%xor_ln124_252_loc_load = load i8 %xor_ln124_252_loc"   --->   Operation 2194 'load' 'xor_ln124_252_loc_load' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2195 [1/1] (0.00ns)   --->   "%xor_ln124_253_loc_load = load i8 %xor_ln124_253_loc"   --->   Operation 2195 'load' 'xor_ln124_253_loc_load' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 2196 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_253_loc_load, i4 %fout_3_addr_5" [clefia.c:124]   --->   Operation 2196 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_209 : Operation 2197 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_252_loc_load, i4 %fout_3_addr_4" [clefia.c:124]   --->   Operation 2197 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 210 <SV = 155> <Delay = 2.32>
ST_210 : Operation 2198 [1/1] (0.00ns)   --->   "%fout_3_addr_2 = getelementptr i8 %fout_3, i64 0, i64 2" [clefia.c:114]   --->   Operation 2198 'getelementptr' 'fout_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2199 [1/1] (0.00ns)   --->   "%fout_3_addr_3 = getelementptr i8 %fout_3, i64 0, i64 3" [clefia.c:114]   --->   Operation 2199 'getelementptr' 'fout_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2200 [1/1] (0.00ns)   --->   "%fin_3_load_17 = load i8 %fin_3_load_2_loc"   --->   Operation 2200 'load' 'fin_3_load_17' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2201 [1/1] (0.00ns)   --->   "%fin_3_load_18 = load i8 %fin_3_load_3_loc"   --->   Operation 2201 'load' 'fin_3_load_18' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2202 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_18, i4 %fout_3_addr_3" [clefia.c:117]   --->   Operation 2202 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_210 : Operation 2203 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_17, i4 %fout_3_addr_2" [clefia.c:117]   --->   Operation 2203 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 211 <SV = 156> <Delay = 2.32>
ST_211 : Operation 2204 [1/1] (0.00ns)   --->   "%fout_3_addr = getelementptr i8 %fout_3, i64 0, i64 0" [clefia.c:114]   --->   Operation 2204 'getelementptr' 'fout_3_addr' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_211 : Operation 2205 [1/1] (0.00ns)   --->   "%fout_3_addr_1 = getelementptr i8 %fout_3, i64 0, i64 1" [clefia.c:114]   --->   Operation 2205 'getelementptr' 'fout_3_addr_1' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_211 : Operation 2206 [1/1] (0.00ns)   --->   "%fin_3_load = load i8 %fin_3_load_loc"   --->   Operation 2206 'load' 'fin_3_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_211 : Operation 2207 [1/1] (0.00ns)   --->   "%fin_3_load_16 = load i8 %fin_3_load_1_loc"   --->   Operation 2207 'load' 'fin_3_load_16' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_211 : Operation 2208 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load_16, i4 %fout_3_addr_1" [clefia.c:117]   --->   Operation 2208 'store' 'store_ln117' <Predicate = (!icmp_ln193)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_211 : Operation 2209 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_3_load, i4 %fout_3_addr" [clefia.c:117]   --->   Operation 2209 'store' 'store_ln117' <Predicate = (!icmp_ln193)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_211 : Operation 2210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.i.i82"   --->   Operation 2210 'br' 'br_ln0' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 212 <SV = 157> <Delay = 0.00>
ST_212 : Operation 2211 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label167, i8 %fout_3, i8 %rout"   --->   Operation 2211 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 158> <Delay = 0.00>
ST_213 : Operation 2212 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label167, i8 %fout_3, i8 %rout"   --->   Operation 2212 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 159> <Delay = 0.00>
ST_214 : Operation 2213 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label168, i8 %rout, i8 %Clefia_enc"   --->   Operation 2213 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 160> <Delay = 0.00>
ST_215 : Operation 2214 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label168, i8 %rout, i8 %Clefia_enc"   --->   Operation 2214 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 161> <Delay = 3.25>
ST_216 : Operation 2215 [2/2] (3.25ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label269, i5 %r, i8 %rk, i8 %Clefia_enc"   --->   Operation 2215 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 162> <Delay = 0.00>
ST_217 : Operation 2216 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label269, i5 %r, i8 %rk, i8 %Clefia_enc"   --->   Operation 2216 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 163> <Delay = 3.25>
ST_218 : Operation 2217 [2/2] (3.25ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label270, i5 %r, i8 %rk, i8 %Clefia_enc"   --->   Operation 2217 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 164> <Delay = 0.00>
ST_219 : Operation 2218 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label270, i5 %r, i8 %rk, i8 %Clefia_enc"   --->   Operation 2218 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 165> <Delay = 0.00>
ST_220 : Operation 2219 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label171, i8 %ct, i8 %Clefia_enc"   --->   Operation 2219 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 166> <Delay = 4.29>
ST_221 : Operation 2220 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label171, i8 %ct, i8 %Clefia_enc"   --->   Operation 2220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_221 : Operation 2221 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i5, void %while.body.i.i.i94.preheader" [clefia.c:395]   --->   Operation 2221 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 2222 [1/1] (2.47ns)   --->   "%icmp_ln398_1 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 2222 'icmp' 'icmp_ln398_1' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2223 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398_1, void %if.else3.i8, void %while.body.i.i164.preheader" [clefia.c:398]   --->   Operation 2223 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_221 : Operation 2224 [1/1] (2.47ns)   --->   "%icmp_ln401_1 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 2224 'icmp' 'icmp_ln401_1' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2225 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401_1, void %ClefiaKeySet.exit11, void %while.body.i.i.i263.preheader" [clefia.c:401]   --->   Operation 2225 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 1.82>
ST_221 : Operation 2226 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1107, i8 %fin_6, i8 %skey"   --->   Operation 2226 'call' 'call_ln0' <Predicate = (!icmp_ln395 & !icmp_ln398_1 & icmp_ln401_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_221 : Operation 2227 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label199, i8 %skey256_1, i8 %skey"   --->   Operation 2227 'call' 'call_ln0' <Predicate = (!icmp_ln395 & icmp_ln398_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_221 : Operation 2228 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label172, i8 %fin_4, i8 %skey"   --->   Operation 2228 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 167> <Delay = 0.00>
ST_222 : Operation 2229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1107, i8 %fin_6, i8 %skey"   --->   Operation 2229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 168> <Delay = 0.00>
ST_223 : Operation 2230 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4108, i8 %fin_6, i8 %fin_6_load_loc, i8 %fin_6_load_1_loc, i8 %fin_6_load_2_loc, i8 %fin_6_load_3_loc, i8 %xor_ln124_284_loc, i8 %xor_ln124_285_loc, i8 %xor_ln124_286_loc, i8 %xor_ln124_287_loc, i8 %fin_6_load_8_loc, i8 %fin_6_load_9_loc, i8 %fin_6_load_10_loc, i8 %fin_6_load_11_loc, i8 %xor_ln124_292_loc, i8 %xor_ln124_293_loc, i8 %xor_ln124_294_loc, i8 %xor_ln124_295_loc, i8 %fin_6_load_16_loc, i8 %fin_6_load_17_loc, i8 %fin_6_load_18_loc, i8 %fin_6_load_19_loc, i8 %xor_ln124_300_loc, i8 %xor_ln124_301_loc, i8 %xor_ln124_302_loc, i8 %xor_ln124_303_loc, i8 %fin_6_load_24_loc, i8 %fin_6_load_25_loc, i8 %fin_6_load_26_loc, i8 %fin_6_load_27_loc, i8 %xor_ln124_308_loc, i8 %xor_ln124_309_loc, i8 %xor_ln124_310_loc, i8 %xor_ln124_311_loc, i8 %con256, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2230 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_223 : Operation 2231 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2110, i8 %rk, i8 %skey"   --->   Operation 2231 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 169> <Delay = 0.00>
ST_224 : Operation 2232 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4108, i8 %fin_6, i8 %fin_6_load_loc, i8 %fin_6_load_1_loc, i8 %fin_6_load_2_loc, i8 %fin_6_load_3_loc, i8 %xor_ln124_284_loc, i8 %xor_ln124_285_loc, i8 %xor_ln124_286_loc, i8 %xor_ln124_287_loc, i8 %fin_6_load_8_loc, i8 %fin_6_load_9_loc, i8 %fin_6_load_10_loc, i8 %fin_6_load_11_loc, i8 %xor_ln124_292_loc, i8 %xor_ln124_293_loc, i8 %xor_ln124_294_loc, i8 %xor_ln124_295_loc, i8 %fin_6_load_16_loc, i8 %fin_6_load_17_loc, i8 %fin_6_load_18_loc, i8 %fin_6_load_19_loc, i8 %xor_ln124_300_loc, i8 %xor_ln124_301_loc, i8 %xor_ln124_302_loc, i8 %xor_ln124_303_loc, i8 %fin_6_load_24_loc, i8 %fin_6_load_25_loc, i8 %fin_6_load_26_loc, i8 %fin_6_load_27_loc, i8 %xor_ln124_308_loc, i8 %xor_ln124_309_loc, i8 %xor_ln124_310_loc, i8 %xor_ln124_311_loc, i8 %con256, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_224 : Operation 2233 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2110, i8 %rk, i8 %skey"   --->   Operation 2233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 170> <Delay = 2.32>
ST_225 : Operation 2234 [1/1] (0.00ns)   --->   "%fout_6_addr_30 = getelementptr i8 %fout_6, i64 0, i64 30" [clefia.c:121]   --->   Operation 2234 'getelementptr' 'fout_6_addr_30' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2235 [1/1] (0.00ns)   --->   "%fout_6_addr_31 = getelementptr i8 %fout_6, i64 0, i64 31" [clefia.c:121]   --->   Operation 2235 'getelementptr' 'fout_6_addr_31' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2236 [1/1] (0.00ns)   --->   "%xor_ln124_310_loc_load = load i8 %xor_ln124_310_loc"   --->   Operation 2236 'load' 'xor_ln124_310_loc_load' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2237 [1/1] (0.00ns)   --->   "%xor_ln124_311_loc_load = load i8 %xor_ln124_311_loc"   --->   Operation 2237 'load' 'xor_ln124_311_loc_load' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 2238 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_311_loc_load, i5 %fout_6_addr_31" [clefia.c:124]   --->   Operation 2238 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_225 : Operation 2239 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_310_loc_load, i5 %fout_6_addr_30" [clefia.c:124]   --->   Operation 2239 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 226 <SV = 171> <Delay = 2.32>
ST_226 : Operation 2240 [1/1] (0.00ns)   --->   "%fout_6_addr_28 = getelementptr i8 %fout_6, i64 0, i64 28" [clefia.c:121]   --->   Operation 2240 'getelementptr' 'fout_6_addr_28' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2241 [1/1] (0.00ns)   --->   "%fout_6_addr_29 = getelementptr i8 %fout_6, i64 0, i64 29" [clefia.c:121]   --->   Operation 2241 'getelementptr' 'fout_6_addr_29' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2242 [1/1] (0.00ns)   --->   "%xor_ln124_308_loc_load = load i8 %xor_ln124_308_loc"   --->   Operation 2242 'load' 'xor_ln124_308_loc_load' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2243 [1/1] (0.00ns)   --->   "%xor_ln124_309_loc_load = load i8 %xor_ln124_309_loc"   --->   Operation 2243 'load' 'xor_ln124_309_loc_load' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2244 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_309_loc_load, i5 %fout_6_addr_29" [clefia.c:124]   --->   Operation 2244 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_226 : Operation 2245 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_308_loc_load, i5 %fout_6_addr_28" [clefia.c:124]   --->   Operation 2245 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 227 <SV = 172> <Delay = 2.32>
ST_227 : Operation 2246 [1/1] (0.00ns)   --->   "%fout_6_addr_26 = getelementptr i8 %fout_6, i64 0, i64 26" [clefia.c:114]   --->   Operation 2246 'getelementptr' 'fout_6_addr_26' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2247 [1/1] (0.00ns)   --->   "%fout_6_addr_27 = getelementptr i8 %fout_6, i64 0, i64 27" [clefia.c:114]   --->   Operation 2247 'getelementptr' 'fout_6_addr_27' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2248 [1/1] (0.00ns)   --->   "%fin_6_load_45 = load i8 %fin_6_load_26_loc"   --->   Operation 2248 'load' 'fin_6_load_45' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2249 [1/1] (0.00ns)   --->   "%fin_6_load_46 = load i8 %fin_6_load_27_loc"   --->   Operation 2249 'load' 'fin_6_load_46' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 2250 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_46, i5 %fout_6_addr_27" [clefia.c:117]   --->   Operation 2250 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_227 : Operation 2251 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_45, i5 %fout_6_addr_26" [clefia.c:117]   --->   Operation 2251 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 228 <SV = 173> <Delay = 2.32>
ST_228 : Operation 2252 [1/1] (0.00ns)   --->   "%fout_6_addr_24 = getelementptr i8 %fout_6, i64 0, i64 24" [clefia.c:114]   --->   Operation 2252 'getelementptr' 'fout_6_addr_24' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2253 [1/1] (0.00ns)   --->   "%fout_6_addr_25 = getelementptr i8 %fout_6, i64 0, i64 25" [clefia.c:114]   --->   Operation 2253 'getelementptr' 'fout_6_addr_25' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2254 [1/1] (0.00ns)   --->   "%fin_6_load_43 = load i8 %fin_6_load_24_loc"   --->   Operation 2254 'load' 'fin_6_load_43' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2255 [1/1] (0.00ns)   --->   "%fin_6_load_44 = load i8 %fin_6_load_25_loc"   --->   Operation 2255 'load' 'fin_6_load_44' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 2256 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_44, i5 %fout_6_addr_25" [clefia.c:117]   --->   Operation 2256 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_228 : Operation 2257 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_43, i5 %fout_6_addr_24" [clefia.c:117]   --->   Operation 2257 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 229 <SV = 174> <Delay = 2.32>
ST_229 : Operation 2258 [1/1] (0.00ns)   --->   "%fout_6_addr_22 = getelementptr i8 %fout_6, i64 0, i64 22" [clefia.c:121]   --->   Operation 2258 'getelementptr' 'fout_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2259 [1/1] (0.00ns)   --->   "%fout_6_addr_23 = getelementptr i8 %fout_6, i64 0, i64 23" [clefia.c:121]   --->   Operation 2259 'getelementptr' 'fout_6_addr_23' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2260 [1/1] (0.00ns)   --->   "%xor_ln124_302_loc_load = load i8 %xor_ln124_302_loc"   --->   Operation 2260 'load' 'xor_ln124_302_loc_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2261 [1/1] (0.00ns)   --->   "%xor_ln124_303_loc_load = load i8 %xor_ln124_303_loc"   --->   Operation 2261 'load' 'xor_ln124_303_loc_load' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 2262 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_303_loc_load, i5 %fout_6_addr_23" [clefia.c:124]   --->   Operation 2262 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_229 : Operation 2263 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_302_loc_load, i5 %fout_6_addr_22" [clefia.c:124]   --->   Operation 2263 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 230 <SV = 175> <Delay = 2.32>
ST_230 : Operation 2264 [1/1] (0.00ns)   --->   "%fout_6_addr_20 = getelementptr i8 %fout_6, i64 0, i64 20" [clefia.c:121]   --->   Operation 2264 'getelementptr' 'fout_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2265 [1/1] (0.00ns)   --->   "%fout_6_addr_21 = getelementptr i8 %fout_6, i64 0, i64 21" [clefia.c:121]   --->   Operation 2265 'getelementptr' 'fout_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2266 [1/1] (0.00ns)   --->   "%xor_ln124_300_loc_load = load i8 %xor_ln124_300_loc"   --->   Operation 2266 'load' 'xor_ln124_300_loc_load' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2267 [1/1] (0.00ns)   --->   "%xor_ln124_301_loc_load = load i8 %xor_ln124_301_loc"   --->   Operation 2267 'load' 'xor_ln124_301_loc_load' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2268 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_301_loc_load, i5 %fout_6_addr_21" [clefia.c:124]   --->   Operation 2268 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_230 : Operation 2269 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_300_loc_load, i5 %fout_6_addr_20" [clefia.c:124]   --->   Operation 2269 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 231 <SV = 176> <Delay = 2.32>
ST_231 : Operation 2270 [1/1] (0.00ns)   --->   "%fout_6_addr_18 = getelementptr i8 %fout_6, i64 0, i64 18" [clefia.c:114]   --->   Operation 2270 'getelementptr' 'fout_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2271 [1/1] (0.00ns)   --->   "%fout_6_addr_19 = getelementptr i8 %fout_6, i64 0, i64 19" [clefia.c:114]   --->   Operation 2271 'getelementptr' 'fout_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2272 [1/1] (0.00ns)   --->   "%fin_6_load_41 = load i8 %fin_6_load_18_loc"   --->   Operation 2272 'load' 'fin_6_load_41' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2273 [1/1] (0.00ns)   --->   "%fin_6_load_42 = load i8 %fin_6_load_19_loc"   --->   Operation 2273 'load' 'fin_6_load_42' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 2274 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_42, i5 %fout_6_addr_19" [clefia.c:117]   --->   Operation 2274 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_231 : Operation 2275 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_41, i5 %fout_6_addr_18" [clefia.c:117]   --->   Operation 2275 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 232 <SV = 177> <Delay = 2.32>
ST_232 : Operation 2276 [1/1] (0.00ns)   --->   "%fout_6_addr_16 = getelementptr i8 %fout_6, i64 0, i64 16" [clefia.c:114]   --->   Operation 2276 'getelementptr' 'fout_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2277 [1/1] (0.00ns)   --->   "%fout_6_addr_17 = getelementptr i8 %fout_6, i64 0, i64 17" [clefia.c:114]   --->   Operation 2277 'getelementptr' 'fout_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2278 [1/1] (0.00ns)   --->   "%fin_6_load_39 = load i8 %fin_6_load_16_loc"   --->   Operation 2278 'load' 'fin_6_load_39' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2279 [1/1] (0.00ns)   --->   "%fin_6_load_40 = load i8 %fin_6_load_17_loc"   --->   Operation 2279 'load' 'fin_6_load_40' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 2280 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_40, i5 %fout_6_addr_17" [clefia.c:117]   --->   Operation 2280 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_232 : Operation 2281 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_39, i5 %fout_6_addr_16" [clefia.c:117]   --->   Operation 2281 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 233 <SV = 178> <Delay = 2.32>
ST_233 : Operation 2282 [1/1] (0.00ns)   --->   "%fout_6_addr_14 = getelementptr i8 %fout_6, i64 0, i64 14" [clefia.c:121]   --->   Operation 2282 'getelementptr' 'fout_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2283 [1/1] (0.00ns)   --->   "%fout_6_addr_15 = getelementptr i8 %fout_6, i64 0, i64 15" [clefia.c:121]   --->   Operation 2283 'getelementptr' 'fout_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2284 [1/1] (0.00ns)   --->   "%xor_ln124_294_loc_load = load i8 %xor_ln124_294_loc"   --->   Operation 2284 'load' 'xor_ln124_294_loc_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2285 [1/1] (0.00ns)   --->   "%xor_ln124_295_loc_load = load i8 %xor_ln124_295_loc"   --->   Operation 2285 'load' 'xor_ln124_295_loc_load' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 2286 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_295_loc_load, i5 %fout_6_addr_15" [clefia.c:124]   --->   Operation 2286 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_233 : Operation 2287 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_294_loc_load, i5 %fout_6_addr_14" [clefia.c:124]   --->   Operation 2287 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 234 <SV = 179> <Delay = 2.32>
ST_234 : Operation 2288 [1/1] (0.00ns)   --->   "%fout_6_addr_12 = getelementptr i8 %fout_6, i64 0, i64 12" [clefia.c:121]   --->   Operation 2288 'getelementptr' 'fout_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2289 [1/1] (0.00ns)   --->   "%fout_6_addr_13 = getelementptr i8 %fout_6, i64 0, i64 13" [clefia.c:121]   --->   Operation 2289 'getelementptr' 'fout_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2290 [1/1] (0.00ns)   --->   "%xor_ln124_292_loc_load = load i8 %xor_ln124_292_loc"   --->   Operation 2290 'load' 'xor_ln124_292_loc_load' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2291 [1/1] (0.00ns)   --->   "%xor_ln124_293_loc_load = load i8 %xor_ln124_293_loc"   --->   Operation 2291 'load' 'xor_ln124_293_loc_load' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2292 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_293_loc_load, i5 %fout_6_addr_13" [clefia.c:124]   --->   Operation 2292 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_234 : Operation 2293 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_292_loc_load, i5 %fout_6_addr_12" [clefia.c:124]   --->   Operation 2293 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 235 <SV = 180> <Delay = 2.32>
ST_235 : Operation 2294 [1/1] (0.00ns)   --->   "%fout_6_addr_10 = getelementptr i8 %fout_6, i64 0, i64 10" [clefia.c:114]   --->   Operation 2294 'getelementptr' 'fout_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2295 [1/1] (0.00ns)   --->   "%fout_6_addr_11 = getelementptr i8 %fout_6, i64 0, i64 11" [clefia.c:114]   --->   Operation 2295 'getelementptr' 'fout_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2296 [1/1] (0.00ns)   --->   "%fin_6_load_37 = load i8 %fin_6_load_10_loc"   --->   Operation 2296 'load' 'fin_6_load_37' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2297 [1/1] (0.00ns)   --->   "%fin_6_load_38 = load i8 %fin_6_load_11_loc"   --->   Operation 2297 'load' 'fin_6_load_38' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 2298 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_38, i5 %fout_6_addr_11" [clefia.c:117]   --->   Operation 2298 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_235 : Operation 2299 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_37, i5 %fout_6_addr_10" [clefia.c:117]   --->   Operation 2299 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 236 <SV = 181> <Delay = 2.32>
ST_236 : Operation 2300 [1/1] (0.00ns)   --->   "%fout_6_addr_8 = getelementptr i8 %fout_6, i64 0, i64 8" [clefia.c:114]   --->   Operation 2300 'getelementptr' 'fout_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2301 [1/1] (0.00ns)   --->   "%fout_6_addr_9 = getelementptr i8 %fout_6, i64 0, i64 9" [clefia.c:114]   --->   Operation 2301 'getelementptr' 'fout_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2302 [1/1] (0.00ns)   --->   "%fin_6_load_35 = load i8 %fin_6_load_8_loc"   --->   Operation 2302 'load' 'fin_6_load_35' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2303 [1/1] (0.00ns)   --->   "%fin_6_load_36 = load i8 %fin_6_load_9_loc"   --->   Operation 2303 'load' 'fin_6_load_36' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 2304 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_36, i5 %fout_6_addr_9" [clefia.c:117]   --->   Operation 2304 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_236 : Operation 2305 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_35, i5 %fout_6_addr_8" [clefia.c:117]   --->   Operation 2305 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 237 <SV = 182> <Delay = 2.32>
ST_237 : Operation 2306 [1/1] (0.00ns)   --->   "%fout_6_addr_6 = getelementptr i8 %fout_6, i64 0, i64 6" [clefia.c:121]   --->   Operation 2306 'getelementptr' 'fout_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2307 [1/1] (0.00ns)   --->   "%fout_6_addr_7 = getelementptr i8 %fout_6, i64 0, i64 7" [clefia.c:121]   --->   Operation 2307 'getelementptr' 'fout_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2308 [1/1] (0.00ns)   --->   "%xor_ln124_286_loc_load = load i8 %xor_ln124_286_loc"   --->   Operation 2308 'load' 'xor_ln124_286_loc_load' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2309 [1/1] (0.00ns)   --->   "%xor_ln124_287_loc_load = load i8 %xor_ln124_287_loc"   --->   Operation 2309 'load' 'xor_ln124_287_loc_load' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 2310 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_287_loc_load, i5 %fout_6_addr_7" [clefia.c:124]   --->   Operation 2310 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_237 : Operation 2311 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_286_loc_load, i5 %fout_6_addr_6" [clefia.c:124]   --->   Operation 2311 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 238 <SV = 183> <Delay = 2.32>
ST_238 : Operation 2312 [1/1] (0.00ns)   --->   "%fout_6_addr_4 = getelementptr i8 %fout_6, i64 0, i64 4" [clefia.c:121]   --->   Operation 2312 'getelementptr' 'fout_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2313 [1/1] (0.00ns)   --->   "%fout_6_addr_5 = getelementptr i8 %fout_6, i64 0, i64 5" [clefia.c:121]   --->   Operation 2313 'getelementptr' 'fout_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2314 [1/1] (0.00ns)   --->   "%xor_ln124_284_loc_load = load i8 %xor_ln124_284_loc"   --->   Operation 2314 'load' 'xor_ln124_284_loc_load' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2315 [1/1] (0.00ns)   --->   "%xor_ln124_285_loc_load = load i8 %xor_ln124_285_loc"   --->   Operation 2315 'load' 'xor_ln124_285_loc_load' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2316 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_285_loc_load, i5 %fout_6_addr_5" [clefia.c:124]   --->   Operation 2316 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_238 : Operation 2317 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_284_loc_load, i5 %fout_6_addr_4" [clefia.c:124]   --->   Operation 2317 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 239 <SV = 184> <Delay = 2.32>
ST_239 : Operation 2318 [1/1] (0.00ns)   --->   "%fout_6_addr_2 = getelementptr i8 %fout_6, i64 0, i64 2" [clefia.c:114]   --->   Operation 2318 'getelementptr' 'fout_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2319 [1/1] (0.00ns)   --->   "%fout_6_addr_3 = getelementptr i8 %fout_6, i64 0, i64 3" [clefia.c:114]   --->   Operation 2319 'getelementptr' 'fout_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2320 [1/1] (0.00ns)   --->   "%fin_6_load_33 = load i8 %fin_6_load_2_loc"   --->   Operation 2320 'load' 'fin_6_load_33' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2321 [1/1] (0.00ns)   --->   "%fin_6_load_34 = load i8 %fin_6_load_3_loc"   --->   Operation 2321 'load' 'fin_6_load_34' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 2322 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_34, i5 %fout_6_addr_3" [clefia.c:117]   --->   Operation 2322 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_239 : Operation 2323 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_33, i5 %fout_6_addr_2" [clefia.c:117]   --->   Operation 2323 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 240 <SV = 185> <Delay = 2.32>
ST_240 : Operation 2324 [1/1] (0.00ns)   --->   "%fout_6_addr = getelementptr i8 %fout_6, i64 0, i64 0" [clefia.c:114]   --->   Operation 2324 'getelementptr' 'fout_6_addr' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2325 [1/1] (0.00ns)   --->   "%fout_6_addr_1 = getelementptr i8 %fout_6, i64 0, i64 1" [clefia.c:114]   --->   Operation 2325 'getelementptr' 'fout_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2326 [1/1] (0.00ns)   --->   "%fin_6_load = load i8 %fin_6_load_loc"   --->   Operation 2326 'load' 'fin_6_load' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2327 [1/1] (0.00ns)   --->   "%fin_6_load_32 = load i8 %fin_6_load_1_loc"   --->   Operation 2327 'load' 'fin_6_load_32' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 2328 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_32, i5 %fout_6_addr_1" [clefia.c:117]   --->   Operation 2328 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_240 : Operation 2329 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load, i5 %fout_6_addr" [clefia.c:117]   --->   Operation 2329 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 241 <SV = 186> <Delay = 0.00>
ST_241 : Operation 2330 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1109, i8 %fout_6, i8 %lk_1"   --->   Operation 2330 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 187> <Delay = 0.00>
ST_242 : Operation 2331 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1109, i8 %fout_6, i8 %lk_1"   --->   Operation 2331 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 188> <Delay = 0.00>
ST_243 : Operation 2332 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet256_label10111, i8 %lk_1, i8 %rk, i8 %con256"   --->   Operation 2332 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 189> <Delay = 0.00>
ST_244 : Operation 2333 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet256_label10111, i8 %lk_1, i8 %rk, i8 %con256"   --->   Operation 2333 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 190> <Delay = 0.00>
ST_245 : Operation 2334 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2112, i8 %rk, i8 %skey"   --->   Operation 2334 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 191> <Delay = 1.82>
ST_246 : Operation 2335 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2112, i8 %rk, i8 %skey"   --->   Operation 2335 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_246 : Operation 2336 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit11"   --->   Operation 2336 'br' 'br_ln0' <Predicate = true> <Delay = 1.82>

State 247 <SV = 167> <Delay = 0.00>
ST_247 : Operation 2337 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label199, i8 %skey256_1, i8 %skey"   --->   Operation 2337 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 168> <Delay = 0.00>
ST_248 : Operation 2338 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet192_label8100, i8 %skey256_1, i8 %skey"   --->   Operation 2338 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 169> <Delay = 0.00>
ST_249 : Operation 2339 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaKeySet192_label8100, i8 %skey256_1, i8 %skey"   --->   Operation 2339 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 170> <Delay = 0.00>
ST_250 : Operation 2340 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1101, i8 %skey256_1, i8 %fin_5"   --->   Operation 2340 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 171> <Delay = 0.00>
ST_251 : Operation 2341 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1101, i8 %skey256_1, i8 %fin_5"   --->   Operation 2341 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 172> <Delay = 0.00>
ST_252 : Operation 2342 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4102, i8 %fin_5, i8 %fin_5_load_loc, i8 %fin_5_load_1_loc, i8 %fin_5_load_2_loc, i8 %fin_5_load_3_loc, i8 %xor_ln124_316_loc, i8 %xor_ln124_317_loc, i8 %xor_ln124_318_loc, i8 %xor_ln124_319_loc, i8 %fin_5_load_8_loc, i8 %fin_5_load_9_loc, i8 %fin_5_load_10_loc, i8 %fin_5_load_11_loc, i8 %xor_ln124_324_loc, i8 %xor_ln124_325_loc, i8 %xor_ln124_326_loc, i8 %xor_ln124_327_loc, i8 %fin_5_load_16_loc, i8 %fin_5_load_17_loc, i8 %fin_5_load_18_loc, i8 %fin_5_load_19_loc, i8 %xor_ln124_332_loc, i8 %xor_ln124_333_loc, i8 %xor_ln124_334_loc, i8 %xor_ln124_335_loc, i8 %fin_5_load_24_loc, i8 %fin_5_load_25_loc, i8 %fin_5_load_26_loc, i8 %fin_5_load_27_loc, i8 %xor_ln124_340_loc, i8 %xor_ln124_341_loc, i8 %xor_ln124_342_loc, i8 %xor_ln124_343_loc, i8 %con192, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2342 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_252 : Operation 2343 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2104, i8 %skey256_1, i8 %rk"   --->   Operation 2343 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 173> <Delay = 0.00>
ST_253 : Operation 2344 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn8_label4102, i8 %fin_5, i8 %fin_5_load_loc, i8 %fin_5_load_1_loc, i8 %fin_5_load_2_loc, i8 %fin_5_load_3_loc, i8 %xor_ln124_316_loc, i8 %xor_ln124_317_loc, i8 %xor_ln124_318_loc, i8 %xor_ln124_319_loc, i8 %fin_5_load_8_loc, i8 %fin_5_load_9_loc, i8 %fin_5_load_10_loc, i8 %fin_5_load_11_loc, i8 %xor_ln124_324_loc, i8 %xor_ln124_325_loc, i8 %xor_ln124_326_loc, i8 %xor_ln124_327_loc, i8 %fin_5_load_16_loc, i8 %fin_5_load_17_loc, i8 %fin_5_load_18_loc, i8 %fin_5_load_19_loc, i8 %xor_ln124_332_loc, i8 %xor_ln124_333_loc, i8 %xor_ln124_334_loc, i8 %xor_ln124_335_loc, i8 %fin_5_load_24_loc, i8 %fin_5_load_25_loc, i8 %fin_5_load_26_loc, i8 %fin_5_load_27_loc, i8 %xor_ln124_340_loc, i8 %xor_ln124_341_loc, i8 %xor_ln124_342_loc, i8 %xor_ln124_343_loc, i8 %con192, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2344 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_253 : Operation 2345 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2104, i8 %skey256_1, i8 %rk"   --->   Operation 2345 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 174> <Delay = 2.32>
ST_254 : Operation 2346 [1/1] (0.00ns)   --->   "%fout_5_addr_30 = getelementptr i8 %fout_5, i64 0, i64 30" [clefia.c:121]   --->   Operation 2346 'getelementptr' 'fout_5_addr_30' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2347 [1/1] (0.00ns)   --->   "%fout_5_addr_31 = getelementptr i8 %fout_5, i64 0, i64 31" [clefia.c:121]   --->   Operation 2347 'getelementptr' 'fout_5_addr_31' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2348 [1/1] (0.00ns)   --->   "%xor_ln124_342_loc_load = load i8 %xor_ln124_342_loc"   --->   Operation 2348 'load' 'xor_ln124_342_loc_load' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2349 [1/1] (0.00ns)   --->   "%xor_ln124_343_loc_load = load i8 %xor_ln124_343_loc"   --->   Operation 2349 'load' 'xor_ln124_343_loc_load' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2350 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_343_loc_load, i5 %fout_5_addr_31" [clefia.c:124]   --->   Operation 2350 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_254 : Operation 2351 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_342_loc_load, i5 %fout_5_addr_30" [clefia.c:124]   --->   Operation 2351 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 255 <SV = 175> <Delay = 2.32>
ST_255 : Operation 2352 [1/1] (0.00ns)   --->   "%fout_5_addr_28 = getelementptr i8 %fout_5, i64 0, i64 28" [clefia.c:121]   --->   Operation 2352 'getelementptr' 'fout_5_addr_28' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2353 [1/1] (0.00ns)   --->   "%fout_5_addr_29 = getelementptr i8 %fout_5, i64 0, i64 29" [clefia.c:121]   --->   Operation 2353 'getelementptr' 'fout_5_addr_29' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2354 [1/1] (0.00ns)   --->   "%xor_ln124_340_loc_load = load i8 %xor_ln124_340_loc"   --->   Operation 2354 'load' 'xor_ln124_340_loc_load' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2355 [1/1] (0.00ns)   --->   "%xor_ln124_341_loc_load = load i8 %xor_ln124_341_loc"   --->   Operation 2355 'load' 'xor_ln124_341_loc_load' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 2356 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_341_loc_load, i5 %fout_5_addr_29" [clefia.c:124]   --->   Operation 2356 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_255 : Operation 2357 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_340_loc_load, i5 %fout_5_addr_28" [clefia.c:124]   --->   Operation 2357 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 256 <SV = 176> <Delay = 2.32>
ST_256 : Operation 2358 [1/1] (0.00ns)   --->   "%fout_5_addr_26 = getelementptr i8 %fout_5, i64 0, i64 26" [clefia.c:114]   --->   Operation 2358 'getelementptr' 'fout_5_addr_26' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2359 [1/1] (0.00ns)   --->   "%fout_5_addr_27 = getelementptr i8 %fout_5, i64 0, i64 27" [clefia.c:114]   --->   Operation 2359 'getelementptr' 'fout_5_addr_27' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2360 [1/1] (0.00ns)   --->   "%fin_5_load_45 = load i8 %fin_5_load_26_loc"   --->   Operation 2360 'load' 'fin_5_load_45' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2361 [1/1] (0.00ns)   --->   "%fin_5_load_46 = load i8 %fin_5_load_27_loc"   --->   Operation 2361 'load' 'fin_5_load_46' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2362 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_46, i5 %fout_5_addr_27" [clefia.c:117]   --->   Operation 2362 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_256 : Operation 2363 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_45, i5 %fout_5_addr_26" [clefia.c:117]   --->   Operation 2363 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_256 : Operation 2364 [1/1] (0.00ns)   --->   "%skey256_1_addr = getelementptr i8 %skey256_1, i64 0, i64 16" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2364 'getelementptr' 'skey256_1_addr' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2365 [2/2] (2.32ns)   --->   "%skey256_1_load = load i5 %skey256_1_addr" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2365 'load' 'skey256_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_256 : Operation 2366 [1/1] (0.00ns)   --->   "%skey256_1_addr_3 = getelementptr i8 %skey256_1, i64 0, i64 17" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2366 'getelementptr' 'skey256_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 2367 [2/2] (2.32ns)   --->   "%skey256_1_load_1 = load i5 %skey256_1_addr_3" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2367 'load' 'skey256_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 257 <SV = 177> <Delay = 2.32>
ST_257 : Operation 2368 [1/1] (0.00ns)   --->   "%fout_5_addr_24 = getelementptr i8 %fout_5, i64 0, i64 24" [clefia.c:114]   --->   Operation 2368 'getelementptr' 'fout_5_addr_24' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2369 [1/1] (0.00ns)   --->   "%fout_5_addr_25 = getelementptr i8 %fout_5, i64 0, i64 25" [clefia.c:114]   --->   Operation 2369 'getelementptr' 'fout_5_addr_25' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2370 [1/1] (0.00ns)   --->   "%fin_5_load_43 = load i8 %fin_5_load_24_loc"   --->   Operation 2370 'load' 'fin_5_load_43' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2371 [1/1] (0.00ns)   --->   "%fin_5_load_44 = load i8 %fin_5_load_25_loc"   --->   Operation 2371 'load' 'fin_5_load_44' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2372 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_44, i5 %fout_5_addr_25" [clefia.c:117]   --->   Operation 2372 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_257 : Operation 2373 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_43, i5 %fout_5_addr_24" [clefia.c:117]   --->   Operation 2373 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_257 : Operation 2374 [1/2] (2.32ns)   --->   "%skey256_1_load = load i5 %skey256_1_addr" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2374 'load' 'skey256_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_257 : Operation 2375 [1/2] (2.32ns)   --->   "%skey256_1_load_1 = load i5 %skey256_1_addr_3" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2375 'load' 'skey256_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_257 : Operation 2376 [1/1] (0.00ns)   --->   "%skey256_1_addr_4 = getelementptr i8 %skey256_1, i64 0, i64 18" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2376 'getelementptr' 'skey256_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2377 [2/2] (2.32ns)   --->   "%skey256_1_load_2 = load i5 %skey256_1_addr_4" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2377 'load' 'skey256_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_257 : Operation 2378 [1/1] (0.00ns)   --->   "%skey256_1_addr_5 = getelementptr i8 %skey256_1, i64 0, i64 19" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2378 'getelementptr' 'skey256_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 2379 [2/2] (2.32ns)   --->   "%skey256_1_load_3 = load i5 %skey256_1_addr_5" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2379 'load' 'skey256_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 258 <SV = 178> <Delay = 2.32>
ST_258 : Operation 2380 [1/1] (0.00ns)   --->   "%fout_5_addr_22 = getelementptr i8 %fout_5, i64 0, i64 22" [clefia.c:121]   --->   Operation 2380 'getelementptr' 'fout_5_addr_22' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2381 [1/1] (0.00ns)   --->   "%fout_5_addr_23 = getelementptr i8 %fout_5, i64 0, i64 23" [clefia.c:121]   --->   Operation 2381 'getelementptr' 'fout_5_addr_23' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2382 [1/1] (0.00ns)   --->   "%xor_ln124_334_loc_load = load i8 %xor_ln124_334_loc"   --->   Operation 2382 'load' 'xor_ln124_334_loc_load' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2383 [1/1] (0.00ns)   --->   "%xor_ln124_335_loc_load = load i8 %xor_ln124_335_loc"   --->   Operation 2383 'load' 'xor_ln124_335_loc_load' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2384 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_335_loc_load, i5 %fout_5_addr_23" [clefia.c:124]   --->   Operation 2384 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_258 : Operation 2385 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_334_loc_load, i5 %fout_5_addr_22" [clefia.c:124]   --->   Operation 2385 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_258 : Operation 2386 [1/2] (2.32ns)   --->   "%skey256_1_load_2 = load i5 %skey256_1_addr_4" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2386 'load' 'skey256_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_258 : Operation 2387 [1/2] (2.32ns)   --->   "%skey256_1_load_3 = load i5 %skey256_1_addr_5" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2387 'load' 'skey256_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_258 : Operation 2388 [1/1] (0.00ns)   --->   "%skey256_1_addr_6 = getelementptr i8 %skey256_1, i64 0, i64 20" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2388 'getelementptr' 'skey256_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2389 [2/2] (2.32ns)   --->   "%skey256_1_load_4 = load i5 %skey256_1_addr_6" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2389 'load' 'skey256_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_258 : Operation 2390 [1/1] (0.00ns)   --->   "%skey256_1_addr_7 = getelementptr i8 %skey256_1, i64 0, i64 21" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2390 'getelementptr' 'skey256_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2391 [2/2] (2.32ns)   --->   "%skey256_1_load_5 = load i5 %skey256_1_addr_7" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2391 'load' 'skey256_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 259 <SV = 179> <Delay = 2.32>
ST_259 : Operation 2392 [1/1] (0.00ns)   --->   "%fout_5_addr_20 = getelementptr i8 %fout_5, i64 0, i64 20" [clefia.c:121]   --->   Operation 2392 'getelementptr' 'fout_5_addr_20' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2393 [1/1] (0.00ns)   --->   "%fout_5_addr_21 = getelementptr i8 %fout_5, i64 0, i64 21" [clefia.c:121]   --->   Operation 2393 'getelementptr' 'fout_5_addr_21' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2394 [1/1] (0.00ns)   --->   "%xor_ln124_332_loc_load = load i8 %xor_ln124_332_loc"   --->   Operation 2394 'load' 'xor_ln124_332_loc_load' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2395 [1/1] (0.00ns)   --->   "%xor_ln124_333_loc_load = load i8 %xor_ln124_333_loc"   --->   Operation 2395 'load' 'xor_ln124_333_loc_load' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2396 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_333_loc_load, i5 %fout_5_addr_21" [clefia.c:124]   --->   Operation 2396 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_259 : Operation 2397 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_332_loc_load, i5 %fout_5_addr_20" [clefia.c:124]   --->   Operation 2397 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_259 : Operation 2398 [1/2] (2.32ns)   --->   "%skey256_1_load_4 = load i5 %skey256_1_addr_6" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2398 'load' 'skey256_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_259 : Operation 2399 [1/2] (2.32ns)   --->   "%skey256_1_load_5 = load i5 %skey256_1_addr_7" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2399 'load' 'skey256_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_259 : Operation 2400 [1/1] (0.00ns)   --->   "%skey256_1_addr_8 = getelementptr i8 %skey256_1, i64 0, i64 22" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2400 'getelementptr' 'skey256_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2401 [2/2] (2.32ns)   --->   "%skey256_1_load_6 = load i5 %skey256_1_addr_8" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2401 'load' 'skey256_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_259 : Operation 2402 [1/1] (0.00ns)   --->   "%skey256_1_addr_9 = getelementptr i8 %skey256_1, i64 0, i64 23" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2402 'getelementptr' 'skey256_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 2403 [2/2] (2.32ns)   --->   "%skey256_1_load_7 = load i5 %skey256_1_addr_9" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2403 'load' 'skey256_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 260 <SV = 180> <Delay = 2.32>
ST_260 : Operation 2404 [1/1] (0.00ns)   --->   "%fout_5_addr_18 = getelementptr i8 %fout_5, i64 0, i64 18" [clefia.c:114]   --->   Operation 2404 'getelementptr' 'fout_5_addr_18' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2405 [1/1] (0.00ns)   --->   "%fout_5_addr_19 = getelementptr i8 %fout_5, i64 0, i64 19" [clefia.c:114]   --->   Operation 2405 'getelementptr' 'fout_5_addr_19' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2406 [1/1] (0.00ns)   --->   "%fin_5_load_41 = load i8 %fin_5_load_18_loc"   --->   Operation 2406 'load' 'fin_5_load_41' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2407 [1/1] (0.00ns)   --->   "%fin_5_load_42 = load i8 %fin_5_load_19_loc"   --->   Operation 2407 'load' 'fin_5_load_42' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2408 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_42, i5 %fout_5_addr_19" [clefia.c:117]   --->   Operation 2408 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_260 : Operation 2409 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_41, i5 %fout_5_addr_18" [clefia.c:117]   --->   Operation 2409 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_260 : Operation 2410 [1/2] (2.32ns)   --->   "%skey256_1_load_6 = load i5 %skey256_1_addr_8" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2410 'load' 'skey256_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_260 : Operation 2411 [1/2] (2.32ns)   --->   "%skey256_1_load_7 = load i5 %skey256_1_addr_9" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2411 'load' 'skey256_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_260 : Operation 2412 [1/1] (0.00ns)   --->   "%skey256_1_addr_10 = getelementptr i8 %skey256_1, i64 0, i64 24" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2412 'getelementptr' 'skey256_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2413 [2/2] (2.32ns)   --->   "%skey256_1_load_8 = load i5 %skey256_1_addr_10" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2413 'load' 'skey256_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_260 : Operation 2414 [1/1] (0.00ns)   --->   "%skey256_1_addr_11 = getelementptr i8 %skey256_1, i64 0, i64 25" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2414 'getelementptr' 'skey256_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2415 [2/2] (2.32ns)   --->   "%skey256_1_load_9 = load i5 %skey256_1_addr_11" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2415 'load' 'skey256_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 261 <SV = 181> <Delay = 2.32>
ST_261 : Operation 2416 [1/1] (0.00ns)   --->   "%fout_5_addr_16 = getelementptr i8 %fout_5, i64 0, i64 16" [clefia.c:114]   --->   Operation 2416 'getelementptr' 'fout_5_addr_16' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2417 [1/1] (0.00ns)   --->   "%fout_5_addr_17 = getelementptr i8 %fout_5, i64 0, i64 17" [clefia.c:114]   --->   Operation 2417 'getelementptr' 'fout_5_addr_17' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2418 [1/1] (0.00ns)   --->   "%fin_5_load_39 = load i8 %fin_5_load_16_loc"   --->   Operation 2418 'load' 'fin_5_load_39' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2419 [1/1] (0.00ns)   --->   "%fin_5_load_40 = load i8 %fin_5_load_17_loc"   --->   Operation 2419 'load' 'fin_5_load_40' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2420 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_40, i5 %fout_5_addr_17" [clefia.c:117]   --->   Operation 2420 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_261 : Operation 2421 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_39, i5 %fout_5_addr_16" [clefia.c:117]   --->   Operation 2421 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_261 : Operation 2422 [1/2] (2.32ns)   --->   "%skey256_1_load_8 = load i5 %skey256_1_addr_10" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2422 'load' 'skey256_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_261 : Operation 2423 [1/2] (2.32ns)   --->   "%skey256_1_load_9 = load i5 %skey256_1_addr_11" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2423 'load' 'skey256_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_261 : Operation 2424 [1/1] (0.00ns)   --->   "%skey256_1_addr_12 = getelementptr i8 %skey256_1, i64 0, i64 26" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2424 'getelementptr' 'skey256_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2425 [2/2] (2.32ns)   --->   "%skey256_1_load_10 = load i5 %skey256_1_addr_12" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2425 'load' 'skey256_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_261 : Operation 2426 [1/1] (0.00ns)   --->   "%skey256_1_addr_13 = getelementptr i8 %skey256_1, i64 0, i64 27" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2426 'getelementptr' 'skey256_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2427 [2/2] (2.32ns)   --->   "%skey256_1_load_11 = load i5 %skey256_1_addr_13" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2427 'load' 'skey256_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 262 <SV = 182> <Delay = 2.32>
ST_262 : Operation 2428 [1/1] (0.00ns)   --->   "%fout_5_addr_14 = getelementptr i8 %fout_5, i64 0, i64 14" [clefia.c:121]   --->   Operation 2428 'getelementptr' 'fout_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2429 [1/1] (0.00ns)   --->   "%fout_5_addr_15 = getelementptr i8 %fout_5, i64 0, i64 15" [clefia.c:121]   --->   Operation 2429 'getelementptr' 'fout_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2430 [1/1] (0.00ns)   --->   "%xor_ln124_326_loc_load = load i8 %xor_ln124_326_loc"   --->   Operation 2430 'load' 'xor_ln124_326_loc_load' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2431 [1/1] (0.00ns)   --->   "%xor_ln124_327_loc_load = load i8 %xor_ln124_327_loc"   --->   Operation 2431 'load' 'xor_ln124_327_loc_load' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2432 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_327_loc_load, i5 %fout_5_addr_15" [clefia.c:124]   --->   Operation 2432 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_262 : Operation 2433 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_326_loc_load, i5 %fout_5_addr_14" [clefia.c:124]   --->   Operation 2433 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_262 : Operation 2434 [1/2] (2.32ns)   --->   "%skey256_1_load_10 = load i5 %skey256_1_addr_12" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2434 'load' 'skey256_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_262 : Operation 2435 [1/2] (2.32ns)   --->   "%skey256_1_load_11 = load i5 %skey256_1_addr_13" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2435 'load' 'skey256_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_262 : Operation 2436 [1/1] (0.00ns)   --->   "%skey256_1_addr_14 = getelementptr i8 %skey256_1, i64 0, i64 28" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2436 'getelementptr' 'skey256_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2437 [2/2] (2.32ns)   --->   "%skey256_1_load_12 = load i5 %skey256_1_addr_14" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2437 'load' 'skey256_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_262 : Operation 2438 [1/1] (0.00ns)   --->   "%skey256_1_addr_15 = getelementptr i8 %skey256_1, i64 0, i64 29" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2438 'getelementptr' 'skey256_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2439 [2/2] (2.32ns)   --->   "%skey256_1_load_13 = load i5 %skey256_1_addr_15" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2439 'load' 'skey256_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 263 <SV = 183> <Delay = 2.32>
ST_263 : Operation 2440 [1/1] (0.00ns)   --->   "%fout_5_addr_12 = getelementptr i8 %fout_5, i64 0, i64 12" [clefia.c:121]   --->   Operation 2440 'getelementptr' 'fout_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2441 [1/1] (0.00ns)   --->   "%fout_5_addr_13 = getelementptr i8 %fout_5, i64 0, i64 13" [clefia.c:121]   --->   Operation 2441 'getelementptr' 'fout_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2442 [1/1] (0.00ns)   --->   "%xor_ln124_324_loc_load = load i8 %xor_ln124_324_loc"   --->   Operation 2442 'load' 'xor_ln124_324_loc_load' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2443 [1/1] (0.00ns)   --->   "%xor_ln124_325_loc_load = load i8 %xor_ln124_325_loc"   --->   Operation 2443 'load' 'xor_ln124_325_loc_load' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2444 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_325_loc_load, i5 %fout_5_addr_13" [clefia.c:124]   --->   Operation 2444 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_263 : Operation 2445 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_324_loc_load, i5 %fout_5_addr_12" [clefia.c:124]   --->   Operation 2445 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_263 : Operation 2446 [1/2] (2.32ns)   --->   "%skey256_1_load_12 = load i5 %skey256_1_addr_14" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2446 'load' 'skey256_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_263 : Operation 2447 [1/2] (2.32ns)   --->   "%skey256_1_load_13 = load i5 %skey256_1_addr_15" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2447 'load' 'skey256_1_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_263 : Operation 2448 [1/1] (0.00ns)   --->   "%skey256_1_addr_16 = getelementptr i8 %skey256_1, i64 0, i64 30" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2448 'getelementptr' 'skey256_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2449 [2/2] (2.32ns)   --->   "%skey256_1_load_14 = load i5 %skey256_1_addr_16" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2449 'load' 'skey256_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_263 : Operation 2450 [1/1] (0.00ns)   --->   "%skey256_1_addr_17 = getelementptr i8 %skey256_1, i64 0, i64 31" [clefia.c:121->clefia.c:350->clefia.c:399]   --->   Operation 2450 'getelementptr' 'skey256_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2451 [2/2] (2.32ns)   --->   "%skey256_1_load_15 = load i5 %skey256_1_addr_17" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2451 'load' 'skey256_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 264 <SV = 184> <Delay = 2.32>
ST_264 : Operation 2452 [1/1] (0.00ns)   --->   "%fout_5_addr_10 = getelementptr i8 %fout_5, i64 0, i64 10" [clefia.c:114]   --->   Operation 2452 'getelementptr' 'fout_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2453 [1/1] (0.00ns)   --->   "%fout_5_addr_11 = getelementptr i8 %fout_5, i64 0, i64 11" [clefia.c:114]   --->   Operation 2453 'getelementptr' 'fout_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2454 [1/1] (0.00ns)   --->   "%fin_5_load_37 = load i8 %fin_5_load_10_loc"   --->   Operation 2454 'load' 'fin_5_load_37' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2455 [1/1] (0.00ns)   --->   "%fin_5_load_38 = load i8 %fin_5_load_11_loc"   --->   Operation 2455 'load' 'fin_5_load_38' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2456 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_38, i5 %fout_5_addr_11" [clefia.c:117]   --->   Operation 2456 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_264 : Operation 2457 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_37, i5 %fout_5_addr_10" [clefia.c:117]   --->   Operation 2457 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_264 : Operation 2458 [1/2] (2.32ns)   --->   "%skey256_1_load_14 = load i5 %skey256_1_addr_16" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2458 'load' 'skey256_1_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_264 : Operation 2459 [1/2] (2.32ns)   --->   "%skey256_1_load_15 = load i5 %skey256_1_addr_17" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 2459 'load' 'skey256_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_264 : Operation 2460 [1/1] (0.00ns)   --->   "%skey256_1_addr_18 = getelementptr i8 %skey256_1, i64 0, i64 0" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2460 'getelementptr' 'skey256_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2461 [2/2] (2.32ns)   --->   "%skey256_1_load_16 = load i5 %skey256_1_addr_18" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2461 'load' 'skey256_1_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_264 : Operation 2462 [1/1] (0.00ns)   --->   "%skey256_1_addr_19 = getelementptr i8 %skey256_1, i64 0, i64 1" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2462 'getelementptr' 'skey256_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_264 : Operation 2463 [2/2] (2.32ns)   --->   "%skey256_1_load_17 = load i5 %skey256_1_addr_19" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2463 'load' 'skey256_1_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 265 <SV = 185> <Delay = 2.32>
ST_265 : Operation 2464 [1/1] (0.00ns)   --->   "%fout_5_addr_8 = getelementptr i8 %fout_5, i64 0, i64 8" [clefia.c:114]   --->   Operation 2464 'getelementptr' 'fout_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2465 [1/1] (0.00ns)   --->   "%fout_5_addr_9 = getelementptr i8 %fout_5, i64 0, i64 9" [clefia.c:114]   --->   Operation 2465 'getelementptr' 'fout_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2466 [1/1] (0.00ns)   --->   "%fin_5_load_35 = load i8 %fin_5_load_8_loc"   --->   Operation 2466 'load' 'fin_5_load_35' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2467 [1/1] (0.00ns)   --->   "%fin_5_load_36 = load i8 %fin_5_load_9_loc"   --->   Operation 2467 'load' 'fin_5_load_36' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2468 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_36, i5 %fout_5_addr_9" [clefia.c:117]   --->   Operation 2468 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_265 : Operation 2469 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_35, i5 %fout_5_addr_8" [clefia.c:117]   --->   Operation 2469 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_265 : Operation 2470 [1/2] (2.32ns)   --->   "%skey256_1_load_16 = load i5 %skey256_1_addr_18" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2470 'load' 'skey256_1_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_265 : Operation 2471 [1/2] (2.32ns)   --->   "%skey256_1_load_17 = load i5 %skey256_1_addr_19" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2471 'load' 'skey256_1_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_265 : Operation 2472 [1/1] (0.00ns)   --->   "%skey256_1_addr_20 = getelementptr i8 %skey256_1, i64 0, i64 2" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2472 'getelementptr' 'skey256_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2473 [2/2] (2.32ns)   --->   "%skey256_1_load_18 = load i5 %skey256_1_addr_20" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2473 'load' 'skey256_1_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_265 : Operation 2474 [1/1] (0.00ns)   --->   "%skey256_1_addr_21 = getelementptr i8 %skey256_1, i64 0, i64 3" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2474 'getelementptr' 'skey256_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 2475 [2/2] (2.32ns)   --->   "%skey256_1_load_19 = load i5 %skey256_1_addr_21" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2475 'load' 'skey256_1_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 266 <SV = 186> <Delay = 2.32>
ST_266 : Operation 2476 [1/1] (0.00ns)   --->   "%fout_5_addr_6 = getelementptr i8 %fout_5, i64 0, i64 6" [clefia.c:121]   --->   Operation 2476 'getelementptr' 'fout_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2477 [1/1] (0.00ns)   --->   "%fout_5_addr_7 = getelementptr i8 %fout_5, i64 0, i64 7" [clefia.c:121]   --->   Operation 2477 'getelementptr' 'fout_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2478 [1/1] (0.00ns)   --->   "%xor_ln124_318_loc_load = load i8 %xor_ln124_318_loc"   --->   Operation 2478 'load' 'xor_ln124_318_loc_load' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2479 [1/1] (0.00ns)   --->   "%xor_ln124_319_loc_load = load i8 %xor_ln124_319_loc"   --->   Operation 2479 'load' 'xor_ln124_319_loc_load' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2480 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_319_loc_load, i5 %fout_5_addr_7" [clefia.c:124]   --->   Operation 2480 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_266 : Operation 2481 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_318_loc_load, i5 %fout_5_addr_6" [clefia.c:124]   --->   Operation 2481 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_266 : Operation 2482 [1/2] (2.32ns)   --->   "%skey256_1_load_18 = load i5 %skey256_1_addr_20" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2482 'load' 'skey256_1_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_266 : Operation 2483 [1/2] (2.32ns)   --->   "%skey256_1_load_19 = load i5 %skey256_1_addr_21" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2483 'load' 'skey256_1_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_266 : Operation 2484 [1/1] (0.00ns)   --->   "%skey256_1_addr_22 = getelementptr i8 %skey256_1, i64 0, i64 4" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2484 'getelementptr' 'skey256_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2485 [2/2] (2.32ns)   --->   "%skey256_1_load_20 = load i5 %skey256_1_addr_22" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2485 'load' 'skey256_1_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_266 : Operation 2486 [1/1] (0.00ns)   --->   "%skey256_1_addr_23 = getelementptr i8 %skey256_1, i64 0, i64 5" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2486 'getelementptr' 'skey256_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2487 [2/2] (2.32ns)   --->   "%skey256_1_load_21 = load i5 %skey256_1_addr_23" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2487 'load' 'skey256_1_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 267 <SV = 187> <Delay = 2.32>
ST_267 : Operation 2488 [1/1] (0.00ns)   --->   "%fout_5_addr_4 = getelementptr i8 %fout_5, i64 0, i64 4" [clefia.c:121]   --->   Operation 2488 'getelementptr' 'fout_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2489 [1/1] (0.00ns)   --->   "%fout_5_addr_5 = getelementptr i8 %fout_5, i64 0, i64 5" [clefia.c:121]   --->   Operation 2489 'getelementptr' 'fout_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2490 [1/1] (0.00ns)   --->   "%xor_ln124_316_loc_load = load i8 %xor_ln124_316_loc"   --->   Operation 2490 'load' 'xor_ln124_316_loc_load' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2491 [1/1] (0.00ns)   --->   "%xor_ln124_317_loc_load = load i8 %xor_ln124_317_loc"   --->   Operation 2491 'load' 'xor_ln124_317_loc_load' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2492 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_317_loc_load, i5 %fout_5_addr_5" [clefia.c:124]   --->   Operation 2492 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_267 : Operation 2493 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_316_loc_load, i5 %fout_5_addr_4" [clefia.c:124]   --->   Operation 2493 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_267 : Operation 2494 [1/2] (2.32ns)   --->   "%skey256_1_load_20 = load i5 %skey256_1_addr_22" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2494 'load' 'skey256_1_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_267 : Operation 2495 [1/2] (2.32ns)   --->   "%skey256_1_load_21 = load i5 %skey256_1_addr_23" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2495 'load' 'skey256_1_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_267 : Operation 2496 [1/1] (0.00ns)   --->   "%skey256_1_addr_24 = getelementptr i8 %skey256_1, i64 0, i64 6" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2496 'getelementptr' 'skey256_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2497 [2/2] (2.32ns)   --->   "%skey256_1_load_22 = load i5 %skey256_1_addr_24" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2497 'load' 'skey256_1_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_267 : Operation 2498 [1/1] (0.00ns)   --->   "%skey256_1_addr_25 = getelementptr i8 %skey256_1, i64 0, i64 7" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2498 'getelementptr' 'skey256_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2499 [2/2] (2.32ns)   --->   "%skey256_1_load_23 = load i5 %skey256_1_addr_25" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2499 'load' 'skey256_1_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 268 <SV = 188> <Delay = 2.32>
ST_268 : Operation 2500 [1/1] (0.00ns)   --->   "%fout_5_addr_2 = getelementptr i8 %fout_5, i64 0, i64 2" [clefia.c:114]   --->   Operation 2500 'getelementptr' 'fout_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2501 [1/1] (0.00ns)   --->   "%fout_5_addr_3 = getelementptr i8 %fout_5, i64 0, i64 3" [clefia.c:114]   --->   Operation 2501 'getelementptr' 'fout_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2502 [1/1] (0.00ns)   --->   "%fin_5_load_33 = load i8 %fin_5_load_2_loc"   --->   Operation 2502 'load' 'fin_5_load_33' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2503 [1/1] (0.00ns)   --->   "%fin_5_load_34 = load i8 %fin_5_load_3_loc"   --->   Operation 2503 'load' 'fin_5_load_34' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2504 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_34, i5 %fout_5_addr_3" [clefia.c:117]   --->   Operation 2504 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_268 : Operation 2505 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_33, i5 %fout_5_addr_2" [clefia.c:117]   --->   Operation 2505 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_268 : Operation 2506 [1/2] (2.32ns)   --->   "%skey256_1_load_22 = load i5 %skey256_1_addr_24" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2506 'load' 'skey256_1_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_268 : Operation 2507 [1/2] (2.32ns)   --->   "%skey256_1_load_23 = load i5 %skey256_1_addr_25" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2507 'load' 'skey256_1_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_268 : Operation 2508 [1/1] (0.00ns)   --->   "%skey256_1_addr_26 = getelementptr i8 %skey256_1, i64 0, i64 8" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2508 'getelementptr' 'skey256_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2509 [2/2] (2.32ns)   --->   "%skey256_1_load_24 = load i5 %skey256_1_addr_26" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2509 'load' 'skey256_1_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_268 : Operation 2510 [1/1] (0.00ns)   --->   "%skey256_1_addr_27 = getelementptr i8 %skey256_1, i64 0, i64 9" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2510 'getelementptr' 'skey256_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2511 [2/2] (2.32ns)   --->   "%skey256_1_load_25 = load i5 %skey256_1_addr_27" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2511 'load' 'skey256_1_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 269 <SV = 189> <Delay = 2.32>
ST_269 : Operation 2512 [1/1] (0.00ns)   --->   "%fout_5_addr = getelementptr i8 %fout_5, i64 0, i64 0" [clefia.c:114]   --->   Operation 2512 'getelementptr' 'fout_5_addr' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2513 [1/1] (0.00ns)   --->   "%fout_5_addr_1 = getelementptr i8 %fout_5, i64 0, i64 1" [clefia.c:114]   --->   Operation 2513 'getelementptr' 'fout_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2514 [1/1] (0.00ns)   --->   "%fin_5_load = load i8 %fin_5_load_loc"   --->   Operation 2514 'load' 'fin_5_load' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2515 [1/1] (0.00ns)   --->   "%fin_5_load_32 = load i8 %fin_5_load_1_loc"   --->   Operation 2515 'load' 'fin_5_load_32' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2516 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load_32, i5 %fout_5_addr_1" [clefia.c:117]   --->   Operation 2516 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_269 : Operation 2517 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_5_load, i5 %fout_5_addr" [clefia.c:117]   --->   Operation 2517 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_269 : Operation 2518 [1/2] (2.32ns)   --->   "%skey256_1_load_24 = load i5 %skey256_1_addr_26" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2518 'load' 'skey256_1_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_269 : Operation 2519 [1/2] (2.32ns)   --->   "%skey256_1_load_25 = load i5 %skey256_1_addr_27" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2519 'load' 'skey256_1_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_269 : Operation 2520 [1/1] (0.00ns)   --->   "%skey256_1_addr_28 = getelementptr i8 %skey256_1, i64 0, i64 10" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2520 'getelementptr' 'skey256_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2521 [2/2] (2.32ns)   --->   "%skey256_1_load_26 = load i5 %skey256_1_addr_28" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2521 'load' 'skey256_1_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_269 : Operation 2522 [1/1] (0.00ns)   --->   "%skey256_1_addr_29 = getelementptr i8 %skey256_1, i64 0, i64 11" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2522 'getelementptr' 'skey256_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 2523 [2/2] (2.32ns)   --->   "%skey256_1_load_27 = load i5 %skey256_1_addr_29" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2523 'load' 'skey256_1_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 270 <SV = 190> <Delay = 2.32>
ST_270 : Operation 2524 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1103, i8 %fout_5, i8 %lk_2"   --->   Operation 2524 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_270 : Operation 2525 [1/2] (2.32ns)   --->   "%skey256_1_load_26 = load i5 %skey256_1_addr_28" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2525 'load' 'skey256_1_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_270 : Operation 2526 [1/2] (2.32ns)   --->   "%skey256_1_load_27 = load i5 %skey256_1_addr_29" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2526 'load' 'skey256_1_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_270 : Operation 2527 [1/1] (0.00ns)   --->   "%skey256_1_addr_30 = getelementptr i8 %skey256_1, i64 0, i64 12" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2527 'getelementptr' 'skey256_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2528 [2/2] (2.32ns)   --->   "%skey256_1_load_28 = load i5 %skey256_1_addr_30" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2528 'load' 'skey256_1_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_270 : Operation 2529 [1/1] (0.00ns)   --->   "%skey256_1_addr_31 = getelementptr i8 %skey256_1, i64 0, i64 13" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2529 'getelementptr' 'skey256_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2530 [2/2] (2.32ns)   --->   "%skey256_1_load_29 = load i5 %skey256_1_addr_31" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2530 'load' 'skey256_1_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 271 <SV = 191> <Delay = 2.32>
ST_271 : Operation 2531 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1103, i8 %fout_5, i8 %lk_2"   --->   Operation 2531 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_271 : Operation 2532 [1/2] (2.32ns)   --->   "%skey256_1_load_28 = load i5 %skey256_1_addr_30" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2532 'load' 'skey256_1_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_271 : Operation 2533 [1/2] (2.32ns)   --->   "%skey256_1_load_29 = load i5 %skey256_1_addr_31" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2533 'load' 'skey256_1_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_271 : Operation 2534 [1/1] (0.00ns)   --->   "%skey256_1_addr_32 = getelementptr i8 %skey256_1, i64 0, i64 14" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2534 'getelementptr' 'skey256_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2535 [2/2] (2.32ns)   --->   "%skey256_1_load_30 = load i5 %skey256_1_addr_32" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2535 'load' 'skey256_1_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_271 : Operation 2536 [1/1] (0.00ns)   --->   "%skey256_1_addr_33 = getelementptr i8 %skey256_1, i64 0, i64 15" [clefia.c:121->clefia.c:344->clefia.c:399]   --->   Operation 2536 'getelementptr' 'skey256_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 2537 [2/2] (2.32ns)   --->   "%skey256_1_load_31 = load i5 %skey256_1_addr_33" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2537 'load' 'skey256_1_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 272 <SV = 192> <Delay = 2.32>
ST_272 : Operation 2538 [1/2] (2.32ns)   --->   "%skey256_1_load_30 = load i5 %skey256_1_addr_32" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2538 'load' 'skey256_1_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_272 : Operation 2539 [1/2] (2.32ns)   --->   "%skey256_1_load_31 = load i5 %skey256_1_addr_33" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2539 'load' 'skey256_1_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_272 : Operation 2540 [2/2] (0.00ns)   --->   "%call_ln124 = call void @clefia_Pipeline_ClefiaKeySet192_label9105, i8 %lk_2, i8 %rk, i8 %skey256_1_load_16, i8 %skey256_1_load_17, i8 %skey256_1_load_18, i8 %skey256_1_load_19, i8 %skey256_1_load_20, i8 %skey256_1_load_21, i8 %skey256_1_load_22, i8 %skey256_1_load_23, i8 %skey256_1_load_24, i8 %skey256_1_load_25, i8 %skey256_1_load_26, i8 %skey256_1_load_27, i8 %skey256_1_load_28, i8 %skey256_1_load_29, i8 %skey256_1_load_30, i8 %skey256_1_load_31, i8 %skey256_1_load, i8 %skey256_1_load_1, i8 %skey256_1_load_2, i8 %skey256_1_load_3, i8 %skey256_1_load_4, i8 %skey256_1_load_5, i8 %skey256_1_load_6, i8 %skey256_1_load_7, i8 %skey256_1_load_8, i8 %skey256_1_load_9, i8 %skey256_1_load_10, i8 %skey256_1_load_11, i8 %skey256_1_load_12, i8 %skey256_1_load_13, i8 %skey256_1_load_14, i8 %skey256_1_load_15, i8 %con192" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2540 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 193> <Delay = 0.00>
ST_273 : Operation 2541 [1/2] (0.00ns)   --->   "%call_ln124 = call void @clefia_Pipeline_ClefiaKeySet192_label9105, i8 %lk_2, i8 %rk, i8 %skey256_1_load_16, i8 %skey256_1_load_17, i8 %skey256_1_load_18, i8 %skey256_1_load_19, i8 %skey256_1_load_20, i8 %skey256_1_load_21, i8 %skey256_1_load_22, i8 %skey256_1_load_23, i8 %skey256_1_load_24, i8 %skey256_1_load_25, i8 %skey256_1_load_26, i8 %skey256_1_load_27, i8 %skey256_1_load_28, i8 %skey256_1_load_29, i8 %skey256_1_load_30, i8 %skey256_1_load_31, i8 %skey256_1_load, i8 %skey256_1_load_1, i8 %skey256_1_load_2, i8 %skey256_1_load_3, i8 %skey256_1_load_4, i8 %skey256_1_load_5, i8 %skey256_1_load_6, i8 %skey256_1_load_7, i8 %skey256_1_load_8, i8 %skey256_1_load_9, i8 %skey256_1_load_10, i8 %skey256_1_load_11, i8 %skey256_1_load_12, i8 %skey256_1_load_13, i8 %skey256_1_load_14, i8 %skey256_1_load_15, i8 %con192" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 2541 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 274 <SV = 194> <Delay = 0.00>
ST_274 : Operation 2542 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2106, i8 %skey256_1, i8 %rk"   --->   Operation 2542 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 275 <SV = 195> <Delay = 1.82>
ST_275 : Operation 2543 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2106, i8 %skey256_1, i8 %rk"   --->   Operation 2543 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_275 : Operation 2544 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit11"   --->   Operation 2544 'br' 'br_ln0' <Predicate = true> <Delay = 1.82>

State 276 <SV = 167> <Delay = 0.00>
ST_276 : Operation 2545 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label172, i8 %fin_4, i8 %skey"   --->   Operation 2545 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 277 <SV = 168> <Delay = 0.00>
ST_277 : Operation 2546 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label373, i8 %fin_4, i8 %fin_4_load_loc, i8 %fin_4_load_1_loc, i8 %fin_4_load_2_loc, i8 %fin_4_load_3_loc, i8 %xor_ln124_268_loc, i8 %xor_ln124_269_loc, i8 %xor_ln124_270_loc, i8 %xor_ln124_271_loc, i8 %fin_4_load_8_loc, i8 %fin_4_load_9_loc, i8 %fin_4_load_10_loc, i8 %fin_4_load_11_loc, i8 %xor_ln124_276_loc, i8 %xor_ln124_277_loc, i8 %xor_ln124_278_loc, i8 %xor_ln124_279_loc, i8 %con128, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2546 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_277 : Operation 2547 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label175, i8 %rk, i8 %skey"   --->   Operation 2547 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 278 <SV = 169> <Delay = 0.00>
ST_278 : Operation 2548 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ClefiaGfn4_label373, i8 %fin_4, i8 %fin_4_load_loc, i8 %fin_4_load_1_loc, i8 %fin_4_load_2_loc, i8 %fin_4_load_3_loc, i8 %xor_ln124_268_loc, i8 %xor_ln124_269_loc, i8 %xor_ln124_270_loc, i8 %xor_ln124_271_loc, i8 %fin_4_load_8_loc, i8 %fin_4_load_9_loc, i8 %fin_4_load_10_loc, i8 %fin_4_load_11_loc, i8 %xor_ln124_276_loc, i8 %xor_ln124_277_loc, i8 %xor_ln124_278_loc, i8 %xor_ln124_279_loc, i8 %con128, i8 %clefia_s0, i8 %clefia_s1"   --->   Operation 2548 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_278 : Operation 2549 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label175, i8 %rk, i8 %skey"   --->   Operation 2549 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 279 <SV = 170> <Delay = 2.32>
ST_279 : Operation 2550 [1/1] (0.00ns)   --->   "%fout_4_addr_14 = getelementptr i8 %fout_4, i64 0, i64 14" [clefia.c:121]   --->   Operation 2550 'getelementptr' 'fout_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2551 [1/1] (0.00ns)   --->   "%fout_4_addr_15 = getelementptr i8 %fout_4, i64 0, i64 15" [clefia.c:121]   --->   Operation 2551 'getelementptr' 'fout_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2552 [1/1] (0.00ns)   --->   "%xor_ln124_278_loc_load = load i8 %xor_ln124_278_loc"   --->   Operation 2552 'load' 'xor_ln124_278_loc_load' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2553 [1/1] (0.00ns)   --->   "%xor_ln124_279_loc_load = load i8 %xor_ln124_279_loc"   --->   Operation 2553 'load' 'xor_ln124_279_loc_load' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 2554 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_279_loc_load, i4 %fout_4_addr_15" [clefia.c:124]   --->   Operation 2554 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_279 : Operation 2555 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_278_loc_load, i4 %fout_4_addr_14" [clefia.c:124]   --->   Operation 2555 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 280 <SV = 171> <Delay = 2.32>
ST_280 : Operation 2556 [1/1] (0.00ns)   --->   "%fout_4_addr_12 = getelementptr i8 %fout_4, i64 0, i64 12" [clefia.c:121]   --->   Operation 2556 'getelementptr' 'fout_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2557 [1/1] (0.00ns)   --->   "%fout_4_addr_13 = getelementptr i8 %fout_4, i64 0, i64 13" [clefia.c:121]   --->   Operation 2557 'getelementptr' 'fout_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2558 [1/1] (0.00ns)   --->   "%xor_ln124_276_loc_load = load i8 %xor_ln124_276_loc"   --->   Operation 2558 'load' 'xor_ln124_276_loc_load' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2559 [1/1] (0.00ns)   --->   "%xor_ln124_277_loc_load = load i8 %xor_ln124_277_loc"   --->   Operation 2559 'load' 'xor_ln124_277_loc_load' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 2560 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_277_loc_load, i4 %fout_4_addr_13" [clefia.c:124]   --->   Operation 2560 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_280 : Operation 2561 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_276_loc_load, i4 %fout_4_addr_12" [clefia.c:124]   --->   Operation 2561 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 281 <SV = 172> <Delay = 2.32>
ST_281 : Operation 2562 [1/1] (0.00ns)   --->   "%fout_4_addr_10 = getelementptr i8 %fout_4, i64 0, i64 10" [clefia.c:114]   --->   Operation 2562 'getelementptr' 'fout_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2563 [1/1] (0.00ns)   --->   "%fout_4_addr_11 = getelementptr i8 %fout_4, i64 0, i64 11" [clefia.c:114]   --->   Operation 2563 'getelementptr' 'fout_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2564 [1/1] (0.00ns)   --->   "%fin_4_load_21 = load i8 %fin_4_load_10_loc"   --->   Operation 2564 'load' 'fin_4_load_21' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2565 [1/1] (0.00ns)   --->   "%fin_4_load_22 = load i8 %fin_4_load_11_loc"   --->   Operation 2565 'load' 'fin_4_load_22' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 2566 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_22, i4 %fout_4_addr_11" [clefia.c:117]   --->   Operation 2566 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_281 : Operation 2567 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_21, i4 %fout_4_addr_10" [clefia.c:117]   --->   Operation 2567 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 282 <SV = 173> <Delay = 2.32>
ST_282 : Operation 2568 [1/1] (0.00ns)   --->   "%fout_4_addr_8 = getelementptr i8 %fout_4, i64 0, i64 8" [clefia.c:114]   --->   Operation 2568 'getelementptr' 'fout_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2569 [1/1] (0.00ns)   --->   "%fout_4_addr_9 = getelementptr i8 %fout_4, i64 0, i64 9" [clefia.c:114]   --->   Operation 2569 'getelementptr' 'fout_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2570 [1/1] (0.00ns)   --->   "%fin_4_load_19 = load i8 %fin_4_load_8_loc"   --->   Operation 2570 'load' 'fin_4_load_19' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2571 [1/1] (0.00ns)   --->   "%fin_4_load_20 = load i8 %fin_4_load_9_loc"   --->   Operation 2571 'load' 'fin_4_load_20' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2572 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_20, i4 %fout_4_addr_9" [clefia.c:117]   --->   Operation 2572 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_282 : Operation 2573 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_19, i4 %fout_4_addr_8" [clefia.c:117]   --->   Operation 2573 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 283 <SV = 174> <Delay = 2.32>
ST_283 : Operation 2574 [1/1] (0.00ns)   --->   "%fout_4_addr_6 = getelementptr i8 %fout_4, i64 0, i64 6" [clefia.c:121]   --->   Operation 2574 'getelementptr' 'fout_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2575 [1/1] (0.00ns)   --->   "%fout_4_addr_7 = getelementptr i8 %fout_4, i64 0, i64 7" [clefia.c:121]   --->   Operation 2575 'getelementptr' 'fout_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2576 [1/1] (0.00ns)   --->   "%xor_ln124_270_loc_load = load i8 %xor_ln124_270_loc"   --->   Operation 2576 'load' 'xor_ln124_270_loc_load' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2577 [1/1] (0.00ns)   --->   "%xor_ln124_271_loc_load = load i8 %xor_ln124_271_loc"   --->   Operation 2577 'load' 'xor_ln124_271_loc_load' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2578 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_271_loc_load, i4 %fout_4_addr_7" [clefia.c:124]   --->   Operation 2578 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_283 : Operation 2579 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_270_loc_load, i4 %fout_4_addr_6" [clefia.c:124]   --->   Operation 2579 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 284 <SV = 175> <Delay = 2.32>
ST_284 : Operation 2580 [1/1] (0.00ns)   --->   "%fout_4_addr_4 = getelementptr i8 %fout_4, i64 0, i64 4" [clefia.c:121]   --->   Operation 2580 'getelementptr' 'fout_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2581 [1/1] (0.00ns)   --->   "%fout_4_addr_5 = getelementptr i8 %fout_4, i64 0, i64 5" [clefia.c:121]   --->   Operation 2581 'getelementptr' 'fout_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2582 [1/1] (0.00ns)   --->   "%xor_ln124_268_loc_load = load i8 %xor_ln124_268_loc"   --->   Operation 2582 'load' 'xor_ln124_268_loc_load' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2583 [1/1] (0.00ns)   --->   "%xor_ln124_269_loc_load = load i8 %xor_ln124_269_loc"   --->   Operation 2583 'load' 'xor_ln124_269_loc_load' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 2584 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_269_loc_load, i4 %fout_4_addr_5" [clefia.c:124]   --->   Operation 2584 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_284 : Operation 2585 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_268_loc_load, i4 %fout_4_addr_4" [clefia.c:124]   --->   Operation 2585 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 285 <SV = 176> <Delay = 2.32>
ST_285 : Operation 2586 [1/1] (0.00ns)   --->   "%fout_4_addr_2 = getelementptr i8 %fout_4, i64 0, i64 2" [clefia.c:114]   --->   Operation 2586 'getelementptr' 'fout_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2587 [1/1] (0.00ns)   --->   "%fout_4_addr_3 = getelementptr i8 %fout_4, i64 0, i64 3" [clefia.c:114]   --->   Operation 2587 'getelementptr' 'fout_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2588 [1/1] (0.00ns)   --->   "%fin_4_load_17 = load i8 %fin_4_load_2_loc"   --->   Operation 2588 'load' 'fin_4_load_17' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2589 [1/1] (0.00ns)   --->   "%fin_4_load_18 = load i8 %fin_4_load_3_loc"   --->   Operation 2589 'load' 'fin_4_load_18' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2590 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_18, i4 %fout_4_addr_3" [clefia.c:117]   --->   Operation 2590 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_285 : Operation 2591 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_17, i4 %fout_4_addr_2" [clefia.c:117]   --->   Operation 2591 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 286 <SV = 177> <Delay = 2.32>
ST_286 : Operation 2592 [1/1] (0.00ns)   --->   "%fout_4_addr = getelementptr i8 %fout_4, i64 0, i64 0" [clefia.c:114]   --->   Operation 2592 'getelementptr' 'fout_4_addr' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2593 [1/1] (0.00ns)   --->   "%fout_4_addr_1 = getelementptr i8 %fout_4, i64 0, i64 1" [clefia.c:114]   --->   Operation 2593 'getelementptr' 'fout_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2594 [1/1] (0.00ns)   --->   "%fin_4_load = load i8 %fin_4_load_loc"   --->   Operation 2594 'load' 'fin_4_load' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2595 [1/1] (0.00ns)   --->   "%fin_4_load_16 = load i8 %fin_4_load_1_loc"   --->   Operation 2595 'load' 'fin_4_load_16' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2596 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load_16, i4 %fout_4_addr_1" [clefia.c:117]   --->   Operation 2596 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_286 : Operation 2597 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_4_load, i4 %fout_4_addr" [clefia.c:117]   --->   Operation 2597 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 287 <SV = 178> <Delay = 0.00>
ST_287 : Operation 2598 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label174, i8 %fout_4, i8 %lk_3"   --->   Operation 2598 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 288 <SV = 179> <Delay = 0.00>
ST_288 : Operation 2599 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label174, i8 %fout_4, i8 %lk_3"   --->   Operation 2599 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 289 <SV = 180> <Delay = 0.00>
ST_289 : Operation 2600 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label276, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2600 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 290 <SV = 181> <Delay = 0.00>
ST_290 : Operation 2601 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label276, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2601 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 182> <Delay = 2.32>
ST_291 : Operation 2602 [1/1] (0.00ns)   --->   "%lk_3_addr_15 = getelementptr i8 %lk_3, i64 0, i64 0" [clefia.c:305->clefia.c:396]   --->   Operation 2602 'getelementptr' 'lk_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 2603 [2/2] (2.32ns)   --->   "%lk_3_load_135 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2603 'load' 'lk_3_load_135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 292 <SV = 183> <Delay = 2.32>
ST_292 : Operation 2604 [1/2] (2.32ns)   --->   "%lk_3_load_135 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2604 'load' 'lk_3_load_135' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_292 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln246_13 = trunc i8 %lk_3_load_135" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2605 'trunc' 'trunc_ln246_13' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2606 [1/1] (0.00ns)   --->   "%lk_3_addr = getelementptr i8 %lk_3, i64 0, i64 1" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2606 'getelementptr' 'lk_3_addr' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2607 [2/2] (2.32ns)   --->   "%lk_3_load = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2607 'load' 'lk_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_292 : Operation 2608 [1/1] (0.00ns)   --->   "%lk_3_addr_1 = getelementptr i8 %lk_3, i64 0, i64 2" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2608 'getelementptr' 'lk_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2609 [2/2] (2.32ns)   --->   "%lk_3_load_1 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2609 'load' 'lk_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_292 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_135, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2610 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 293 <SV = 184> <Delay = 4.64>
ST_293 : Operation 2611 [1/2] (2.32ns)   --->   "%lk_3_load = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2611 'load' 'lk_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_293 : Operation 2612 [1/1] (0.00ns)   --->   "%lshr_ln246_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2612 'partselect' 'lshr_ln246_7' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2613 [1/1] (0.00ns)   --->   "%or_ln246_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_13, i7 %lshr_ln246_7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2613 'bitconcatenate' 'or_ln246_7' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2614 [1/1] (0.00ns)   --->   "%t_9_addr = getelementptr i8 %t_9, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2614 'getelementptr' 't_9_addr' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2615 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_7, i4 %t_9_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2615 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_293 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln247_13 = trunc i8 %lk_3_load" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2616 'trunc' 'trunc_ln247_13' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2617 [1/2] (2.32ns)   --->   "%lk_3_load_1 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2617 'load' 'lk_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_293 : Operation 2618 [1/1] (0.00ns)   --->   "%lshr_ln247_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_1, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2618 'partselect' 'lshr_ln247_7' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2619 [1/1] (0.00ns)   --->   "%or_ln247_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_13, i7 %lshr_ln247_7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2619 'bitconcatenate' 'or_ln247_7' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2620 [1/1] (0.00ns)   --->   "%t_9_addr_1 = getelementptr i8 %t_9, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2620 'getelementptr' 't_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2621 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_7, i4 %t_9_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2621 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_293 : Operation 2622 [1/1] (0.00ns)   --->   "%trunc_ln248_13 = trunc i8 %lk_3_load_1" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2622 'trunc' 'trunc_ln248_13' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2623 [1/1] (0.00ns)   --->   "%lk_3_addr_2 = getelementptr i8 %lk_3, i64 0, i64 3" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2623 'getelementptr' 'lk_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2624 [2/2] (2.32ns)   --->   "%lk_3_load_2 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2624 'load' 'lk_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_293 : Operation 2625 [1/1] (0.00ns)   --->   "%lk_3_addr_3 = getelementptr i8 %lk_3, i64 0, i64 4" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2625 'getelementptr' 'lk_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2626 [2/2] (2.32ns)   --->   "%lk_3_load_3 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2626 'load' 'lk_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 294 <SV = 185> <Delay = 4.64>
ST_294 : Operation 2627 [1/2] (2.32ns)   --->   "%lk_3_load_2 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2627 'load' 'lk_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_294 : Operation 2628 [1/1] (0.00ns)   --->   "%lshr_ln248_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_2, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2628 'partselect' 'lshr_ln248_7' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2629 [1/1] (0.00ns)   --->   "%or_ln248_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_13, i7 %lshr_ln248_7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2629 'bitconcatenate' 'or_ln248_7' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2630 [1/1] (0.00ns)   --->   "%t_9_addr_2 = getelementptr i8 %t_9, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2630 'getelementptr' 't_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2631 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_7, i4 %t_9_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2631 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_294 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln249_13 = trunc i8 %lk_3_load_2" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2632 'trunc' 'trunc_ln249_13' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2633 [1/2] (2.32ns)   --->   "%lk_3_load_3 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2633 'load' 'lk_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_294 : Operation 2634 [1/1] (0.00ns)   --->   "%lshr_ln249_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_3, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2634 'partselect' 'lshr_ln249_7' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2635 [1/1] (0.00ns)   --->   "%or_ln249_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_13, i7 %lshr_ln249_7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2635 'bitconcatenate' 'or_ln249_7' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2636 [1/1] (0.00ns)   --->   "%t_9_addr_3 = getelementptr i8 %t_9, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2636 'getelementptr' 't_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2637 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_7, i4 %t_9_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2637 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_294 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln250_13 = trunc i8 %lk_3_load_3" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2638 'trunc' 'trunc_ln250_13' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2639 [1/1] (0.00ns)   --->   "%lk_3_addr_4 = getelementptr i8 %lk_3, i64 0, i64 5" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2639 'getelementptr' 'lk_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2640 [2/2] (2.32ns)   --->   "%lk_3_load_4 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2640 'load' 'lk_3_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_294 : Operation 2641 [1/1] (0.00ns)   --->   "%lk_3_addr_5 = getelementptr i8 %lk_3, i64 0, i64 6" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2641 'getelementptr' 'lk_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2642 [2/2] (2.32ns)   --->   "%lk_3_load_5 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2642 'load' 'lk_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 295 <SV = 186> <Delay = 4.64>
ST_295 : Operation 2643 [1/2] (2.32ns)   --->   "%lk_3_load_4 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2643 'load' 'lk_3_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_295 : Operation 2644 [1/1] (0.00ns)   --->   "%lshr_ln250_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_4, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2644 'partselect' 'lshr_ln250_7' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2645 [1/1] (0.00ns)   --->   "%or_ln250_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_13, i7 %lshr_ln250_7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2645 'bitconcatenate' 'or_ln250_7' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2646 [1/1] (0.00ns)   --->   "%t_9_addr_4 = getelementptr i8 %t_9, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2646 'getelementptr' 't_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2647 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_7, i4 %t_9_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2647 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_295 : Operation 2648 [1/1] (0.00ns)   --->   "%trunc_ln251_13 = trunc i8 %lk_3_load_4" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2648 'trunc' 'trunc_ln251_13' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2649 [1/2] (2.32ns)   --->   "%lk_3_load_5 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2649 'load' 'lk_3_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_295 : Operation 2650 [1/1] (0.00ns)   --->   "%lshr_ln251_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_5, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2650 'partselect' 'lshr_ln251_7' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2651 [1/1] (0.00ns)   --->   "%or_ln251_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_13, i7 %lshr_ln251_7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2651 'bitconcatenate' 'or_ln251_7' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2652 [1/1] (0.00ns)   --->   "%t_9_addr_5 = getelementptr i8 %t_9, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2652 'getelementptr' 't_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2653 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_7, i4 %t_9_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2653 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_295 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln252_13 = trunc i8 %lk_3_load_5" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2654 'trunc' 'trunc_ln252_13' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2655 [1/1] (0.00ns)   --->   "%lk_3_addr_6 = getelementptr i8 %lk_3, i64 0, i64 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2655 'getelementptr' 'lk_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2656 [2/2] (2.32ns)   --->   "%lk_3_load_6 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2656 'load' 'lk_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_295 : Operation 2657 [1/1] (0.00ns)   --->   "%lk_3_addr_7 = getelementptr i8 %lk_3, i64 0, i64 15" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2657 'getelementptr' 'lk_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_295 : Operation 2658 [2/2] (2.32ns)   --->   "%lk_3_load_7 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2658 'load' 'lk_3_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 296 <SV = 187> <Delay = 4.64>
ST_296 : Operation 2659 [1/2] (2.32ns)   --->   "%lk_3_load_6 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2659 'load' 'lk_3_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2660 [1/1] (0.00ns)   --->   "%lshr_ln252_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_6, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2660 'partselect' 'lshr_ln252_7' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2661 [1/1] (0.00ns)   --->   "%or_ln252_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_13, i7 %lshr_ln252_7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2661 'bitconcatenate' 'or_ln252_7' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2662 [1/1] (0.00ns)   --->   "%t_9_addr_6 = getelementptr i8 %t_9, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2662 'getelementptr' 't_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2663 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_7, i4 %t_9_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2663 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2664 [1/2] (2.32ns)   --->   "%lk_3_load_7 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2664 'load' 'lk_3_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2665 [1/1] (0.00ns)   --->   "%trunc_ln253_22 = trunc i8 %lk_3_load_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2665 'trunc' 'trunc_ln253_22' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2666 [1/1] (0.00ns)   --->   "%trunc_ln253_23 = trunc i8 %lk_3_load_6" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2666 'trunc' 'trunc_ln253_23' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2667 [1/1] (0.00ns)   --->   "%or_ln253_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_23, i7 %trunc_ln253_22" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2667 'bitconcatenate' 'or_ln253_7' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2668 [1/1] (0.00ns)   --->   "%t_9_addr_7 = getelementptr i8 %t_9, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2668 'getelementptr' 't_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2669 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_7, i4 %t_9_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2669 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2670 [1/1] (0.00ns)   --->   "%lk_3_addr_8 = getelementptr i8 %lk_3, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2670 'getelementptr' 'lk_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2671 [2/2] (2.32ns)   --->   "%lk_3_load_8 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2671 'load' 'lk_3_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2672 [1/1] (0.00ns)   --->   "%lk_3_addr_9 = getelementptr i8 %lk_3, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2672 'getelementptr' 'lk_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 2673 [2/2] (2.32ns)   --->   "%lk_3_load_9 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2673 'load' 'lk_3_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_296 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_7, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2674 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>

State 297 <SV = 188> <Delay = 4.64>
ST_297 : Operation 2675 [1/2] (2.32ns)   --->   "%lk_3_load_8 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2675 'load' 'lk_3_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_297 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_8, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2676 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2677 [1/1] (0.00ns)   --->   "%or_ln255_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_22, i1 %tmp_615" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2677 'bitconcatenate' 'or_ln255_7' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2678 [1/1] (0.00ns)   --->   "%t_9_addr_8 = getelementptr i8 %t_9, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2678 'getelementptr' 't_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2679 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_7, i4 %t_9_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2679 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_297 : Operation 2680 [1/2] (2.32ns)   --->   "%lk_3_load_9 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2680 'load' 'lk_3_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_297 : Operation 2681 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_9, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2681 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln256_13 = trunc i8 %lk_3_load_8" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2682 'trunc' 'trunc_ln256_13' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2683 [1/1] (0.00ns)   --->   "%or_ln256_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_13, i1 %tmp_616" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2683 'bitconcatenate' 'or_ln256_7' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2684 [1/1] (0.00ns)   --->   "%t_9_addr_9 = getelementptr i8 %t_9, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2684 'getelementptr' 't_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2685 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_7, i4 %t_9_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2685 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_297 : Operation 2686 [1/1] (0.00ns)   --->   "%lk_3_addr_10 = getelementptr i8 %lk_3, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2686 'getelementptr' 'lk_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2687 [2/2] (2.32ns)   --->   "%lk_3_load_10 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2687 'load' 'lk_3_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_297 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln257_13 = trunc i8 %lk_3_load_9" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2688 'trunc' 'trunc_ln257_13' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2689 [1/1] (0.00ns)   --->   "%lk_3_addr_11 = getelementptr i8 %lk_3, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2689 'getelementptr' 'lk_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 2690 [2/2] (2.32ns)   --->   "%lk_3_load_11 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2690 'load' 'lk_3_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 298 <SV = 189> <Delay = 4.64>
ST_298 : Operation 2691 [1/2] (2.32ns)   --->   "%lk_3_load_10 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2691 'load' 'lk_3_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_298 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_10, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2692 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2693 [1/1] (0.00ns)   --->   "%or_ln257_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_13, i1 %tmp_617" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2693 'bitconcatenate' 'or_ln257_7' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2694 [1/1] (0.00ns)   --->   "%t_9_addr_10 = getelementptr i8 %t_9, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2694 'getelementptr' 't_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2695 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_7, i4 %t_9_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2695 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_298 : Operation 2696 [1/2] (2.32ns)   --->   "%lk_3_load_11 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2696 'load' 'lk_3_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_298 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_11, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2697 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2698 [1/1] (0.00ns)   --->   "%trunc_ln258_13 = trunc i8 %lk_3_load_10" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2698 'trunc' 'trunc_ln258_13' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2699 [1/1] (0.00ns)   --->   "%or_ln258_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_13, i1 %tmp_618" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2699 'bitconcatenate' 'or_ln258_7' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2700 [1/1] (0.00ns)   --->   "%t_9_addr_11 = getelementptr i8 %t_9, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2700 'getelementptr' 't_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2701 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_7, i4 %t_9_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2701 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_298 : Operation 2702 [1/1] (0.00ns)   --->   "%lk_3_addr_12 = getelementptr i8 %lk_3, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2702 'getelementptr' 'lk_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2703 [2/2] (2.32ns)   --->   "%lk_3_load_12 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2703 'load' 'lk_3_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_298 : Operation 2704 [1/1] (0.00ns)   --->   "%trunc_ln259_13 = trunc i8 %lk_3_load_11" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2704 'trunc' 'trunc_ln259_13' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2705 [1/1] (0.00ns)   --->   "%lk_3_addr_13 = getelementptr i8 %lk_3, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2705 'getelementptr' 'lk_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 2706 [2/2] (2.32ns)   --->   "%lk_3_load_13 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2706 'load' 'lk_3_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 299 <SV = 190> <Delay = 4.64>
ST_299 : Operation 2707 [1/2] (2.32ns)   --->   "%lk_3_load_12 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2707 'load' 'lk_3_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_299 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_12, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2708 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2709 [1/1] (0.00ns)   --->   "%or_ln259_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_13, i1 %tmp_619" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2709 'bitconcatenate' 'or_ln259_7' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2710 [1/1] (0.00ns)   --->   "%t_9_addr_12 = getelementptr i8 %t_9, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2710 'getelementptr' 't_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2711 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_7, i4 %t_9_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2711 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_299 : Operation 2712 [1/2] (2.32ns)   --->   "%lk_3_load_13 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2712 'load' 'lk_3_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_299 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_13, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2713 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln260_13 = trunc i8 %lk_3_load_12" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2714 'trunc' 'trunc_ln260_13' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2715 [1/1] (0.00ns)   --->   "%or_ln260_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_13, i1 %tmp_620" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2715 'bitconcatenate' 'or_ln260_7' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2716 [1/1] (0.00ns)   --->   "%t_9_addr_13 = getelementptr i8 %t_9, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2716 'getelementptr' 't_9_addr_13' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2717 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_7, i4 %t_9_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2717 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_299 : Operation 2718 [1/1] (0.00ns)   --->   "%lk_3_addr_14 = getelementptr i8 %lk_3, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2718 'getelementptr' 'lk_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 2719 [2/2] (2.32ns)   --->   "%lk_3_load_14 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2719 'load' 'lk_3_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_299 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln261_13 = trunc i8 %lk_3_load_13" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2720 'trunc' 'trunc_ln261_13' <Predicate = true> <Delay = 0.00>

State 300 <SV = 191> <Delay = 4.64>
ST_300 : Operation 2721 [1/2] (2.32ns)   --->   "%lk_3_load_14 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2721 'load' 'lk_3_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_300 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_14, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2722 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2723 [1/1] (0.00ns)   --->   "%or_ln261_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_13, i1 %tmp_621" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2723 'bitconcatenate' 'or_ln261_7' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2724 [1/1] (0.00ns)   --->   "%t_9_addr_14 = getelementptr i8 %t_9, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2724 'getelementptr' 't_9_addr_14' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2725 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_7, i4 %t_9_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2725 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_300 : Operation 2726 [1/1] (0.00ns)   --->   "%trunc_ln262_13 = trunc i8 %lk_3_load_14" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2726 'trunc' 'trunc_ln262_13' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2727 [1/1] (0.00ns)   --->   "%or_ln262_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_13, i1 %tmp_622" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2727 'bitconcatenate' 'or_ln262_7' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2728 [1/1] (0.00ns)   --->   "%t_9_addr_15 = getelementptr i8 %t_9, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2728 'getelementptr' 't_9_addr_15' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 2729 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_7, i4 %t_9_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2729 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 301 <SV = 192> <Delay = 0.00>
ST_301 : Operation 2730 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label177, i8 %t_9, i8 %lk_3"   --->   Operation 2730 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 193> <Delay = 0.00>
ST_302 : Operation 2731 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label177, i8 %t_9, i8 %lk_3"   --->   Operation 2731 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 303 <SV = 194> <Delay = 0.00>
ST_303 : Operation 2732 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label278, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2732 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 195> <Delay = 0.00>
ST_304 : Operation 2733 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label278, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2733 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 196> <Delay = 2.32>
ST_305 : Operation 2734 [2/2] (2.32ns)   --->   "%lk_3_load_136 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2734 'load' 'lk_3_load_136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 306 <SV = 197> <Delay = 2.32>
ST_306 : Operation 2735 [1/2] (2.32ns)   --->   "%lk_3_load_136 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2735 'load' 'lk_3_load_136' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_306 : Operation 2736 [1/1] (0.00ns)   --->   "%trunc_ln246_14 = trunc i8 %lk_3_load_136" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2736 'trunc' 'trunc_ln246_14' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 2737 [2/2] (2.32ns)   --->   "%lk_3_load_15 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2737 'load' 'lk_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_306 : Operation 2738 [2/2] (2.32ns)   --->   "%lk_3_load_16 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2738 'load' 'lk_3_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_306 : Operation 2739 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_136, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2739 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 307 <SV = 198> <Delay = 4.64>
ST_307 : Operation 2740 [1/2] (2.32ns)   --->   "%lk_3_load_15 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2740 'load' 'lk_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_307 : Operation 2741 [1/1] (0.00ns)   --->   "%lshr_ln246_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_15, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2741 'partselect' 'lshr_ln246_8' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2742 [1/1] (0.00ns)   --->   "%or_ln246_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_14, i7 %lshr_ln246_8" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2742 'bitconcatenate' 'or_ln246_8' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2743 [1/1] (0.00ns)   --->   "%t_10_addr = getelementptr i8 %t_10, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2743 'getelementptr' 't_10_addr' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2744 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_8, i4 %t_10_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2744 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_307 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln247_14 = trunc i8 %lk_3_load_15" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2745 'trunc' 'trunc_ln247_14' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2746 [1/2] (2.32ns)   --->   "%lk_3_load_16 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2746 'load' 'lk_3_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_307 : Operation 2747 [1/1] (0.00ns)   --->   "%lshr_ln247_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_16, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2747 'partselect' 'lshr_ln247_8' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2748 [1/1] (0.00ns)   --->   "%or_ln247_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_14, i7 %lshr_ln247_8" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2748 'bitconcatenate' 'or_ln247_8' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2749 [1/1] (0.00ns)   --->   "%t_10_addr_1 = getelementptr i8 %t_10, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2749 'getelementptr' 't_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2750 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_8, i4 %t_10_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2750 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_307 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln248_14 = trunc i8 %lk_3_load_16" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2751 'trunc' 'trunc_ln248_14' <Predicate = true> <Delay = 0.00>
ST_307 : Operation 2752 [2/2] (2.32ns)   --->   "%lk_3_load_17 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2752 'load' 'lk_3_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_307 : Operation 2753 [2/2] (2.32ns)   --->   "%lk_3_load_18 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2753 'load' 'lk_3_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 308 <SV = 199> <Delay = 4.64>
ST_308 : Operation 2754 [1/2] (2.32ns)   --->   "%lk_3_load_17 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2754 'load' 'lk_3_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_308 : Operation 2755 [1/1] (0.00ns)   --->   "%lshr_ln248_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_17, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2755 'partselect' 'lshr_ln248_8' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2756 [1/1] (0.00ns)   --->   "%or_ln248_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_14, i7 %lshr_ln248_8" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2756 'bitconcatenate' 'or_ln248_8' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2757 [1/1] (0.00ns)   --->   "%t_10_addr_2 = getelementptr i8 %t_10, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2757 'getelementptr' 't_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2758 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_8, i4 %t_10_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2758 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_308 : Operation 2759 [1/1] (0.00ns)   --->   "%trunc_ln249_14 = trunc i8 %lk_3_load_17" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2759 'trunc' 'trunc_ln249_14' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2760 [1/2] (2.32ns)   --->   "%lk_3_load_18 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2760 'load' 'lk_3_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_308 : Operation 2761 [1/1] (0.00ns)   --->   "%lshr_ln249_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_18, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2761 'partselect' 'lshr_ln249_8' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2762 [1/1] (0.00ns)   --->   "%or_ln249_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_14, i7 %lshr_ln249_8" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2762 'bitconcatenate' 'or_ln249_8' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2763 [1/1] (0.00ns)   --->   "%t_10_addr_3 = getelementptr i8 %t_10, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2763 'getelementptr' 't_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2764 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_8, i4 %t_10_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2764 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_308 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln250_14 = trunc i8 %lk_3_load_18" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2765 'trunc' 'trunc_ln250_14' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 2766 [2/2] (2.32ns)   --->   "%lk_3_load_19 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2766 'load' 'lk_3_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_308 : Operation 2767 [2/2] (2.32ns)   --->   "%lk_3_load_20 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2767 'load' 'lk_3_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 309 <SV = 200> <Delay = 4.64>
ST_309 : Operation 2768 [1/2] (2.32ns)   --->   "%lk_3_load_19 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2768 'load' 'lk_3_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_309 : Operation 2769 [1/1] (0.00ns)   --->   "%lshr_ln250_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_19, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2769 'partselect' 'lshr_ln250_8' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2770 [1/1] (0.00ns)   --->   "%or_ln250_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_14, i7 %lshr_ln250_8" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2770 'bitconcatenate' 'or_ln250_8' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2771 [1/1] (0.00ns)   --->   "%t_10_addr_4 = getelementptr i8 %t_10, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2771 'getelementptr' 't_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2772 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_8, i4 %t_10_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2772 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_309 : Operation 2773 [1/1] (0.00ns)   --->   "%trunc_ln251_14 = trunc i8 %lk_3_load_19" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2773 'trunc' 'trunc_ln251_14' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2774 [1/2] (2.32ns)   --->   "%lk_3_load_20 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2774 'load' 'lk_3_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_309 : Operation 2775 [1/1] (0.00ns)   --->   "%lshr_ln251_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_20, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2775 'partselect' 'lshr_ln251_8' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2776 [1/1] (0.00ns)   --->   "%or_ln251_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_14, i7 %lshr_ln251_8" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2776 'bitconcatenate' 'or_ln251_8' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2777 [1/1] (0.00ns)   --->   "%t_10_addr_5 = getelementptr i8 %t_10, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2777 'getelementptr' 't_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2778 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_8, i4 %t_10_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2778 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_309 : Operation 2779 [1/1] (0.00ns)   --->   "%trunc_ln252_14 = trunc i8 %lk_3_load_20" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2779 'trunc' 'trunc_ln252_14' <Predicate = true> <Delay = 0.00>
ST_309 : Operation 2780 [2/2] (2.32ns)   --->   "%lk_3_load_21 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2780 'load' 'lk_3_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_309 : Operation 2781 [2/2] (2.32ns)   --->   "%lk_3_load_22 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2781 'load' 'lk_3_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 310 <SV = 201> <Delay = 4.64>
ST_310 : Operation 2782 [1/2] (2.32ns)   --->   "%lk_3_load_21 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2782 'load' 'lk_3_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2783 [1/1] (0.00ns)   --->   "%lshr_ln252_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_21, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2783 'partselect' 'lshr_ln252_8' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2784 [1/1] (0.00ns)   --->   "%or_ln252_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_14, i7 %lshr_ln252_8" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2784 'bitconcatenate' 'or_ln252_8' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2785 [1/1] (0.00ns)   --->   "%t_10_addr_6 = getelementptr i8 %t_10, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2785 'getelementptr' 't_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2786 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_8, i4 %t_10_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2786 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2787 [1/2] (2.32ns)   --->   "%lk_3_load_22 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2787 'load' 'lk_3_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln253_24 = trunc i8 %lk_3_load_22" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2788 'trunc' 'trunc_ln253_24' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2789 [1/1] (0.00ns)   --->   "%trunc_ln253_25 = trunc i8 %lk_3_load_21" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2789 'trunc' 'trunc_ln253_25' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2790 [1/1] (0.00ns)   --->   "%or_ln253_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_25, i7 %trunc_ln253_24" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2790 'bitconcatenate' 'or_ln253_8' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2791 [1/1] (0.00ns)   --->   "%t_10_addr_7 = getelementptr i8 %t_10, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2791 'getelementptr' 't_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 2792 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_8, i4 %t_10_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2792 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2793 [2/2] (2.32ns)   --->   "%lk_3_load_23 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2793 'load' 'lk_3_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2794 [2/2] (2.32ns)   --->   "%lk_3_load_24 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2794 'load' 'lk_3_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_310 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_22, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2795 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>

State 311 <SV = 202> <Delay = 4.64>
ST_311 : Operation 2796 [1/2] (2.32ns)   --->   "%lk_3_load_23 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2796 'load' 'lk_3_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_311 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_23, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2797 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2798 [1/1] (0.00ns)   --->   "%or_ln255_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_23, i1 %tmp_623" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2798 'bitconcatenate' 'or_ln255_8' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2799 [1/1] (0.00ns)   --->   "%t_10_addr_8 = getelementptr i8 %t_10, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2799 'getelementptr' 't_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2800 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_8, i4 %t_10_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2800 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_311 : Operation 2801 [1/2] (2.32ns)   --->   "%lk_3_load_24 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2801 'load' 'lk_3_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_311 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_24, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2802 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2803 [1/1] (0.00ns)   --->   "%trunc_ln256_14 = trunc i8 %lk_3_load_23" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2803 'trunc' 'trunc_ln256_14' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2804 [1/1] (0.00ns)   --->   "%or_ln256_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_14, i1 %tmp_624" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2804 'bitconcatenate' 'or_ln256_8' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2805 [1/1] (0.00ns)   --->   "%t_10_addr_9 = getelementptr i8 %t_10, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2805 'getelementptr' 't_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2806 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_8, i4 %t_10_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2806 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_311 : Operation 2807 [2/2] (2.32ns)   --->   "%lk_3_load_25 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2807 'load' 'lk_3_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_311 : Operation 2808 [1/1] (0.00ns)   --->   "%trunc_ln257_14 = trunc i8 %lk_3_load_24" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2808 'trunc' 'trunc_ln257_14' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 2809 [2/2] (2.32ns)   --->   "%lk_3_load_26 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2809 'load' 'lk_3_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 312 <SV = 203> <Delay = 4.64>
ST_312 : Operation 2810 [1/2] (2.32ns)   --->   "%lk_3_load_25 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2810 'load' 'lk_3_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_312 : Operation 2811 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_25, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2811 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2812 [1/1] (0.00ns)   --->   "%or_ln257_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_14, i1 %tmp_625" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2812 'bitconcatenate' 'or_ln257_8' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2813 [1/1] (0.00ns)   --->   "%t_10_addr_10 = getelementptr i8 %t_10, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2813 'getelementptr' 't_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2814 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_8, i4 %t_10_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2814 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_312 : Operation 2815 [1/2] (2.32ns)   --->   "%lk_3_load_26 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2815 'load' 'lk_3_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_312 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_26, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2816 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln258_14 = trunc i8 %lk_3_load_25" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2817 'trunc' 'trunc_ln258_14' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2818 [1/1] (0.00ns)   --->   "%or_ln258_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_14, i1 %tmp_626" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2818 'bitconcatenate' 'or_ln258_8' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2819 [1/1] (0.00ns)   --->   "%t_10_addr_11 = getelementptr i8 %t_10, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2819 'getelementptr' 't_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2820 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_8, i4 %t_10_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2820 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_312 : Operation 2821 [2/2] (2.32ns)   --->   "%lk_3_load_27 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2821 'load' 'lk_3_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_312 : Operation 2822 [1/1] (0.00ns)   --->   "%trunc_ln259_14 = trunc i8 %lk_3_load_26" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2822 'trunc' 'trunc_ln259_14' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2823 [2/2] (2.32ns)   --->   "%lk_3_load_28 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2823 'load' 'lk_3_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 313 <SV = 204> <Delay = 4.64>
ST_313 : Operation 2824 [1/2] (2.32ns)   --->   "%lk_3_load_27 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2824 'load' 'lk_3_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_313 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_27, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2825 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2826 [1/1] (0.00ns)   --->   "%or_ln259_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_14, i1 %tmp_627" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2826 'bitconcatenate' 'or_ln259_8' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2827 [1/1] (0.00ns)   --->   "%t_10_addr_12 = getelementptr i8 %t_10, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2827 'getelementptr' 't_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2828 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_8, i4 %t_10_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2828 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_313 : Operation 2829 [1/2] (2.32ns)   --->   "%lk_3_load_28 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2829 'load' 'lk_3_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_313 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_28, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2830 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2831 [1/1] (0.00ns)   --->   "%trunc_ln260_14 = trunc i8 %lk_3_load_27" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2831 'trunc' 'trunc_ln260_14' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2832 [1/1] (0.00ns)   --->   "%or_ln260_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_14, i1 %tmp_629" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2832 'bitconcatenate' 'or_ln260_8' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2833 [1/1] (0.00ns)   --->   "%t_10_addr_13 = getelementptr i8 %t_10, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2833 'getelementptr' 't_10_addr_13' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2834 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_8, i4 %t_10_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2834 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_313 : Operation 2835 [2/2] (2.32ns)   --->   "%lk_3_load_29 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2835 'load' 'lk_3_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_313 : Operation 2836 [1/1] (0.00ns)   --->   "%trunc_ln261_14 = trunc i8 %lk_3_load_28" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2836 'trunc' 'trunc_ln261_14' <Predicate = true> <Delay = 0.00>

State 314 <SV = 205> <Delay = 4.64>
ST_314 : Operation 2837 [1/2] (2.32ns)   --->   "%lk_3_load_29 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2837 'load' 'lk_3_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_314 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_29, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2838 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2839 [1/1] (0.00ns)   --->   "%or_ln261_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_14, i1 %tmp_630" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2839 'bitconcatenate' 'or_ln261_8' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2840 [1/1] (0.00ns)   --->   "%t_10_addr_14 = getelementptr i8 %t_10, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2840 'getelementptr' 't_10_addr_14' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2841 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_8, i4 %t_10_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2841 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_314 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln262_14 = trunc i8 %lk_3_load_29" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2842 'trunc' 'trunc_ln262_14' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2843 [1/1] (0.00ns)   --->   "%or_ln262_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_14, i1 %tmp_631" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2843 'bitconcatenate' 'or_ln262_8' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2844 [1/1] (0.00ns)   --->   "%t_10_addr_15 = getelementptr i8 %t_10, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2844 'getelementptr' 't_10_addr_15' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 2845 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_8, i4 %t_10_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2845 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 315 <SV = 206> <Delay = 0.00>
ST_315 : Operation 2846 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label279, i8 %rk, i8 %skey"   --->   Operation 2846 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_315 : Operation 2847 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label180, i8 %t_10, i8 %lk_3"   --->   Operation 2847 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 316 <SV = 207> <Delay = 0.00>
ST_316 : Operation 2848 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label279, i8 %rk, i8 %skey"   --->   Operation 2848 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_316 : Operation 2849 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label180, i8 %t_10, i8 %lk_3"   --->   Operation 2849 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 317 <SV = 208> <Delay = 0.00>
ST_317 : Operation 2850 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label281, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2850 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 318 <SV = 209> <Delay = 0.00>
ST_318 : Operation 2851 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label281, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2851 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 319 <SV = 210> <Delay = 2.32>
ST_319 : Operation 2852 [2/2] (2.32ns)   --->   "%lk_3_load_137 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2852 'load' 'lk_3_load_137' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_319 : Operation 2853 [2/2] (2.32ns)   --->   "%lk_3_load_30 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2853 'load' 'lk_3_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 320 <SV = 211> <Delay = 4.64>
ST_320 : Operation 2854 [1/2] (2.32ns)   --->   "%lk_3_load_137 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2854 'load' 'lk_3_load_137' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_320 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln246_15 = trunc i8 %lk_3_load_137" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2855 'trunc' 'trunc_ln246_15' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2856 [1/2] (2.32ns)   --->   "%lk_3_load_30 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2856 'load' 'lk_3_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_320 : Operation 2857 [1/1] (0.00ns)   --->   "%lshr_ln246_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_30, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2857 'partselect' 'lshr_ln246_10' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2858 [1/1] (0.00ns)   --->   "%or_ln246_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_15, i7 %lshr_ln246_10" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2858 'bitconcatenate' 'or_ln246_10' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2859 [1/1] (0.00ns)   --->   "%t_11_addr = getelementptr i8 %t_11, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2859 'getelementptr' 't_11_addr' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2860 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_10, i4 %t_11_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2860 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_320 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln247_15 = trunc i8 %lk_3_load_30" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2861 'trunc' 'trunc_ln247_15' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 2862 [2/2] (2.32ns)   --->   "%lk_3_load_31 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2862 'load' 'lk_3_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_320 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_137, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2863 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 321 <SV = 212> <Delay = 4.64>
ST_321 : Operation 2864 [1/2] (2.32ns)   --->   "%lk_3_load_31 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2864 'load' 'lk_3_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_321 : Operation 2865 [1/1] (0.00ns)   --->   "%lshr_ln247_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_31, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2865 'partselect' 'lshr_ln247_10' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2866 [1/1] (0.00ns)   --->   "%or_ln247_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_15, i7 %lshr_ln247_10" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2866 'bitconcatenate' 'or_ln247_10' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2867 [1/1] (0.00ns)   --->   "%t_11_addr_1 = getelementptr i8 %t_11, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2867 'getelementptr' 't_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2868 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_10, i4 %t_11_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2868 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_321 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln248_15 = trunc i8 %lk_3_load_31" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2869 'trunc' 'trunc_ln248_15' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 2870 [2/2] (2.32ns)   --->   "%lk_3_load_32 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2870 'load' 'lk_3_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_321 : Operation 2871 [2/2] (2.32ns)   --->   "%lk_3_load_33 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2871 'load' 'lk_3_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 322 <SV = 213> <Delay = 4.64>
ST_322 : Operation 2872 [1/2] (2.32ns)   --->   "%lk_3_load_32 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2872 'load' 'lk_3_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_322 : Operation 2873 [1/1] (0.00ns)   --->   "%lshr_ln248_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_32, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2873 'partselect' 'lshr_ln248_10' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2874 [1/1] (0.00ns)   --->   "%or_ln248_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_15, i7 %lshr_ln248_10" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2874 'bitconcatenate' 'or_ln248_10' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2875 [1/1] (0.00ns)   --->   "%t_11_addr_2 = getelementptr i8 %t_11, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2875 'getelementptr' 't_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2876 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_10, i4 %t_11_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2876 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_322 : Operation 2877 [1/1] (0.00ns)   --->   "%trunc_ln249_15 = trunc i8 %lk_3_load_32" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2877 'trunc' 'trunc_ln249_15' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2878 [1/2] (2.32ns)   --->   "%lk_3_load_33 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2878 'load' 'lk_3_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_322 : Operation 2879 [1/1] (0.00ns)   --->   "%lshr_ln249_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_33, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2879 'partselect' 'lshr_ln249_10' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2880 [1/1] (0.00ns)   --->   "%or_ln249_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_15, i7 %lshr_ln249_10" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2880 'bitconcatenate' 'or_ln249_10' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2881 [1/1] (0.00ns)   --->   "%t_11_addr_3 = getelementptr i8 %t_11, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2881 'getelementptr' 't_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2882 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_10, i4 %t_11_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2882 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_322 : Operation 2883 [1/1] (0.00ns)   --->   "%trunc_ln250_15 = trunc i8 %lk_3_load_33" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2883 'trunc' 'trunc_ln250_15' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2884 [2/2] (2.32ns)   --->   "%lk_3_load_34 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2884 'load' 'lk_3_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_322 : Operation 2885 [2/2] (2.32ns)   --->   "%lk_3_load_35 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2885 'load' 'lk_3_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 323 <SV = 214> <Delay = 4.64>
ST_323 : Operation 2886 [1/2] (2.32ns)   --->   "%lk_3_load_34 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2886 'load' 'lk_3_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_323 : Operation 2887 [1/1] (0.00ns)   --->   "%lshr_ln250_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_34, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2887 'partselect' 'lshr_ln250_10' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2888 [1/1] (0.00ns)   --->   "%or_ln250_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_15, i7 %lshr_ln250_10" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2888 'bitconcatenate' 'or_ln250_10' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2889 [1/1] (0.00ns)   --->   "%t_11_addr_4 = getelementptr i8 %t_11, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2889 'getelementptr' 't_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2890 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_10, i4 %t_11_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2890 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_323 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln251_15 = trunc i8 %lk_3_load_34" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2891 'trunc' 'trunc_ln251_15' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2892 [1/2] (2.32ns)   --->   "%lk_3_load_35 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2892 'load' 'lk_3_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_323 : Operation 2893 [1/1] (0.00ns)   --->   "%lshr_ln251_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_35, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2893 'partselect' 'lshr_ln251_10' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2894 [1/1] (0.00ns)   --->   "%or_ln251_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_15, i7 %lshr_ln251_10" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2894 'bitconcatenate' 'or_ln251_10' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2895 [1/1] (0.00ns)   --->   "%t_11_addr_5 = getelementptr i8 %t_11, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2895 'getelementptr' 't_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2896 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_10, i4 %t_11_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 2896 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_323 : Operation 2897 [1/1] (0.00ns)   --->   "%trunc_ln252_15 = trunc i8 %lk_3_load_35" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2897 'trunc' 'trunc_ln252_15' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 2898 [2/2] (2.32ns)   --->   "%lk_3_load_36 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2898 'load' 'lk_3_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_323 : Operation 2899 [2/2] (2.32ns)   --->   "%lk_3_load_37 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2899 'load' 'lk_3_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 324 <SV = 215> <Delay = 4.64>
ST_324 : Operation 2900 [1/2] (2.32ns)   --->   "%lk_3_load_36 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2900 'load' 'lk_3_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2901 [1/1] (0.00ns)   --->   "%lshr_ln252_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_36, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2901 'partselect' 'lshr_ln252_10' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2902 [1/1] (0.00ns)   --->   "%or_ln252_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_15, i7 %lshr_ln252_10" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2902 'bitconcatenate' 'or_ln252_10' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2903 [1/1] (0.00ns)   --->   "%t_11_addr_6 = getelementptr i8 %t_11, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2903 'getelementptr' 't_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2904 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_10, i4 %t_11_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 2904 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2905 [1/2] (2.32ns)   --->   "%lk_3_load_37 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2905 'load' 'lk_3_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln253_26 = trunc i8 %lk_3_load_37" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2906 'trunc' 'trunc_ln253_26' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2907 [1/1] (0.00ns)   --->   "%trunc_ln253_27 = trunc i8 %lk_3_load_36" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2907 'trunc' 'trunc_ln253_27' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2908 [1/1] (0.00ns)   --->   "%or_ln253_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_27, i7 %trunc_ln253_26" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2908 'bitconcatenate' 'or_ln253_10' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2909 [1/1] (0.00ns)   --->   "%t_11_addr_7 = getelementptr i8 %t_11, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2909 'getelementptr' 't_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 2910 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_10, i4 %t_11_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 2910 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2911 [2/2] (2.32ns)   --->   "%lk_3_load_38 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2911 'load' 'lk_3_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2912 [2/2] (2.32ns)   --->   "%lk_3_load_39 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2912 'load' 'lk_3_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_324 : Operation 2913 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_37, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2913 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>

State 325 <SV = 216> <Delay = 4.64>
ST_325 : Operation 2914 [1/2] (2.32ns)   --->   "%lk_3_load_38 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2914 'load' 'lk_3_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_325 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_38, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2915 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2916 [1/1] (0.00ns)   --->   "%or_ln255_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_24, i1 %tmp_632" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2916 'bitconcatenate' 'or_ln255_10' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2917 [1/1] (0.00ns)   --->   "%t_11_addr_8 = getelementptr i8 %t_11, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2917 'getelementptr' 't_11_addr_8' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2918 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_10, i4 %t_11_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2918 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_325 : Operation 2919 [1/2] (2.32ns)   --->   "%lk_3_load_39 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2919 'load' 'lk_3_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_325 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_39, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2920 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2921 [1/1] (0.00ns)   --->   "%trunc_ln256_15 = trunc i8 %lk_3_load_38" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2921 'trunc' 'trunc_ln256_15' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2922 [1/1] (0.00ns)   --->   "%or_ln256_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_15, i1 %tmp_633" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2922 'bitconcatenate' 'or_ln256_10' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2923 [1/1] (0.00ns)   --->   "%t_11_addr_9 = getelementptr i8 %t_11, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2923 'getelementptr' 't_11_addr_9' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2924 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_10, i4 %t_11_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 2924 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_325 : Operation 2925 [2/2] (2.32ns)   --->   "%lk_3_load_40 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2925 'load' 'lk_3_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_325 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln257_15 = trunc i8 %lk_3_load_39" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2926 'trunc' 'trunc_ln257_15' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 2927 [2/2] (2.32ns)   --->   "%lk_3_load_41 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2927 'load' 'lk_3_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 326 <SV = 217> <Delay = 4.64>
ST_326 : Operation 2928 [1/2] (2.32ns)   --->   "%lk_3_load_40 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2928 'load' 'lk_3_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_326 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_40, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2929 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2930 [1/1] (0.00ns)   --->   "%or_ln257_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_15, i1 %tmp_634" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2930 'bitconcatenate' 'or_ln257_10' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2931 [1/1] (0.00ns)   --->   "%t_11_addr_10 = getelementptr i8 %t_11, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2931 'getelementptr' 't_11_addr_10' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2932 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_10, i4 %t_11_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 2932 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_326 : Operation 2933 [1/2] (2.32ns)   --->   "%lk_3_load_41 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2933 'load' 'lk_3_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_326 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_41, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2934 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln258_15 = trunc i8 %lk_3_load_40" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2935 'trunc' 'trunc_ln258_15' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2936 [1/1] (0.00ns)   --->   "%or_ln258_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_15, i1 %tmp_635" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2936 'bitconcatenate' 'or_ln258_10' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2937 [1/1] (0.00ns)   --->   "%t_11_addr_11 = getelementptr i8 %t_11, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2937 'getelementptr' 't_11_addr_11' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2938 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_10, i4 %t_11_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 2938 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_326 : Operation 2939 [2/2] (2.32ns)   --->   "%lk_3_load_42 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2939 'load' 'lk_3_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_326 : Operation 2940 [1/1] (0.00ns)   --->   "%trunc_ln259_15 = trunc i8 %lk_3_load_41" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2940 'trunc' 'trunc_ln259_15' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 2941 [2/2] (2.32ns)   --->   "%lk_3_load_43 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2941 'load' 'lk_3_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 327 <SV = 218> <Delay = 4.64>
ST_327 : Operation 2942 [1/2] (2.32ns)   --->   "%lk_3_load_42 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2942 'load' 'lk_3_load_42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_327 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_42, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2943 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2944 [1/1] (0.00ns)   --->   "%or_ln259_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_15, i1 %tmp_636" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2944 'bitconcatenate' 'or_ln259_10' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2945 [1/1] (0.00ns)   --->   "%t_11_addr_12 = getelementptr i8 %t_11, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2945 'getelementptr' 't_11_addr_12' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2946 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_10, i4 %t_11_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 2946 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_327 : Operation 2947 [1/2] (2.32ns)   --->   "%lk_3_load_43 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2947 'load' 'lk_3_load_43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_327 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_43, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2948 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln260_15 = trunc i8 %lk_3_load_42" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2949 'trunc' 'trunc_ln260_15' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2950 [1/1] (0.00ns)   --->   "%or_ln260_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_15, i1 %tmp_637" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2950 'bitconcatenate' 'or_ln260_10' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2951 [1/1] (0.00ns)   --->   "%t_11_addr_13 = getelementptr i8 %t_11, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2951 'getelementptr' 't_11_addr_13' <Predicate = true> <Delay = 0.00>
ST_327 : Operation 2952 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_10, i4 %t_11_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 2952 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_327 : Operation 2953 [2/2] (2.32ns)   --->   "%lk_3_load_44 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2953 'load' 'lk_3_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_327 : Operation 2954 [1/1] (0.00ns)   --->   "%trunc_ln261_15 = trunc i8 %lk_3_load_43" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2954 'trunc' 'trunc_ln261_15' <Predicate = true> <Delay = 0.00>

State 328 <SV = 219> <Delay = 4.64>
ST_328 : Operation 2955 [1/2] (2.32ns)   --->   "%lk_3_load_44 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2955 'load' 'lk_3_load_44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_328 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_44, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2956 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2957 [1/1] (0.00ns)   --->   "%or_ln261_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_15, i1 %tmp_638" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2957 'bitconcatenate' 'or_ln261_10' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2958 [1/1] (0.00ns)   --->   "%t_11_addr_14 = getelementptr i8 %t_11, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2958 'getelementptr' 't_11_addr_14' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2959 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_10, i4 %t_11_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 2959 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_328 : Operation 2960 [1/1] (0.00ns)   --->   "%trunc_ln262_15 = trunc i8 %lk_3_load_44" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2960 'trunc' 'trunc_ln262_15' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2961 [1/1] (0.00ns)   --->   "%or_ln262_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_15, i1 %tmp_639" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2961 'bitconcatenate' 'or_ln262_10' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2962 [1/1] (0.00ns)   --->   "%t_11_addr_15 = getelementptr i8 %t_11, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2962 'getelementptr' 't_11_addr_15' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 2963 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_10, i4 %t_11_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 2963 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 329 <SV = 220> <Delay = 0.00>
ST_329 : Operation 2964 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label182, i8 %t_11, i8 %lk_3"   --->   Operation 2964 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 330 <SV = 221> <Delay = 0.00>
ST_330 : Operation 2965 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label182, i8 %t_11, i8 %lk_3"   --->   Operation 2965 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 331 <SV = 222> <Delay = 0.00>
ST_331 : Operation 2966 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label283, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2966 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 332 <SV = 223> <Delay = 0.00>
ST_332 : Operation 2967 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label283, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 2967 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 333 <SV = 224> <Delay = 2.32>
ST_333 : Operation 2968 [2/2] (2.32ns)   --->   "%lk_3_load_138 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2968 'load' 'lk_3_load_138' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_333 : Operation 2969 [2/2] (2.32ns)   --->   "%lk_3_load_45 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2969 'load' 'lk_3_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 334 <SV = 225> <Delay = 4.64>
ST_334 : Operation 2970 [1/2] (2.32ns)   --->   "%lk_3_load_138 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2970 'load' 'lk_3_load_138' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_334 : Operation 2971 [1/1] (0.00ns)   --->   "%trunc_ln246_16 = trunc i8 %lk_3_load_138" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2971 'trunc' 'trunc_ln246_16' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2972 [1/2] (2.32ns)   --->   "%lk_3_load_45 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2972 'load' 'lk_3_load_45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_334 : Operation 2973 [1/1] (0.00ns)   --->   "%lshr_ln246_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_45, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2973 'partselect' 'lshr_ln246_11' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2974 [1/1] (0.00ns)   --->   "%or_ln246_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_16, i7 %lshr_ln246_11" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2974 'bitconcatenate' 'or_ln246_11' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2975 [1/1] (0.00ns)   --->   "%t_12_addr = getelementptr i8 %t_12, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2975 'getelementptr' 't_12_addr' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2976 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_11, i4 %t_12_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 2976 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_334 : Operation 2977 [1/1] (0.00ns)   --->   "%trunc_ln247_16 = trunc i8 %lk_3_load_45" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2977 'trunc' 'trunc_ln247_16' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 2978 [2/2] (2.32ns)   --->   "%lk_3_load_46 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2978 'load' 'lk_3_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_334 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_138, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 2979 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 335 <SV = 226> <Delay = 4.64>
ST_335 : Operation 2980 [1/2] (2.32ns)   --->   "%lk_3_load_46 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2980 'load' 'lk_3_load_46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_335 : Operation 2981 [1/1] (0.00ns)   --->   "%lshr_ln247_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_46, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2981 'partselect' 'lshr_ln247_11' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2982 [1/1] (0.00ns)   --->   "%or_ln247_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_16, i7 %lshr_ln247_11" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2982 'bitconcatenate' 'or_ln247_11' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2983 [1/1] (0.00ns)   --->   "%t_12_addr_1 = getelementptr i8 %t_12, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2983 'getelementptr' 't_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2984 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_11, i4 %t_12_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 2984 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_335 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln248_16 = trunc i8 %lk_3_load_46" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2985 'trunc' 'trunc_ln248_16' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 2986 [2/2] (2.32ns)   --->   "%lk_3_load_47 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2986 'load' 'lk_3_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_335 : Operation 2987 [2/2] (2.32ns)   --->   "%lk_3_load_48 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2987 'load' 'lk_3_load_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 336 <SV = 227> <Delay = 4.64>
ST_336 : Operation 2988 [1/2] (2.32ns)   --->   "%lk_3_load_47 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2988 'load' 'lk_3_load_47' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_336 : Operation 2989 [1/1] (0.00ns)   --->   "%lshr_ln248_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_47, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2989 'partselect' 'lshr_ln248_11' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2990 [1/1] (0.00ns)   --->   "%or_ln248_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_16, i7 %lshr_ln248_11" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2990 'bitconcatenate' 'or_ln248_11' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2991 [1/1] (0.00ns)   --->   "%t_12_addr_2 = getelementptr i8 %t_12, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2991 'getelementptr' 't_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2992 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_11, i4 %t_12_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 2992 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_336 : Operation 2993 [1/1] (0.00ns)   --->   "%trunc_ln249_16 = trunc i8 %lk_3_load_47" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2993 'trunc' 'trunc_ln249_16' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2994 [1/2] (2.32ns)   --->   "%lk_3_load_48 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2994 'load' 'lk_3_load_48' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_336 : Operation 2995 [1/1] (0.00ns)   --->   "%lshr_ln249_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_48, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2995 'partselect' 'lshr_ln249_11' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2996 [1/1] (0.00ns)   --->   "%or_ln249_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_16, i7 %lshr_ln249_11" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2996 'bitconcatenate' 'or_ln249_11' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2997 [1/1] (0.00ns)   --->   "%t_12_addr_3 = getelementptr i8 %t_12, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2997 'getelementptr' 't_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 2998 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_11, i4 %t_12_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 2998 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_336 : Operation 2999 [1/1] (0.00ns)   --->   "%trunc_ln250_16 = trunc i8 %lk_3_load_48" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 2999 'trunc' 'trunc_ln250_16' <Predicate = true> <Delay = 0.00>
ST_336 : Operation 3000 [2/2] (2.32ns)   --->   "%lk_3_load_49 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3000 'load' 'lk_3_load_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_336 : Operation 3001 [2/2] (2.32ns)   --->   "%lk_3_load_50 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3001 'load' 'lk_3_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 337 <SV = 228> <Delay = 4.64>
ST_337 : Operation 3002 [1/2] (2.32ns)   --->   "%lk_3_load_49 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3002 'load' 'lk_3_load_49' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_337 : Operation 3003 [1/1] (0.00ns)   --->   "%lshr_ln250_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_49, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3003 'partselect' 'lshr_ln250_11' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3004 [1/1] (0.00ns)   --->   "%or_ln250_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_16, i7 %lshr_ln250_11" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3004 'bitconcatenate' 'or_ln250_11' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3005 [1/1] (0.00ns)   --->   "%t_12_addr_4 = getelementptr i8 %t_12, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3005 'getelementptr' 't_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3006 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_11, i4 %t_12_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3006 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_337 : Operation 3007 [1/1] (0.00ns)   --->   "%trunc_ln251_16 = trunc i8 %lk_3_load_49" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3007 'trunc' 'trunc_ln251_16' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3008 [1/2] (2.32ns)   --->   "%lk_3_load_50 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3008 'load' 'lk_3_load_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_337 : Operation 3009 [1/1] (0.00ns)   --->   "%lshr_ln251_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_50, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3009 'partselect' 'lshr_ln251_11' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3010 [1/1] (0.00ns)   --->   "%or_ln251_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_16, i7 %lshr_ln251_11" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3010 'bitconcatenate' 'or_ln251_11' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3011 [1/1] (0.00ns)   --->   "%t_12_addr_5 = getelementptr i8 %t_12, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3011 'getelementptr' 't_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3012 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_11, i4 %t_12_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3012 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_337 : Operation 3013 [1/1] (0.00ns)   --->   "%trunc_ln252_16 = trunc i8 %lk_3_load_50" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3013 'trunc' 'trunc_ln252_16' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 3014 [2/2] (2.32ns)   --->   "%lk_3_load_51 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3014 'load' 'lk_3_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_337 : Operation 3015 [2/2] (2.32ns)   --->   "%lk_3_load_52 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3015 'load' 'lk_3_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 338 <SV = 229> <Delay = 4.64>
ST_338 : Operation 3016 [1/2] (2.32ns)   --->   "%lk_3_load_51 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3016 'load' 'lk_3_load_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3017 [1/1] (0.00ns)   --->   "%lshr_ln252_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_51, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3017 'partselect' 'lshr_ln252_11' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3018 [1/1] (0.00ns)   --->   "%or_ln252_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_16, i7 %lshr_ln252_11" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3018 'bitconcatenate' 'or_ln252_11' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3019 [1/1] (0.00ns)   --->   "%t_12_addr_6 = getelementptr i8 %t_12, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3019 'getelementptr' 't_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3020 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_11, i4 %t_12_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3020 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3021 [1/2] (2.32ns)   --->   "%lk_3_load_52 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3021 'load' 'lk_3_load_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln253_28 = trunc i8 %lk_3_load_52" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3022 'trunc' 'trunc_ln253_28' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3023 [1/1] (0.00ns)   --->   "%trunc_ln253_29 = trunc i8 %lk_3_load_51" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3023 'trunc' 'trunc_ln253_29' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3024 [1/1] (0.00ns)   --->   "%or_ln253_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_29, i7 %trunc_ln253_28" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3024 'bitconcatenate' 'or_ln253_11' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3025 [1/1] (0.00ns)   --->   "%t_12_addr_7 = getelementptr i8 %t_12, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3025 'getelementptr' 't_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3026 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_11, i4 %t_12_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3026 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3027 [2/2] (2.32ns)   --->   "%lk_3_load_53 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3027 'load' 'lk_3_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3028 [2/2] (2.32ns)   --->   "%lk_3_load_54 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3028 'load' 'lk_3_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_338 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_52, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3029 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>

State 339 <SV = 230> <Delay = 4.64>
ST_339 : Operation 3030 [1/2] (2.32ns)   --->   "%lk_3_load_53 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3030 'load' 'lk_3_load_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_339 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_53, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3031 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3032 [1/1] (0.00ns)   --->   "%or_ln255_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_25, i1 %tmp_640" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3032 'bitconcatenate' 'or_ln255_11' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3033 [1/1] (0.00ns)   --->   "%t_12_addr_8 = getelementptr i8 %t_12, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3033 'getelementptr' 't_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3034 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_11, i4 %t_12_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3034 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_339 : Operation 3035 [1/2] (2.32ns)   --->   "%lk_3_load_54 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3035 'load' 'lk_3_load_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_339 : Operation 3036 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_54, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3036 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln256_16 = trunc i8 %lk_3_load_53" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3037 'trunc' 'trunc_ln256_16' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3038 [1/1] (0.00ns)   --->   "%or_ln256_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_16, i1 %tmp_641" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3038 'bitconcatenate' 'or_ln256_11' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3039 [1/1] (0.00ns)   --->   "%t_12_addr_9 = getelementptr i8 %t_12, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3039 'getelementptr' 't_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3040 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_11, i4 %t_12_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3040 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_339 : Operation 3041 [2/2] (2.32ns)   --->   "%lk_3_load_55 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3041 'load' 'lk_3_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_339 : Operation 3042 [1/1] (0.00ns)   --->   "%trunc_ln257_16 = trunc i8 %lk_3_load_54" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3042 'trunc' 'trunc_ln257_16' <Predicate = true> <Delay = 0.00>
ST_339 : Operation 3043 [2/2] (2.32ns)   --->   "%lk_3_load_56 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3043 'load' 'lk_3_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 340 <SV = 231> <Delay = 4.64>
ST_340 : Operation 3044 [1/2] (2.32ns)   --->   "%lk_3_load_55 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3044 'load' 'lk_3_load_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_340 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_55, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3045 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3046 [1/1] (0.00ns)   --->   "%or_ln257_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_16, i1 %tmp_642" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3046 'bitconcatenate' 'or_ln257_11' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3047 [1/1] (0.00ns)   --->   "%t_12_addr_10 = getelementptr i8 %t_12, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3047 'getelementptr' 't_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3048 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_11, i4 %t_12_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3048 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_340 : Operation 3049 [1/2] (2.32ns)   --->   "%lk_3_load_56 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3049 'load' 'lk_3_load_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_340 : Operation 3050 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_56, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3050 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln258_16 = trunc i8 %lk_3_load_55" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3051 'trunc' 'trunc_ln258_16' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3052 [1/1] (0.00ns)   --->   "%or_ln258_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_16, i1 %tmp_643" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3052 'bitconcatenate' 'or_ln258_11' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3053 [1/1] (0.00ns)   --->   "%t_12_addr_11 = getelementptr i8 %t_12, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3053 'getelementptr' 't_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3054 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_11, i4 %t_12_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3054 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_340 : Operation 3055 [2/2] (2.32ns)   --->   "%lk_3_load_57 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3055 'load' 'lk_3_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_340 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln259_16 = trunc i8 %lk_3_load_56" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3056 'trunc' 'trunc_ln259_16' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 3057 [2/2] (2.32ns)   --->   "%lk_3_load_58 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3057 'load' 'lk_3_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 341 <SV = 232> <Delay = 4.64>
ST_341 : Operation 3058 [1/2] (2.32ns)   --->   "%lk_3_load_57 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3058 'load' 'lk_3_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_341 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_57, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3059 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3060 [1/1] (0.00ns)   --->   "%or_ln259_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_16, i1 %tmp_644" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3060 'bitconcatenate' 'or_ln259_11' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3061 [1/1] (0.00ns)   --->   "%t_12_addr_12 = getelementptr i8 %t_12, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3061 'getelementptr' 't_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3062 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_11, i4 %t_12_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3062 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_341 : Operation 3063 [1/2] (2.32ns)   --->   "%lk_3_load_58 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3063 'load' 'lk_3_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_341 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_58, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3064 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3065 [1/1] (0.00ns)   --->   "%trunc_ln260_16 = trunc i8 %lk_3_load_57" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3065 'trunc' 'trunc_ln260_16' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3066 [1/1] (0.00ns)   --->   "%or_ln260_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_16, i1 %tmp_645" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3066 'bitconcatenate' 'or_ln260_11' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3067 [1/1] (0.00ns)   --->   "%t_12_addr_13 = getelementptr i8 %t_12, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3067 'getelementptr' 't_12_addr_13' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 3068 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_11, i4 %t_12_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3068 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_341 : Operation 3069 [2/2] (2.32ns)   --->   "%lk_3_load_59 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3069 'load' 'lk_3_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_341 : Operation 3070 [1/1] (0.00ns)   --->   "%trunc_ln261_16 = trunc i8 %lk_3_load_58" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3070 'trunc' 'trunc_ln261_16' <Predicate = true> <Delay = 0.00>

State 342 <SV = 233> <Delay = 4.64>
ST_342 : Operation 3071 [1/2] (2.32ns)   --->   "%lk_3_load_59 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3071 'load' 'lk_3_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_342 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_59, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3072 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3073 [1/1] (0.00ns)   --->   "%or_ln261_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_16, i1 %tmp_646" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3073 'bitconcatenate' 'or_ln261_11' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3074 [1/1] (0.00ns)   --->   "%t_12_addr_14 = getelementptr i8 %t_12, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3074 'getelementptr' 't_12_addr_14' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3075 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_11, i4 %t_12_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3075 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_342 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln262_16 = trunc i8 %lk_3_load_59" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3076 'trunc' 'trunc_ln262_16' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3077 [1/1] (0.00ns)   --->   "%or_ln262_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_16, i1 %tmp_647" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3077 'bitconcatenate' 'or_ln262_11' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3078 [1/1] (0.00ns)   --->   "%t_12_addr_15 = getelementptr i8 %t_12, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3078 'getelementptr' 't_12_addr_15' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3079 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_11, i4 %t_12_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3079 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 343 <SV = 234> <Delay = 0.00>
ST_343 : Operation 3080 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label284, i8 %rk, i8 %skey"   --->   Operation 3080 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_343 : Operation 3081 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label185, i8 %t_12, i8 %lk_3"   --->   Operation 3081 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 344 <SV = 235> <Delay = 0.00>
ST_344 : Operation 3082 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label284, i8 %rk, i8 %skey"   --->   Operation 3082 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_344 : Operation 3083 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label185, i8 %t_12, i8 %lk_3"   --->   Operation 3083 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 345 <SV = 236> <Delay = 0.00>
ST_345 : Operation 3084 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label286, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3084 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 346 <SV = 237> <Delay = 0.00>
ST_346 : Operation 3085 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label286, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3085 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 347 <SV = 238> <Delay = 2.32>
ST_347 : Operation 3086 [2/2] (2.32ns)   --->   "%lk_3_load_139 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3086 'load' 'lk_3_load_139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_347 : Operation 3087 [2/2] (2.32ns)   --->   "%lk_3_load_60 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3087 'load' 'lk_3_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 348 <SV = 239> <Delay = 4.64>
ST_348 : Operation 3088 [1/2] (2.32ns)   --->   "%lk_3_load_139 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3088 'load' 'lk_3_load_139' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_348 : Operation 3089 [1/1] (0.00ns)   --->   "%trunc_ln246_17 = trunc i8 %lk_3_load_139" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3089 'trunc' 'trunc_ln246_17' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3090 [1/2] (2.32ns)   --->   "%lk_3_load_60 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3090 'load' 'lk_3_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_348 : Operation 3091 [1/1] (0.00ns)   --->   "%lshr_ln246_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_60, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3091 'partselect' 'lshr_ln246_12' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3092 [1/1] (0.00ns)   --->   "%or_ln246_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_17, i7 %lshr_ln246_12" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3092 'bitconcatenate' 'or_ln246_12' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3093 [1/1] (0.00ns)   --->   "%t_13_addr = getelementptr i8 %t_13, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3093 'getelementptr' 't_13_addr' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3094 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_12, i4 %t_13_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3094 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_348 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln247_17 = trunc i8 %lk_3_load_60" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3095 'trunc' 'trunc_ln247_17' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3096 [2/2] (2.32ns)   --->   "%lk_3_load_61 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3096 'load' 'lk_3_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_348 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_139, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3097 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 349 <SV = 240> <Delay = 4.64>
ST_349 : Operation 3098 [1/2] (2.32ns)   --->   "%lk_3_load_61 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3098 'load' 'lk_3_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_349 : Operation 3099 [1/1] (0.00ns)   --->   "%lshr_ln247_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_61, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3099 'partselect' 'lshr_ln247_12' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3100 [1/1] (0.00ns)   --->   "%or_ln247_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_17, i7 %lshr_ln247_12" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3100 'bitconcatenate' 'or_ln247_12' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3101 [1/1] (0.00ns)   --->   "%t_13_addr_1 = getelementptr i8 %t_13, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3101 'getelementptr' 't_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3102 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_12, i4 %t_13_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3102 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_349 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln248_17 = trunc i8 %lk_3_load_61" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3103 'trunc' 'trunc_ln248_17' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3104 [2/2] (2.32ns)   --->   "%lk_3_load_62 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3104 'load' 'lk_3_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_349 : Operation 3105 [2/2] (2.32ns)   --->   "%lk_3_load_63 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3105 'load' 'lk_3_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 350 <SV = 241> <Delay = 4.64>
ST_350 : Operation 3106 [1/2] (2.32ns)   --->   "%lk_3_load_62 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3106 'load' 'lk_3_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_350 : Operation 3107 [1/1] (0.00ns)   --->   "%lshr_ln248_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_62, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3107 'partselect' 'lshr_ln248_12' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3108 [1/1] (0.00ns)   --->   "%or_ln248_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_17, i7 %lshr_ln248_12" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3108 'bitconcatenate' 'or_ln248_12' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3109 [1/1] (0.00ns)   --->   "%t_13_addr_2 = getelementptr i8 %t_13, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3109 'getelementptr' 't_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3110 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_12, i4 %t_13_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3110 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_350 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln249_17 = trunc i8 %lk_3_load_62" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3111 'trunc' 'trunc_ln249_17' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3112 [1/2] (2.32ns)   --->   "%lk_3_load_63 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3112 'load' 'lk_3_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_350 : Operation 3113 [1/1] (0.00ns)   --->   "%lshr_ln249_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_63, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3113 'partselect' 'lshr_ln249_12' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3114 [1/1] (0.00ns)   --->   "%or_ln249_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_17, i7 %lshr_ln249_12" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3114 'bitconcatenate' 'or_ln249_12' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3115 [1/1] (0.00ns)   --->   "%t_13_addr_3 = getelementptr i8 %t_13, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3115 'getelementptr' 't_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3116 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_12, i4 %t_13_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3116 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_350 : Operation 3117 [1/1] (0.00ns)   --->   "%trunc_ln250_17 = trunc i8 %lk_3_load_63" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3117 'trunc' 'trunc_ln250_17' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3118 [2/2] (2.32ns)   --->   "%lk_3_load_64 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3118 'load' 'lk_3_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_350 : Operation 3119 [2/2] (2.32ns)   --->   "%lk_3_load_65 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3119 'load' 'lk_3_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 351 <SV = 242> <Delay = 4.64>
ST_351 : Operation 3120 [1/2] (2.32ns)   --->   "%lk_3_load_64 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3120 'load' 'lk_3_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_351 : Operation 3121 [1/1] (0.00ns)   --->   "%lshr_ln250_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_64, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3121 'partselect' 'lshr_ln250_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3122 [1/1] (0.00ns)   --->   "%or_ln250_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_17, i7 %lshr_ln250_12" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3122 'bitconcatenate' 'or_ln250_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3123 [1/1] (0.00ns)   --->   "%t_13_addr_4 = getelementptr i8 %t_13, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3123 'getelementptr' 't_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3124 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_12, i4 %t_13_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3124 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_351 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln251_17 = trunc i8 %lk_3_load_64" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3125 'trunc' 'trunc_ln251_17' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3126 [1/2] (2.32ns)   --->   "%lk_3_load_65 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3126 'load' 'lk_3_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_351 : Operation 3127 [1/1] (0.00ns)   --->   "%lshr_ln251_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_65, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3127 'partselect' 'lshr_ln251_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3128 [1/1] (0.00ns)   --->   "%or_ln251_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_17, i7 %lshr_ln251_12" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3128 'bitconcatenate' 'or_ln251_12' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3129 [1/1] (0.00ns)   --->   "%t_13_addr_5 = getelementptr i8 %t_13, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3129 'getelementptr' 't_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3130 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_12, i4 %t_13_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3130 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_351 : Operation 3131 [1/1] (0.00ns)   --->   "%trunc_ln252_17 = trunc i8 %lk_3_load_65" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3131 'trunc' 'trunc_ln252_17' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3132 [2/2] (2.32ns)   --->   "%lk_3_load_66 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3132 'load' 'lk_3_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_351 : Operation 3133 [2/2] (2.32ns)   --->   "%lk_3_load_67 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3133 'load' 'lk_3_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 352 <SV = 243> <Delay = 4.64>
ST_352 : Operation 3134 [1/2] (2.32ns)   --->   "%lk_3_load_66 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3134 'load' 'lk_3_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3135 [1/1] (0.00ns)   --->   "%lshr_ln252_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_66, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3135 'partselect' 'lshr_ln252_12' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3136 [1/1] (0.00ns)   --->   "%or_ln252_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_17, i7 %lshr_ln252_12" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3136 'bitconcatenate' 'or_ln252_12' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3137 [1/1] (0.00ns)   --->   "%t_13_addr_6 = getelementptr i8 %t_13, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3137 'getelementptr' 't_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3138 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_12, i4 %t_13_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3138 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3139 [1/2] (2.32ns)   --->   "%lk_3_load_67 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3139 'load' 'lk_3_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3140 [1/1] (0.00ns)   --->   "%trunc_ln253_30 = trunc i8 %lk_3_load_67" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3140 'trunc' 'trunc_ln253_30' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3141 [1/1] (0.00ns)   --->   "%trunc_ln253_31 = trunc i8 %lk_3_load_66" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3141 'trunc' 'trunc_ln253_31' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3142 [1/1] (0.00ns)   --->   "%or_ln253_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_31, i7 %trunc_ln253_30" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3142 'bitconcatenate' 'or_ln253_12' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3143 [1/1] (0.00ns)   --->   "%t_13_addr_7 = getelementptr i8 %t_13, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3143 'getelementptr' 't_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3144 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_12, i4 %t_13_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3144 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3145 [2/2] (2.32ns)   --->   "%lk_3_load_68 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3145 'load' 'lk_3_load_68' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3146 [2/2] (2.32ns)   --->   "%lk_3_load_69 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3146 'load' 'lk_3_load_69' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_352 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_67, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3147 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>

State 353 <SV = 244> <Delay = 4.64>
ST_353 : Operation 3148 [1/2] (2.32ns)   --->   "%lk_3_load_68 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3148 'load' 'lk_3_load_68' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_353 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_68, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3149 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3150 [1/1] (0.00ns)   --->   "%or_ln255_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_26, i1 %tmp_648" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3150 'bitconcatenate' 'or_ln255_12' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3151 [1/1] (0.00ns)   --->   "%t_13_addr_8 = getelementptr i8 %t_13, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3151 'getelementptr' 't_13_addr_8' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3152 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_12, i4 %t_13_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3152 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_353 : Operation 3153 [1/2] (2.32ns)   --->   "%lk_3_load_69 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3153 'load' 'lk_3_load_69' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_353 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_69, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3154 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln256_17 = trunc i8 %lk_3_load_68" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3155 'trunc' 'trunc_ln256_17' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3156 [1/1] (0.00ns)   --->   "%or_ln256_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_17, i1 %tmp_649" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3156 'bitconcatenate' 'or_ln256_12' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3157 [1/1] (0.00ns)   --->   "%t_13_addr_9 = getelementptr i8 %t_13, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3157 'getelementptr' 't_13_addr_9' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3158 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_12, i4 %t_13_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3158 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_353 : Operation 3159 [2/2] (2.32ns)   --->   "%lk_3_load_70 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3159 'load' 'lk_3_load_70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_353 : Operation 3160 [1/1] (0.00ns)   --->   "%trunc_ln257_17 = trunc i8 %lk_3_load_69" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3160 'trunc' 'trunc_ln257_17' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3161 [2/2] (2.32ns)   --->   "%lk_3_load_71 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3161 'load' 'lk_3_load_71' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 354 <SV = 245> <Delay = 4.64>
ST_354 : Operation 3162 [1/2] (2.32ns)   --->   "%lk_3_load_70 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3162 'load' 'lk_3_load_70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_354 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_70, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3163 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3164 [1/1] (0.00ns)   --->   "%or_ln257_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_17, i1 %tmp_650" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3164 'bitconcatenate' 'or_ln257_12' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3165 [1/1] (0.00ns)   --->   "%t_13_addr_10 = getelementptr i8 %t_13, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3165 'getelementptr' 't_13_addr_10' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3166 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_12, i4 %t_13_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3166 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_354 : Operation 3167 [1/2] (2.32ns)   --->   "%lk_3_load_71 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3167 'load' 'lk_3_load_71' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_354 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_71, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3168 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln258_17 = trunc i8 %lk_3_load_70" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3169 'trunc' 'trunc_ln258_17' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3170 [1/1] (0.00ns)   --->   "%or_ln258_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_17, i1 %tmp_651" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3170 'bitconcatenate' 'or_ln258_12' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3171 [1/1] (0.00ns)   --->   "%t_13_addr_11 = getelementptr i8 %t_13, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3171 'getelementptr' 't_13_addr_11' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3172 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_12, i4 %t_13_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3172 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_354 : Operation 3173 [2/2] (2.32ns)   --->   "%lk_3_load_72 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3173 'load' 'lk_3_load_72' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_354 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln259_17 = trunc i8 %lk_3_load_71" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3174 'trunc' 'trunc_ln259_17' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3175 [2/2] (2.32ns)   --->   "%lk_3_load_73 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3175 'load' 'lk_3_load_73' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 355 <SV = 246> <Delay = 4.64>
ST_355 : Operation 3176 [1/2] (2.32ns)   --->   "%lk_3_load_72 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3176 'load' 'lk_3_load_72' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_355 : Operation 3177 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_72, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3177 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3178 [1/1] (0.00ns)   --->   "%or_ln259_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_17, i1 %tmp_652" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3178 'bitconcatenate' 'or_ln259_12' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3179 [1/1] (0.00ns)   --->   "%t_13_addr_12 = getelementptr i8 %t_13, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3179 'getelementptr' 't_13_addr_12' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3180 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_12, i4 %t_13_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3180 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_355 : Operation 3181 [1/2] (2.32ns)   --->   "%lk_3_load_73 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3181 'load' 'lk_3_load_73' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_355 : Operation 3182 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_73, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3182 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3183 [1/1] (0.00ns)   --->   "%trunc_ln260_17 = trunc i8 %lk_3_load_72" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3183 'trunc' 'trunc_ln260_17' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3184 [1/1] (0.00ns)   --->   "%or_ln260_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_17, i1 %tmp_653" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3184 'bitconcatenate' 'or_ln260_12' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3185 [1/1] (0.00ns)   --->   "%t_13_addr_13 = getelementptr i8 %t_13, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3185 'getelementptr' 't_13_addr_13' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 3186 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_12, i4 %t_13_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3186 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_355 : Operation 3187 [2/2] (2.32ns)   --->   "%lk_3_load_74 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3187 'load' 'lk_3_load_74' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_355 : Operation 3188 [1/1] (0.00ns)   --->   "%trunc_ln261_17 = trunc i8 %lk_3_load_73" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3188 'trunc' 'trunc_ln261_17' <Predicate = true> <Delay = 0.00>

State 356 <SV = 247> <Delay = 4.64>
ST_356 : Operation 3189 [1/2] (2.32ns)   --->   "%lk_3_load_74 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3189 'load' 'lk_3_load_74' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_356 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_74, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3190 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3191 [1/1] (0.00ns)   --->   "%or_ln261_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_17, i1 %tmp_654" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3191 'bitconcatenate' 'or_ln261_12' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3192 [1/1] (0.00ns)   --->   "%t_13_addr_14 = getelementptr i8 %t_13, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3192 'getelementptr' 't_13_addr_14' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3193 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_12, i4 %t_13_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3193 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_356 : Operation 3194 [1/1] (0.00ns)   --->   "%trunc_ln262_17 = trunc i8 %lk_3_load_74" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3194 'trunc' 'trunc_ln262_17' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3195 [1/1] (0.00ns)   --->   "%or_ln262_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_17, i1 %tmp_655" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3195 'bitconcatenate' 'or_ln262_12' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3196 [1/1] (0.00ns)   --->   "%t_13_addr_15 = getelementptr i8 %t_13, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3196 'getelementptr' 't_13_addr_15' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 3197 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_12, i4 %t_13_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3197 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 357 <SV = 248> <Delay = 0.00>
ST_357 : Operation 3198 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label187, i8 %t_13, i8 %lk_3"   --->   Operation 3198 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 358 <SV = 249> <Delay = 0.00>
ST_358 : Operation 3199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label187, i8 %t_13, i8 %lk_3"   --->   Operation 3199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 359 <SV = 250> <Delay = 0.00>
ST_359 : Operation 3200 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label288, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3200 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 360 <SV = 251> <Delay = 0.00>
ST_360 : Operation 3201 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label288, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3201 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 361 <SV = 252> <Delay = 2.32>
ST_361 : Operation 3202 [2/2] (2.32ns)   --->   "%lk_3_load_140 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3202 'load' 'lk_3_load_140' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_361 : Operation 3203 [2/2] (2.32ns)   --->   "%lk_3_load_75 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3203 'load' 'lk_3_load_75' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 362 <SV = 253> <Delay = 4.64>
ST_362 : Operation 3204 [1/2] (2.32ns)   --->   "%lk_3_load_140 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3204 'load' 'lk_3_load_140' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_362 : Operation 3205 [1/1] (0.00ns)   --->   "%trunc_ln246_18 = trunc i8 %lk_3_load_140" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3205 'trunc' 'trunc_ln246_18' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3206 [1/2] (2.32ns)   --->   "%lk_3_load_75 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3206 'load' 'lk_3_load_75' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_362 : Operation 3207 [1/1] (0.00ns)   --->   "%lshr_ln246_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_75, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3207 'partselect' 'lshr_ln246_13' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3208 [1/1] (0.00ns)   --->   "%or_ln246_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_18, i7 %lshr_ln246_13" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3208 'bitconcatenate' 'or_ln246_13' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3209 [1/1] (0.00ns)   --->   "%t_14_addr = getelementptr i8 %t_14, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3209 'getelementptr' 't_14_addr' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3210 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_13, i4 %t_14_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3210 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_362 : Operation 3211 [1/1] (0.00ns)   --->   "%trunc_ln247_18 = trunc i8 %lk_3_load_75" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3211 'trunc' 'trunc_ln247_18' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3212 [2/2] (2.32ns)   --->   "%lk_3_load_76 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3212 'load' 'lk_3_load_76' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_362 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_140, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3213 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 363 <SV = 254> <Delay = 4.64>
ST_363 : Operation 3214 [1/2] (2.32ns)   --->   "%lk_3_load_76 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3214 'load' 'lk_3_load_76' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_363 : Operation 3215 [1/1] (0.00ns)   --->   "%lshr_ln247_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_76, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3215 'partselect' 'lshr_ln247_13' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3216 [1/1] (0.00ns)   --->   "%or_ln247_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_18, i7 %lshr_ln247_13" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3216 'bitconcatenate' 'or_ln247_13' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3217 [1/1] (0.00ns)   --->   "%t_14_addr_1 = getelementptr i8 %t_14, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3217 'getelementptr' 't_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3218 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_13, i4 %t_14_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3218 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_363 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln248_18 = trunc i8 %lk_3_load_76" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3219 'trunc' 'trunc_ln248_18' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 3220 [2/2] (2.32ns)   --->   "%lk_3_load_77 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3220 'load' 'lk_3_load_77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_363 : Operation 3221 [2/2] (2.32ns)   --->   "%lk_3_load_78 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3221 'load' 'lk_3_load_78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 364 <SV = 255> <Delay = 4.64>
ST_364 : Operation 3222 [1/2] (2.32ns)   --->   "%lk_3_load_77 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3222 'load' 'lk_3_load_77' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_364 : Operation 3223 [1/1] (0.00ns)   --->   "%lshr_ln248_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_77, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3223 'partselect' 'lshr_ln248_13' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3224 [1/1] (0.00ns)   --->   "%or_ln248_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_18, i7 %lshr_ln248_13" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3224 'bitconcatenate' 'or_ln248_13' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3225 [1/1] (0.00ns)   --->   "%t_14_addr_2 = getelementptr i8 %t_14, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3225 'getelementptr' 't_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3226 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_13, i4 %t_14_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3226 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_364 : Operation 3227 [1/1] (0.00ns)   --->   "%trunc_ln249_18 = trunc i8 %lk_3_load_77" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3227 'trunc' 'trunc_ln249_18' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3228 [1/2] (2.32ns)   --->   "%lk_3_load_78 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3228 'load' 'lk_3_load_78' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_364 : Operation 3229 [1/1] (0.00ns)   --->   "%lshr_ln249_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_78, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3229 'partselect' 'lshr_ln249_13' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3230 [1/1] (0.00ns)   --->   "%or_ln249_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_18, i7 %lshr_ln249_13" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3230 'bitconcatenate' 'or_ln249_13' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3231 [1/1] (0.00ns)   --->   "%t_14_addr_3 = getelementptr i8 %t_14, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3231 'getelementptr' 't_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3232 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_13, i4 %t_14_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3232 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_364 : Operation 3233 [1/1] (0.00ns)   --->   "%trunc_ln250_18 = trunc i8 %lk_3_load_78" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3233 'trunc' 'trunc_ln250_18' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 3234 [2/2] (2.32ns)   --->   "%lk_3_load_79 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3234 'load' 'lk_3_load_79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_364 : Operation 3235 [2/2] (2.32ns)   --->   "%lk_3_load_80 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3235 'load' 'lk_3_load_80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 365 <SV = 256> <Delay = 4.64>
ST_365 : Operation 3236 [1/2] (2.32ns)   --->   "%lk_3_load_79 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3236 'load' 'lk_3_load_79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_365 : Operation 3237 [1/1] (0.00ns)   --->   "%lshr_ln250_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_79, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3237 'partselect' 'lshr_ln250_13' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3238 [1/1] (0.00ns)   --->   "%or_ln250_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_18, i7 %lshr_ln250_13" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3238 'bitconcatenate' 'or_ln250_13' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3239 [1/1] (0.00ns)   --->   "%t_14_addr_4 = getelementptr i8 %t_14, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3239 'getelementptr' 't_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3240 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_13, i4 %t_14_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3240 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_365 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln251_18 = trunc i8 %lk_3_load_79" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3241 'trunc' 'trunc_ln251_18' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3242 [1/2] (2.32ns)   --->   "%lk_3_load_80 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3242 'load' 'lk_3_load_80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_365 : Operation 3243 [1/1] (0.00ns)   --->   "%lshr_ln251_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_80, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3243 'partselect' 'lshr_ln251_13' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3244 [1/1] (0.00ns)   --->   "%or_ln251_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_18, i7 %lshr_ln251_13" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3244 'bitconcatenate' 'or_ln251_13' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3245 [1/1] (0.00ns)   --->   "%t_14_addr_5 = getelementptr i8 %t_14, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3245 'getelementptr' 't_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3246 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_13, i4 %t_14_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3246 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_365 : Operation 3247 [1/1] (0.00ns)   --->   "%trunc_ln252_18 = trunc i8 %lk_3_load_80" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3247 'trunc' 'trunc_ln252_18' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3248 [2/2] (2.32ns)   --->   "%lk_3_load_81 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3248 'load' 'lk_3_load_81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_365 : Operation 3249 [2/2] (2.32ns)   --->   "%lk_3_load_82 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3249 'load' 'lk_3_load_82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 366 <SV = 257> <Delay = 4.64>
ST_366 : Operation 3250 [1/2] (2.32ns)   --->   "%lk_3_load_81 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3250 'load' 'lk_3_load_81' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3251 [1/1] (0.00ns)   --->   "%lshr_ln252_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_81, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3251 'partselect' 'lshr_ln252_13' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3252 [1/1] (0.00ns)   --->   "%or_ln252_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_18, i7 %lshr_ln252_13" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3252 'bitconcatenate' 'or_ln252_13' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3253 [1/1] (0.00ns)   --->   "%t_14_addr_6 = getelementptr i8 %t_14, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3253 'getelementptr' 't_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3254 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_13, i4 %t_14_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3254 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3255 [1/2] (2.32ns)   --->   "%lk_3_load_82 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3255 'load' 'lk_3_load_82' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln253_32 = trunc i8 %lk_3_load_82" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3256 'trunc' 'trunc_ln253_32' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3257 [1/1] (0.00ns)   --->   "%trunc_ln253_33 = trunc i8 %lk_3_load_81" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3257 'trunc' 'trunc_ln253_33' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3258 [1/1] (0.00ns)   --->   "%or_ln253_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_33, i7 %trunc_ln253_32" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3258 'bitconcatenate' 'or_ln253_13' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3259 [1/1] (0.00ns)   --->   "%t_14_addr_7 = getelementptr i8 %t_14, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3259 'getelementptr' 't_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3260 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_13, i4 %t_14_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3260 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3261 [2/2] (2.32ns)   --->   "%lk_3_load_83 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3261 'load' 'lk_3_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3262 [2/2] (2.32ns)   --->   "%lk_3_load_84 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3262 'load' 'lk_3_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_366 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_82, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3263 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>

State 367 <SV = 258> <Delay = 4.64>
ST_367 : Operation 3264 [1/2] (2.32ns)   --->   "%lk_3_load_83 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3264 'load' 'lk_3_load_83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_367 : Operation 3265 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_83, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3265 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3266 [1/1] (0.00ns)   --->   "%or_ln255_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_27, i1 %tmp_656" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3266 'bitconcatenate' 'or_ln255_13' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3267 [1/1] (0.00ns)   --->   "%t_14_addr_8 = getelementptr i8 %t_14, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3267 'getelementptr' 't_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3268 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_13, i4 %t_14_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3268 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_367 : Operation 3269 [1/2] (2.32ns)   --->   "%lk_3_load_84 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3269 'load' 'lk_3_load_84' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_367 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_84, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3270 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln256_18 = trunc i8 %lk_3_load_83" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3271 'trunc' 'trunc_ln256_18' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3272 [1/1] (0.00ns)   --->   "%or_ln256_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_18, i1 %tmp_657" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3272 'bitconcatenate' 'or_ln256_13' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3273 [1/1] (0.00ns)   --->   "%t_14_addr_9 = getelementptr i8 %t_14, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3273 'getelementptr' 't_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3274 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_13, i4 %t_14_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3274 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_367 : Operation 3275 [2/2] (2.32ns)   --->   "%lk_3_load_85 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3275 'load' 'lk_3_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_367 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln257_18 = trunc i8 %lk_3_load_84" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3276 'trunc' 'trunc_ln257_18' <Predicate = true> <Delay = 0.00>
ST_367 : Operation 3277 [2/2] (2.32ns)   --->   "%lk_3_load_86 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3277 'load' 'lk_3_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 368 <SV = 259> <Delay = 4.64>
ST_368 : Operation 3278 [1/2] (2.32ns)   --->   "%lk_3_load_85 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3278 'load' 'lk_3_load_85' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_368 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_85, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3279 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3280 [1/1] (0.00ns)   --->   "%or_ln257_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_18, i1 %tmp_658" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3280 'bitconcatenate' 'or_ln257_13' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3281 [1/1] (0.00ns)   --->   "%t_14_addr_10 = getelementptr i8 %t_14, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3281 'getelementptr' 't_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3282 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_13, i4 %t_14_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3282 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_368 : Operation 3283 [1/2] (2.32ns)   --->   "%lk_3_load_86 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3283 'load' 'lk_3_load_86' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_368 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_86, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3284 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3285 [1/1] (0.00ns)   --->   "%trunc_ln258_18 = trunc i8 %lk_3_load_85" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3285 'trunc' 'trunc_ln258_18' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3286 [1/1] (0.00ns)   --->   "%or_ln258_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_18, i1 %tmp_659" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3286 'bitconcatenate' 'or_ln258_13' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3287 [1/1] (0.00ns)   --->   "%t_14_addr_11 = getelementptr i8 %t_14, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3287 'getelementptr' 't_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3288 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_13, i4 %t_14_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3288 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_368 : Operation 3289 [2/2] (2.32ns)   --->   "%lk_3_load_87 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3289 'load' 'lk_3_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_368 : Operation 3290 [1/1] (0.00ns)   --->   "%trunc_ln259_18 = trunc i8 %lk_3_load_86" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3290 'trunc' 'trunc_ln259_18' <Predicate = true> <Delay = 0.00>
ST_368 : Operation 3291 [2/2] (2.32ns)   --->   "%lk_3_load_88 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3291 'load' 'lk_3_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 369 <SV = 260> <Delay = 4.64>
ST_369 : Operation 3292 [1/2] (2.32ns)   --->   "%lk_3_load_87 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3292 'load' 'lk_3_load_87' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_369 : Operation 3293 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_87, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3293 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3294 [1/1] (0.00ns)   --->   "%or_ln259_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_18, i1 %tmp_660" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3294 'bitconcatenate' 'or_ln259_13' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3295 [1/1] (0.00ns)   --->   "%t_14_addr_12 = getelementptr i8 %t_14, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3295 'getelementptr' 't_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3296 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_13, i4 %t_14_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3296 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_369 : Operation 3297 [1/2] (2.32ns)   --->   "%lk_3_load_88 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3297 'load' 'lk_3_load_88' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_369 : Operation 3298 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_88, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3298 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3299 [1/1] (0.00ns)   --->   "%trunc_ln260_18 = trunc i8 %lk_3_load_87" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3299 'trunc' 'trunc_ln260_18' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3300 [1/1] (0.00ns)   --->   "%or_ln260_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_18, i1 %tmp_661" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3300 'bitconcatenate' 'or_ln260_13' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3301 [1/1] (0.00ns)   --->   "%t_14_addr_13 = getelementptr i8 %t_14, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3301 'getelementptr' 't_14_addr_13' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3302 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_13, i4 %t_14_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3302 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_369 : Operation 3303 [2/2] (2.32ns)   --->   "%lk_3_load_89 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3303 'load' 'lk_3_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_369 : Operation 3304 [1/1] (0.00ns)   --->   "%trunc_ln261_18 = trunc i8 %lk_3_load_88" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3304 'trunc' 'trunc_ln261_18' <Predicate = true> <Delay = 0.00>

State 370 <SV = 261> <Delay = 4.64>
ST_370 : Operation 3305 [1/2] (2.32ns)   --->   "%lk_3_load_89 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3305 'load' 'lk_3_load_89' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_370 : Operation 3306 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_89, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3306 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3307 [1/1] (0.00ns)   --->   "%or_ln261_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_18, i1 %tmp_662" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3307 'bitconcatenate' 'or_ln261_13' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3308 [1/1] (0.00ns)   --->   "%t_14_addr_14 = getelementptr i8 %t_14, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3308 'getelementptr' 't_14_addr_14' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3309 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_13, i4 %t_14_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3309 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_370 : Operation 3310 [1/1] (0.00ns)   --->   "%trunc_ln262_18 = trunc i8 %lk_3_load_89" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3310 'trunc' 'trunc_ln262_18' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3311 [1/1] (0.00ns)   --->   "%or_ln262_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_18, i1 %tmp_663" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3311 'bitconcatenate' 'or_ln262_13' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3312 [1/1] (0.00ns)   --->   "%t_14_addr_15 = getelementptr i8 %t_14, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3312 'getelementptr' 't_14_addr_15' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3313 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_13, i4 %t_14_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3313 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 371 <SV = 262> <Delay = 0.00>
ST_371 : Operation 3314 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label289, i8 %rk, i8 %skey"   --->   Operation 3314 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_371 : Operation 3315 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label190, i8 %t_14, i8 %lk_3"   --->   Operation 3315 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 372 <SV = 263> <Delay = 0.00>
ST_372 : Operation 3316 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label289, i8 %rk, i8 %skey"   --->   Operation 3316 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_372 : Operation 3317 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label190, i8 %t_14, i8 %lk_3"   --->   Operation 3317 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 373 <SV = 264> <Delay = 0.00>
ST_373 : Operation 3318 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label291, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3318 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 374 <SV = 265> <Delay = 0.00>
ST_374 : Operation 3319 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label291, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3319 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 375 <SV = 266> <Delay = 2.32>
ST_375 : Operation 3320 [2/2] (2.32ns)   --->   "%lk_3_load_141 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3320 'load' 'lk_3_load_141' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_375 : Operation 3321 [2/2] (2.32ns)   --->   "%lk_3_load_90 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3321 'load' 'lk_3_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 376 <SV = 267> <Delay = 4.64>
ST_376 : Operation 3322 [1/2] (2.32ns)   --->   "%lk_3_load_141 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3322 'load' 'lk_3_load_141' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_376 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln246_19 = trunc i8 %lk_3_load_141" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3323 'trunc' 'trunc_ln246_19' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3324 [1/2] (2.32ns)   --->   "%lk_3_load_90 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3324 'load' 'lk_3_load_90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_376 : Operation 3325 [1/1] (0.00ns)   --->   "%lshr_ln246_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_90, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3325 'partselect' 'lshr_ln246_14' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3326 [1/1] (0.00ns)   --->   "%or_ln246_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_19, i7 %lshr_ln246_14" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3326 'bitconcatenate' 'or_ln246_14' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3327 [1/1] (0.00ns)   --->   "%t_15_addr = getelementptr i8 %t_15, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3327 'getelementptr' 't_15_addr' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3328 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_14, i4 %t_15_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3328 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_376 : Operation 3329 [1/1] (0.00ns)   --->   "%trunc_ln247_19 = trunc i8 %lk_3_load_90" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3329 'trunc' 'trunc_ln247_19' <Predicate = true> <Delay = 0.00>
ST_376 : Operation 3330 [2/2] (2.32ns)   --->   "%lk_3_load_91 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3330 'load' 'lk_3_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_376 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_141, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3331 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 377 <SV = 268> <Delay = 4.64>
ST_377 : Operation 3332 [1/2] (2.32ns)   --->   "%lk_3_load_91 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3332 'load' 'lk_3_load_91' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_377 : Operation 3333 [1/1] (0.00ns)   --->   "%lshr_ln247_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_91, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3333 'partselect' 'lshr_ln247_14' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3334 [1/1] (0.00ns)   --->   "%or_ln247_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_19, i7 %lshr_ln247_14" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3334 'bitconcatenate' 'or_ln247_14' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3335 [1/1] (0.00ns)   --->   "%t_15_addr_1 = getelementptr i8 %t_15, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3335 'getelementptr' 't_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3336 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_14, i4 %t_15_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3336 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_377 : Operation 3337 [1/1] (0.00ns)   --->   "%trunc_ln248_19 = trunc i8 %lk_3_load_91" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3337 'trunc' 'trunc_ln248_19' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3338 [2/2] (2.32ns)   --->   "%lk_3_load_92 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3338 'load' 'lk_3_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_377 : Operation 3339 [2/2] (2.32ns)   --->   "%lk_3_load_93 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3339 'load' 'lk_3_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 378 <SV = 269> <Delay = 4.64>
ST_378 : Operation 3340 [1/2] (2.32ns)   --->   "%lk_3_load_92 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3340 'load' 'lk_3_load_92' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_378 : Operation 3341 [1/1] (0.00ns)   --->   "%lshr_ln248_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_92, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3341 'partselect' 'lshr_ln248_14' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3342 [1/1] (0.00ns)   --->   "%or_ln248_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_19, i7 %lshr_ln248_14" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3342 'bitconcatenate' 'or_ln248_14' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3343 [1/1] (0.00ns)   --->   "%t_15_addr_2 = getelementptr i8 %t_15, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3343 'getelementptr' 't_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3344 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_14, i4 %t_15_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3344 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_378 : Operation 3345 [1/1] (0.00ns)   --->   "%trunc_ln249_19 = trunc i8 %lk_3_load_92" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3345 'trunc' 'trunc_ln249_19' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3346 [1/2] (2.32ns)   --->   "%lk_3_load_93 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3346 'load' 'lk_3_load_93' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_378 : Operation 3347 [1/1] (0.00ns)   --->   "%lshr_ln249_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_93, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3347 'partselect' 'lshr_ln249_14' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3348 [1/1] (0.00ns)   --->   "%or_ln249_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_19, i7 %lshr_ln249_14" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3348 'bitconcatenate' 'or_ln249_14' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3349 [1/1] (0.00ns)   --->   "%t_15_addr_3 = getelementptr i8 %t_15, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3349 'getelementptr' 't_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3350 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_14, i4 %t_15_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3350 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_378 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln250_19 = trunc i8 %lk_3_load_93" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3351 'trunc' 'trunc_ln250_19' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3352 [2/2] (2.32ns)   --->   "%lk_3_load_94 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3352 'load' 'lk_3_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_378 : Operation 3353 [2/2] (2.32ns)   --->   "%lk_3_load_95 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3353 'load' 'lk_3_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 379 <SV = 270> <Delay = 4.64>
ST_379 : Operation 3354 [1/2] (2.32ns)   --->   "%lk_3_load_94 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3354 'load' 'lk_3_load_94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_379 : Operation 3355 [1/1] (0.00ns)   --->   "%lshr_ln250_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_94, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3355 'partselect' 'lshr_ln250_14' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3356 [1/1] (0.00ns)   --->   "%or_ln250_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_19, i7 %lshr_ln250_14" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3356 'bitconcatenate' 'or_ln250_14' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3357 [1/1] (0.00ns)   --->   "%t_15_addr_4 = getelementptr i8 %t_15, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3357 'getelementptr' 't_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3358 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_14, i4 %t_15_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3358 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_379 : Operation 3359 [1/1] (0.00ns)   --->   "%trunc_ln251_19 = trunc i8 %lk_3_load_94" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3359 'trunc' 'trunc_ln251_19' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3360 [1/2] (2.32ns)   --->   "%lk_3_load_95 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3360 'load' 'lk_3_load_95' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_379 : Operation 3361 [1/1] (0.00ns)   --->   "%lshr_ln251_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_95, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3361 'partselect' 'lshr_ln251_14' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3362 [1/1] (0.00ns)   --->   "%or_ln251_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_19, i7 %lshr_ln251_14" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3362 'bitconcatenate' 'or_ln251_14' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3363 [1/1] (0.00ns)   --->   "%t_15_addr_5 = getelementptr i8 %t_15, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3363 'getelementptr' 't_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3364 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_14, i4 %t_15_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3364 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_379 : Operation 3365 [1/1] (0.00ns)   --->   "%trunc_ln252_19 = trunc i8 %lk_3_load_95" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3365 'trunc' 'trunc_ln252_19' <Predicate = true> <Delay = 0.00>
ST_379 : Operation 3366 [2/2] (2.32ns)   --->   "%lk_3_load_96 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3366 'load' 'lk_3_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_379 : Operation 3367 [2/2] (2.32ns)   --->   "%lk_3_load_97 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3367 'load' 'lk_3_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 380 <SV = 271> <Delay = 4.64>
ST_380 : Operation 3368 [1/2] (2.32ns)   --->   "%lk_3_load_96 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3368 'load' 'lk_3_load_96' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3369 [1/1] (0.00ns)   --->   "%lshr_ln252_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_96, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3369 'partselect' 'lshr_ln252_14' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3370 [1/1] (0.00ns)   --->   "%or_ln252_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_19, i7 %lshr_ln252_14" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3370 'bitconcatenate' 'or_ln252_14' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3371 [1/1] (0.00ns)   --->   "%t_15_addr_6 = getelementptr i8 %t_15, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3371 'getelementptr' 't_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3372 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_14, i4 %t_15_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3372 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3373 [1/2] (2.32ns)   --->   "%lk_3_load_97 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3373 'load' 'lk_3_load_97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3374 [1/1] (0.00ns)   --->   "%trunc_ln253_34 = trunc i8 %lk_3_load_97" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3374 'trunc' 'trunc_ln253_34' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3375 [1/1] (0.00ns)   --->   "%trunc_ln253_35 = trunc i8 %lk_3_load_96" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3375 'trunc' 'trunc_ln253_35' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3376 [1/1] (0.00ns)   --->   "%or_ln253_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_35, i7 %trunc_ln253_34" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3376 'bitconcatenate' 'or_ln253_14' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3377 [1/1] (0.00ns)   --->   "%t_15_addr_7 = getelementptr i8 %t_15, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3377 'getelementptr' 't_15_addr_7' <Predicate = true> <Delay = 0.00>
ST_380 : Operation 3378 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_14, i4 %t_15_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3378 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3379 [2/2] (2.32ns)   --->   "%lk_3_load_98 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3379 'load' 'lk_3_load_98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3380 [2/2] (2.32ns)   --->   "%lk_3_load_99 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3380 'load' 'lk_3_load_99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_380 : Operation 3381 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_97, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3381 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>

State 381 <SV = 272> <Delay = 4.64>
ST_381 : Operation 3382 [1/2] (2.32ns)   --->   "%lk_3_load_98 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3382 'load' 'lk_3_load_98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_381 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_98, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3383 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3384 [1/1] (0.00ns)   --->   "%or_ln255_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_28, i1 %tmp_664" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3384 'bitconcatenate' 'or_ln255_14' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3385 [1/1] (0.00ns)   --->   "%t_15_addr_8 = getelementptr i8 %t_15, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3385 'getelementptr' 't_15_addr_8' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3386 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_14, i4 %t_15_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3386 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_381 : Operation 3387 [1/2] (2.32ns)   --->   "%lk_3_load_99 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3387 'load' 'lk_3_load_99' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_381 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_99, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3388 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3389 [1/1] (0.00ns)   --->   "%trunc_ln256_19 = trunc i8 %lk_3_load_98" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3389 'trunc' 'trunc_ln256_19' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3390 [1/1] (0.00ns)   --->   "%or_ln256_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_19, i1 %tmp_665" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3390 'bitconcatenate' 'or_ln256_14' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3391 [1/1] (0.00ns)   --->   "%t_15_addr_9 = getelementptr i8 %t_15, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3391 'getelementptr' 't_15_addr_9' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3392 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_14, i4 %t_15_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3392 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_381 : Operation 3393 [2/2] (2.32ns)   --->   "%lk_3_load_100 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3393 'load' 'lk_3_load_100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_381 : Operation 3394 [1/1] (0.00ns)   --->   "%trunc_ln257_19 = trunc i8 %lk_3_load_99" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3394 'trunc' 'trunc_ln257_19' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 3395 [2/2] (2.32ns)   --->   "%lk_3_load_101 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3395 'load' 'lk_3_load_101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 382 <SV = 273> <Delay = 4.64>
ST_382 : Operation 3396 [1/2] (2.32ns)   --->   "%lk_3_load_100 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3396 'load' 'lk_3_load_100' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_382 : Operation 3397 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_100, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3397 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3398 [1/1] (0.00ns)   --->   "%or_ln257_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_19, i1 %tmp_666" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3398 'bitconcatenate' 'or_ln257_14' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3399 [1/1] (0.00ns)   --->   "%t_15_addr_10 = getelementptr i8 %t_15, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3399 'getelementptr' 't_15_addr_10' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3400 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_14, i4 %t_15_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3400 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_382 : Operation 3401 [1/2] (2.32ns)   --->   "%lk_3_load_101 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3401 'load' 'lk_3_load_101' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_382 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_101, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3402 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3403 [1/1] (0.00ns)   --->   "%trunc_ln258_19 = trunc i8 %lk_3_load_100" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3403 'trunc' 'trunc_ln258_19' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3404 [1/1] (0.00ns)   --->   "%or_ln258_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_19, i1 %tmp_667" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3404 'bitconcatenate' 'or_ln258_14' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3405 [1/1] (0.00ns)   --->   "%t_15_addr_11 = getelementptr i8 %t_15, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3405 'getelementptr' 't_15_addr_11' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3406 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_14, i4 %t_15_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3406 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_382 : Operation 3407 [2/2] (2.32ns)   --->   "%lk_3_load_102 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3407 'load' 'lk_3_load_102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_382 : Operation 3408 [1/1] (0.00ns)   --->   "%trunc_ln259_19 = trunc i8 %lk_3_load_101" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3408 'trunc' 'trunc_ln259_19' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3409 [2/2] (2.32ns)   --->   "%lk_3_load_103 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3409 'load' 'lk_3_load_103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 383 <SV = 274> <Delay = 4.64>
ST_383 : Operation 3410 [1/2] (2.32ns)   --->   "%lk_3_load_102 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3410 'load' 'lk_3_load_102' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_383 : Operation 3411 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_102, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3411 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3412 [1/1] (0.00ns)   --->   "%or_ln259_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_19, i1 %tmp_668" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3412 'bitconcatenate' 'or_ln259_14' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3413 [1/1] (0.00ns)   --->   "%t_15_addr_12 = getelementptr i8 %t_15, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3413 'getelementptr' 't_15_addr_12' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3414 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_14, i4 %t_15_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3414 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_383 : Operation 3415 [1/2] (2.32ns)   --->   "%lk_3_load_103 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3415 'load' 'lk_3_load_103' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_383 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_103, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3416 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3417 [1/1] (0.00ns)   --->   "%trunc_ln260_19 = trunc i8 %lk_3_load_102" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3417 'trunc' 'trunc_ln260_19' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3418 [1/1] (0.00ns)   --->   "%or_ln260_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_19, i1 %tmp_669" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3418 'bitconcatenate' 'or_ln260_14' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3419 [1/1] (0.00ns)   --->   "%t_15_addr_13 = getelementptr i8 %t_15, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3419 'getelementptr' 't_15_addr_13' <Predicate = true> <Delay = 0.00>
ST_383 : Operation 3420 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_14, i4 %t_15_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3420 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_383 : Operation 3421 [2/2] (2.32ns)   --->   "%lk_3_load_104 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3421 'load' 'lk_3_load_104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_383 : Operation 3422 [1/1] (0.00ns)   --->   "%trunc_ln261_19 = trunc i8 %lk_3_load_103" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3422 'trunc' 'trunc_ln261_19' <Predicate = true> <Delay = 0.00>

State 384 <SV = 275> <Delay = 4.64>
ST_384 : Operation 3423 [1/2] (2.32ns)   --->   "%lk_3_load_104 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3423 'load' 'lk_3_load_104' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_384 : Operation 3424 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_104, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3424 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3425 [1/1] (0.00ns)   --->   "%or_ln261_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_19, i1 %tmp_670" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3425 'bitconcatenate' 'or_ln261_14' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3426 [1/1] (0.00ns)   --->   "%t_15_addr_14 = getelementptr i8 %t_15, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3426 'getelementptr' 't_15_addr_14' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3427 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_14, i4 %t_15_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3427 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_384 : Operation 3428 [1/1] (0.00ns)   --->   "%trunc_ln262_19 = trunc i8 %lk_3_load_104" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3428 'trunc' 'trunc_ln262_19' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3429 [1/1] (0.00ns)   --->   "%or_ln262_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_19, i1 %tmp_671" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3429 'bitconcatenate' 'or_ln262_14' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3430 [1/1] (0.00ns)   --->   "%t_15_addr_15 = getelementptr i8 %t_15, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3430 'getelementptr' 't_15_addr_15' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 3431 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_14, i4 %t_15_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3431 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 385 <SV = 276> <Delay = 0.00>
ST_385 : Operation 3432 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label192, i8 %t_15, i8 %lk_3"   --->   Operation 3432 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 386 <SV = 277> <Delay = 0.00>
ST_386 : Operation 3433 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label192, i8 %t_15, i8 %lk_3"   --->   Operation 3433 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 387 <SV = 278> <Delay = 0.00>
ST_387 : Operation 3434 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label293, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3434 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 388 <SV = 279> <Delay = 0.00>
ST_388 : Operation 3435 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label293, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3435 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 389 <SV = 280> <Delay = 2.32>
ST_389 : Operation 3436 [2/2] (2.32ns)   --->   "%lk_3_load_142 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3436 'load' 'lk_3_load_142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_389 : Operation 3437 [2/2] (2.32ns)   --->   "%lk_3_load_105 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3437 'load' 'lk_3_load_105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 390 <SV = 281> <Delay = 4.64>
ST_390 : Operation 3438 [1/2] (2.32ns)   --->   "%lk_3_load_142 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3438 'load' 'lk_3_load_142' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_390 : Operation 3439 [1/1] (0.00ns)   --->   "%trunc_ln246_20 = trunc i8 %lk_3_load_142" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3439 'trunc' 'trunc_ln246_20' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3440 [1/2] (2.32ns)   --->   "%lk_3_load_105 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3440 'load' 'lk_3_load_105' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_390 : Operation 3441 [1/1] (0.00ns)   --->   "%lshr_ln246_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_105, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3441 'partselect' 'lshr_ln246_15' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3442 [1/1] (0.00ns)   --->   "%or_ln246_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_20, i7 %lshr_ln246_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3442 'bitconcatenate' 'or_ln246_15' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3443 [1/1] (0.00ns)   --->   "%t_16_addr = getelementptr i8 %t_16, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3443 'getelementptr' 't_16_addr' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3444 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_15, i4 %t_16_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3444 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_390 : Operation 3445 [1/1] (0.00ns)   --->   "%trunc_ln247_20 = trunc i8 %lk_3_load_105" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3445 'trunc' 'trunc_ln247_20' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3446 [2/2] (2.32ns)   --->   "%lk_3_load_106 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3446 'load' 'lk_3_load_106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_390 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_142, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3447 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 391 <SV = 282> <Delay = 4.64>
ST_391 : Operation 3448 [1/2] (2.32ns)   --->   "%lk_3_load_106 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3448 'load' 'lk_3_load_106' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_391 : Operation 3449 [1/1] (0.00ns)   --->   "%lshr_ln247_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_106, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3449 'partselect' 'lshr_ln247_15' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3450 [1/1] (0.00ns)   --->   "%or_ln247_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_20, i7 %lshr_ln247_15" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3450 'bitconcatenate' 'or_ln247_15' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3451 [1/1] (0.00ns)   --->   "%t_16_addr_1 = getelementptr i8 %t_16, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3451 'getelementptr' 't_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3452 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_15, i4 %t_16_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3452 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_391 : Operation 3453 [1/1] (0.00ns)   --->   "%trunc_ln248_20 = trunc i8 %lk_3_load_106" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3453 'trunc' 'trunc_ln248_20' <Predicate = true> <Delay = 0.00>
ST_391 : Operation 3454 [2/2] (2.32ns)   --->   "%lk_3_load_107 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3454 'load' 'lk_3_load_107' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_391 : Operation 3455 [2/2] (2.32ns)   --->   "%lk_3_load_108 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3455 'load' 'lk_3_load_108' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 392 <SV = 283> <Delay = 4.64>
ST_392 : Operation 3456 [1/2] (2.32ns)   --->   "%lk_3_load_107 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3456 'load' 'lk_3_load_107' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_392 : Operation 3457 [1/1] (0.00ns)   --->   "%lshr_ln248_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_107, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3457 'partselect' 'lshr_ln248_15' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3458 [1/1] (0.00ns)   --->   "%or_ln248_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_20, i7 %lshr_ln248_15" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3458 'bitconcatenate' 'or_ln248_15' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3459 [1/1] (0.00ns)   --->   "%t_16_addr_2 = getelementptr i8 %t_16, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3459 'getelementptr' 't_16_addr_2' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3460 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_15, i4 %t_16_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3460 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_392 : Operation 3461 [1/1] (0.00ns)   --->   "%trunc_ln249_20 = trunc i8 %lk_3_load_107" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3461 'trunc' 'trunc_ln249_20' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3462 [1/2] (2.32ns)   --->   "%lk_3_load_108 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3462 'load' 'lk_3_load_108' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_392 : Operation 3463 [1/1] (0.00ns)   --->   "%lshr_ln249_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_108, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3463 'partselect' 'lshr_ln249_15' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3464 [1/1] (0.00ns)   --->   "%or_ln249_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_20, i7 %lshr_ln249_15" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3464 'bitconcatenate' 'or_ln249_15' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3465 [1/1] (0.00ns)   --->   "%t_16_addr_3 = getelementptr i8 %t_16, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3465 'getelementptr' 't_16_addr_3' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3466 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_15, i4 %t_16_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3466 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_392 : Operation 3467 [1/1] (0.00ns)   --->   "%trunc_ln250_20 = trunc i8 %lk_3_load_108" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3467 'trunc' 'trunc_ln250_20' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 3468 [2/2] (2.32ns)   --->   "%lk_3_load_109 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3468 'load' 'lk_3_load_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_392 : Operation 3469 [2/2] (2.32ns)   --->   "%lk_3_load_110 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3469 'load' 'lk_3_load_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 393 <SV = 284> <Delay = 4.64>
ST_393 : Operation 3470 [1/2] (2.32ns)   --->   "%lk_3_load_109 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3470 'load' 'lk_3_load_109' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_393 : Operation 3471 [1/1] (0.00ns)   --->   "%lshr_ln250_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_109, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3471 'partselect' 'lshr_ln250_15' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3472 [1/1] (0.00ns)   --->   "%or_ln250_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_20, i7 %lshr_ln250_15" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3472 'bitconcatenate' 'or_ln250_15' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3473 [1/1] (0.00ns)   --->   "%t_16_addr_4 = getelementptr i8 %t_16, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3473 'getelementptr' 't_16_addr_4' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3474 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_15, i4 %t_16_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3474 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_393 : Operation 3475 [1/1] (0.00ns)   --->   "%trunc_ln251_20 = trunc i8 %lk_3_load_109" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3475 'trunc' 'trunc_ln251_20' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3476 [1/2] (2.32ns)   --->   "%lk_3_load_110 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3476 'load' 'lk_3_load_110' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_393 : Operation 3477 [1/1] (0.00ns)   --->   "%lshr_ln251_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_110, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3477 'partselect' 'lshr_ln251_15' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3478 [1/1] (0.00ns)   --->   "%or_ln251_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_20, i7 %lshr_ln251_15" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3478 'bitconcatenate' 'or_ln251_15' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3479 [1/1] (0.00ns)   --->   "%t_16_addr_5 = getelementptr i8 %t_16, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3479 'getelementptr' 't_16_addr_5' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3480 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_15, i4 %t_16_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3480 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_393 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln252_20 = trunc i8 %lk_3_load_110" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3481 'trunc' 'trunc_ln252_20' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 3482 [2/2] (2.32ns)   --->   "%lk_3_load_111 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3482 'load' 'lk_3_load_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_393 : Operation 3483 [2/2] (2.32ns)   --->   "%lk_3_load_112 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3483 'load' 'lk_3_load_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 394 <SV = 285> <Delay = 4.64>
ST_394 : Operation 3484 [1/2] (2.32ns)   --->   "%lk_3_load_111 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3484 'load' 'lk_3_load_111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3485 [1/1] (0.00ns)   --->   "%lshr_ln252_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_111, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3485 'partselect' 'lshr_ln252_15' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3486 [1/1] (0.00ns)   --->   "%or_ln252_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_20, i7 %lshr_ln252_15" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3486 'bitconcatenate' 'or_ln252_15' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3487 [1/1] (0.00ns)   --->   "%t_16_addr_6 = getelementptr i8 %t_16, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3487 'getelementptr' 't_16_addr_6' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3488 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_15, i4 %t_16_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3488 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3489 [1/2] (2.32ns)   --->   "%lk_3_load_112 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3489 'load' 'lk_3_load_112' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3490 [1/1] (0.00ns)   --->   "%trunc_ln253_36 = trunc i8 %lk_3_load_112" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3490 'trunc' 'trunc_ln253_36' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3491 [1/1] (0.00ns)   --->   "%trunc_ln253_37 = trunc i8 %lk_3_load_111" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3491 'trunc' 'trunc_ln253_37' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3492 [1/1] (0.00ns)   --->   "%or_ln253_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_37, i7 %trunc_ln253_36" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3492 'bitconcatenate' 'or_ln253_15' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3493 [1/1] (0.00ns)   --->   "%t_16_addr_7 = getelementptr i8 %t_16, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3493 'getelementptr' 't_16_addr_7' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3494 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_15, i4 %t_16_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3494 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3495 [2/2] (2.32ns)   --->   "%lk_3_load_113 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3495 'load' 'lk_3_load_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3496 [2/2] (2.32ns)   --->   "%lk_3_load_114 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3496 'load' 'lk_3_load_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_394 : Operation 3497 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_112, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3497 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>

State 395 <SV = 286> <Delay = 4.64>
ST_395 : Operation 3498 [1/2] (2.32ns)   --->   "%lk_3_load_113 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3498 'load' 'lk_3_load_113' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_395 : Operation 3499 [1/1] (0.00ns)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_113, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3499 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3500 [1/1] (0.00ns)   --->   "%or_ln255_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_29, i1 %tmp_672" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3500 'bitconcatenate' 'or_ln255_15' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3501 [1/1] (0.00ns)   --->   "%t_16_addr_8 = getelementptr i8 %t_16, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3501 'getelementptr' 't_16_addr_8' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3502 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_15, i4 %t_16_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3502 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_395 : Operation 3503 [1/2] (2.32ns)   --->   "%lk_3_load_114 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3503 'load' 'lk_3_load_114' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_395 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_114, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3504 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3505 [1/1] (0.00ns)   --->   "%trunc_ln256_20 = trunc i8 %lk_3_load_113" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3505 'trunc' 'trunc_ln256_20' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3506 [1/1] (0.00ns)   --->   "%or_ln256_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_20, i1 %tmp_673" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3506 'bitconcatenate' 'or_ln256_15' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3507 [1/1] (0.00ns)   --->   "%t_16_addr_9 = getelementptr i8 %t_16, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3507 'getelementptr' 't_16_addr_9' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3508 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_15, i4 %t_16_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3508 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_395 : Operation 3509 [2/2] (2.32ns)   --->   "%lk_3_load_115 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3509 'load' 'lk_3_load_115' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_395 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln257_20 = trunc i8 %lk_3_load_114" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3510 'trunc' 'trunc_ln257_20' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 3511 [2/2] (2.32ns)   --->   "%lk_3_load_116 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3511 'load' 'lk_3_load_116' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 396 <SV = 287> <Delay = 4.64>
ST_396 : Operation 3512 [1/2] (2.32ns)   --->   "%lk_3_load_115 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3512 'load' 'lk_3_load_115' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_396 : Operation 3513 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_115, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3513 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3514 [1/1] (0.00ns)   --->   "%or_ln257_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_20, i1 %tmp_674" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3514 'bitconcatenate' 'or_ln257_15' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3515 [1/1] (0.00ns)   --->   "%t_16_addr_10 = getelementptr i8 %t_16, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3515 'getelementptr' 't_16_addr_10' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3516 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_15, i4 %t_16_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3516 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_396 : Operation 3517 [1/2] (2.32ns)   --->   "%lk_3_load_116 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3517 'load' 'lk_3_load_116' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_396 : Operation 3518 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_116, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3518 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3519 [1/1] (0.00ns)   --->   "%trunc_ln258_20 = trunc i8 %lk_3_load_115" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3519 'trunc' 'trunc_ln258_20' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3520 [1/1] (0.00ns)   --->   "%or_ln258_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_20, i1 %tmp_675" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3520 'bitconcatenate' 'or_ln258_15' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3521 [1/1] (0.00ns)   --->   "%t_16_addr_11 = getelementptr i8 %t_16, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3521 'getelementptr' 't_16_addr_11' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3522 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_15, i4 %t_16_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3522 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_396 : Operation 3523 [2/2] (2.32ns)   --->   "%lk_3_load_117 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3523 'load' 'lk_3_load_117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_396 : Operation 3524 [1/1] (0.00ns)   --->   "%trunc_ln259_20 = trunc i8 %lk_3_load_116" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3524 'trunc' 'trunc_ln259_20' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 3525 [2/2] (2.32ns)   --->   "%lk_3_load_118 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3525 'load' 'lk_3_load_118' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 397 <SV = 288> <Delay = 4.64>
ST_397 : Operation 3526 [1/2] (2.32ns)   --->   "%lk_3_load_117 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3526 'load' 'lk_3_load_117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_397 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_117, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3527 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3528 [1/1] (0.00ns)   --->   "%or_ln259_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_20, i1 %tmp_676" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3528 'bitconcatenate' 'or_ln259_15' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3529 [1/1] (0.00ns)   --->   "%t_16_addr_12 = getelementptr i8 %t_16, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3529 'getelementptr' 't_16_addr_12' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3530 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_15, i4 %t_16_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3530 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_397 : Operation 3531 [1/2] (2.32ns)   --->   "%lk_3_load_118 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3531 'load' 'lk_3_load_118' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_397 : Operation 3532 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_118, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3532 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3533 [1/1] (0.00ns)   --->   "%trunc_ln260_20 = trunc i8 %lk_3_load_117" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3533 'trunc' 'trunc_ln260_20' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3534 [1/1] (0.00ns)   --->   "%or_ln260_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_20, i1 %tmp_677" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3534 'bitconcatenate' 'or_ln260_15' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3535 [1/1] (0.00ns)   --->   "%t_16_addr_13 = getelementptr i8 %t_16, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3535 'getelementptr' 't_16_addr_13' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3536 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_15, i4 %t_16_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3536 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_397 : Operation 3537 [2/2] (2.32ns)   --->   "%lk_3_load_119 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3537 'load' 'lk_3_load_119' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_397 : Operation 3538 [1/1] (0.00ns)   --->   "%trunc_ln261_20 = trunc i8 %lk_3_load_118" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3538 'trunc' 'trunc_ln261_20' <Predicate = true> <Delay = 0.00>

State 398 <SV = 289> <Delay = 4.64>
ST_398 : Operation 3539 [1/2] (2.32ns)   --->   "%lk_3_load_119 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3539 'load' 'lk_3_load_119' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_398 : Operation 3540 [1/1] (0.00ns)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_119, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3540 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3541 [1/1] (0.00ns)   --->   "%or_ln261_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_20, i1 %tmp_678" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3541 'bitconcatenate' 'or_ln261_15' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3542 [1/1] (0.00ns)   --->   "%t_16_addr_14 = getelementptr i8 %t_16, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3542 'getelementptr' 't_16_addr_14' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3543 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_15, i4 %t_16_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3543 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_398 : Operation 3544 [1/1] (0.00ns)   --->   "%trunc_ln262_20 = trunc i8 %lk_3_load_119" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3544 'trunc' 'trunc_ln262_20' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3545 [1/1] (0.00ns)   --->   "%or_ln262_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_20, i1 %tmp_679" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3545 'bitconcatenate' 'or_ln262_15' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3546 [1/1] (0.00ns)   --->   "%t_16_addr_15 = getelementptr i8 %t_16, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3546 'getelementptr' 't_16_addr_15' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3547 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_15, i4 %t_16_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3547 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 399 <SV = 290> <Delay = 0.00>
ST_399 : Operation 3548 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label294, i8 %rk, i8 %skey"   --->   Operation 3548 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_399 : Operation 3549 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label195, i8 %t_16, i8 %lk_3"   --->   Operation 3549 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 400 <SV = 291> <Delay = 0.00>
ST_400 : Operation 3550 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label294, i8 %rk, i8 %skey"   --->   Operation 3550 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_400 : Operation 3551 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label195, i8 %t_16, i8 %lk_3"   --->   Operation 3551 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 401 <SV = 292> <Delay = 0.00>
ST_401 : Operation 3552 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label296, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3552 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 402 <SV = 293> <Delay = 0.00>
ST_402 : Operation 3553 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label296, i8 %lk_3, i8 %rk, i8 %con128"   --->   Operation 3553 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 403 <SV = 294> <Delay = 2.32>
ST_403 : Operation 3554 [2/2] (2.32ns)   --->   "%lk_3_load_143 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3554 'load' 'lk_3_load_143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_403 : Operation 3555 [2/2] (2.32ns)   --->   "%lk_3_load_120 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3555 'load' 'lk_3_load_120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 404 <SV = 295> <Delay = 4.64>
ST_404 : Operation 3556 [1/2] (2.32ns)   --->   "%lk_3_load_143 = load i4 %lk_3_addr_15" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3556 'load' 'lk_3_load_143' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_404 : Operation 3557 [1/1] (0.00ns)   --->   "%trunc_ln246_21 = trunc i8 %lk_3_load_143" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3557 'trunc' 'trunc_ln246_21' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3558 [1/2] (2.32ns)   --->   "%lk_3_load_120 = load i4 %lk_3_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3558 'load' 'lk_3_load_120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_404 : Operation 3559 [1/1] (0.00ns)   --->   "%lshr_ln246_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_120, i32 1, i32 7" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3559 'partselect' 'lshr_ln246_16' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3560 [1/1] (0.00ns)   --->   "%or_ln246_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_21, i7 %lshr_ln246_16" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3560 'bitconcatenate' 'or_ln246_16' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3561 [1/1] (0.00ns)   --->   "%t_17_addr = getelementptr i8 %t_17, i64 0, i64 0" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3561 'getelementptr' 't_17_addr' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3562 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln246_16, i4 %t_17_addr" [clefia.c:246->clefia.c:314->clefia.c:396]   --->   Operation 3562 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_404 : Operation 3563 [1/1] (0.00ns)   --->   "%trunc_ln247_21 = trunc i8 %lk_3_load_120" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3563 'trunc' 'trunc_ln247_21' <Predicate = true> <Delay = 0.00>
ST_404 : Operation 3564 [2/2] (2.32ns)   --->   "%lk_3_load_121 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3564 'load' 'lk_3_load_121' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_404 : Operation 3565 [2/2] (2.32ns)   --->   "%lk_3_load_122 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3565 'load' 'lk_3_load_122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_404 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_143, i32 1, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3566 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 405 <SV = 296> <Delay = 4.64>
ST_405 : Operation 3567 [1/2] (2.32ns)   --->   "%lk_3_load_121 = load i4 %lk_3_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3567 'load' 'lk_3_load_121' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_405 : Operation 3568 [1/1] (0.00ns)   --->   "%lshr_ln247_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_121, i32 1, i32 7" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3568 'partselect' 'lshr_ln247_16' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3569 [1/1] (0.00ns)   --->   "%or_ln247_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_21, i7 %lshr_ln247_16" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3569 'bitconcatenate' 'or_ln247_16' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3570 [1/1] (0.00ns)   --->   "%t_17_addr_1 = getelementptr i8 %t_17, i64 0, i64 1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3570 'getelementptr' 't_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3571 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln247_16, i4 %t_17_addr_1" [clefia.c:247->clefia.c:314->clefia.c:396]   --->   Operation 3571 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_405 : Operation 3572 [1/1] (0.00ns)   --->   "%trunc_ln248_21 = trunc i8 %lk_3_load_121" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3572 'trunc' 'trunc_ln248_21' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3573 [1/2] (2.32ns)   --->   "%lk_3_load_122 = load i4 %lk_3_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3573 'load' 'lk_3_load_122' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_405 : Operation 3574 [1/1] (0.00ns)   --->   "%lshr_ln248_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_122, i32 1, i32 7" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3574 'partselect' 'lshr_ln248_16' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3575 [1/1] (0.00ns)   --->   "%or_ln248_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_21, i7 %lshr_ln248_16" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3575 'bitconcatenate' 'or_ln248_16' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3576 [1/1] (0.00ns)   --->   "%t_17_addr_2 = getelementptr i8 %t_17, i64 0, i64 2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3576 'getelementptr' 't_17_addr_2' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3577 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln248_16, i4 %t_17_addr_2" [clefia.c:248->clefia.c:314->clefia.c:396]   --->   Operation 3577 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_405 : Operation 3578 [1/1] (0.00ns)   --->   "%trunc_ln249_21 = trunc i8 %lk_3_load_122" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3578 'trunc' 'trunc_ln249_21' <Predicate = true> <Delay = 0.00>
ST_405 : Operation 3579 [2/2] (2.32ns)   --->   "%lk_3_load_123 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3579 'load' 'lk_3_load_123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_405 : Operation 3580 [2/2] (2.32ns)   --->   "%lk_3_load_124 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3580 'load' 'lk_3_load_124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 406 <SV = 297> <Delay = 4.64>
ST_406 : Operation 3581 [1/2] (2.32ns)   --->   "%lk_3_load_123 = load i4 %lk_3_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3581 'load' 'lk_3_load_123' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_406 : Operation 3582 [1/1] (0.00ns)   --->   "%lshr_ln249_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_123, i32 1, i32 7" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3582 'partselect' 'lshr_ln249_16' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3583 [1/1] (0.00ns)   --->   "%or_ln249_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_21, i7 %lshr_ln249_16" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3583 'bitconcatenate' 'or_ln249_16' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3584 [1/1] (0.00ns)   --->   "%t_17_addr_3 = getelementptr i8 %t_17, i64 0, i64 3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3584 'getelementptr' 't_17_addr_3' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3585 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln249_16, i4 %t_17_addr_3" [clefia.c:249->clefia.c:314->clefia.c:396]   --->   Operation 3585 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_406 : Operation 3586 [1/1] (0.00ns)   --->   "%trunc_ln250_21 = trunc i8 %lk_3_load_123" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3586 'trunc' 'trunc_ln250_21' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3587 [1/2] (2.32ns)   --->   "%lk_3_load_124 = load i4 %lk_3_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3587 'load' 'lk_3_load_124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_406 : Operation 3588 [1/1] (0.00ns)   --->   "%lshr_ln250_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_124, i32 1, i32 7" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3588 'partselect' 'lshr_ln250_16' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3589 [1/1] (0.00ns)   --->   "%or_ln250_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_21, i7 %lshr_ln250_16" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3589 'bitconcatenate' 'or_ln250_16' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3590 [1/1] (0.00ns)   --->   "%t_17_addr_4 = getelementptr i8 %t_17, i64 0, i64 4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3590 'getelementptr' 't_17_addr_4' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3591 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln250_16, i4 %t_17_addr_4" [clefia.c:250->clefia.c:314->clefia.c:396]   --->   Operation 3591 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_406 : Operation 3592 [1/1] (0.00ns)   --->   "%trunc_ln251_21 = trunc i8 %lk_3_load_124" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3592 'trunc' 'trunc_ln251_21' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3593 [2/2] (2.32ns)   --->   "%lk_3_load_125 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3593 'load' 'lk_3_load_125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_406 : Operation 3594 [2/2] (2.32ns)   --->   "%lk_3_load_126 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3594 'load' 'lk_3_load_126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 407 <SV = 298> <Delay = 4.64>
ST_407 : Operation 3595 [1/2] (2.32ns)   --->   "%lk_3_load_125 = load i4 %lk_3_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3595 'load' 'lk_3_load_125' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_407 : Operation 3596 [1/1] (0.00ns)   --->   "%lshr_ln251_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_125, i32 1, i32 7" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3596 'partselect' 'lshr_ln251_16' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3597 [1/1] (0.00ns)   --->   "%or_ln251_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_21, i7 %lshr_ln251_16" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3597 'bitconcatenate' 'or_ln251_16' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3598 [1/1] (0.00ns)   --->   "%t_17_addr_5 = getelementptr i8 %t_17, i64 0, i64 5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3598 'getelementptr' 't_17_addr_5' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3599 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln251_16, i4 %t_17_addr_5" [clefia.c:251->clefia.c:314->clefia.c:396]   --->   Operation 3599 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_407 : Operation 3600 [1/1] (0.00ns)   --->   "%trunc_ln252_21 = trunc i8 %lk_3_load_125" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3600 'trunc' 'trunc_ln252_21' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3601 [1/2] (2.32ns)   --->   "%lk_3_load_126 = load i4 %lk_3_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3601 'load' 'lk_3_load_126' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_407 : Operation 3602 [1/1] (0.00ns)   --->   "%lshr_ln252_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_3_load_126, i32 1, i32 7" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3602 'partselect' 'lshr_ln252_16' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3603 [1/1] (0.00ns)   --->   "%or_ln252_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_21, i7 %lshr_ln252_16" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3603 'bitconcatenate' 'or_ln252_16' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3604 [1/1] (0.00ns)   --->   "%t_17_addr_6 = getelementptr i8 %t_17, i64 0, i64 6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3604 'getelementptr' 't_17_addr_6' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3605 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln252_16, i4 %t_17_addr_6" [clefia.c:252->clefia.c:314->clefia.c:396]   --->   Operation 3605 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_407 : Operation 3606 [2/2] (2.32ns)   --->   "%lk_3_load_127 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3606 'load' 'lk_3_load_127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_407 : Operation 3607 [1/1] (0.00ns)   --->   "%trunc_ln253_39 = trunc i8 %lk_3_load_126" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3607 'trunc' 'trunc_ln253_39' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 3608 [2/2] (2.32ns)   --->   "%lk_3_load_128 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3608 'load' 'lk_3_load_128' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 408 <SV = 299> <Delay = 4.64>
ST_408 : Operation 3609 [1/2] (2.32ns)   --->   "%lk_3_load_127 = load i4 %lk_3_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3609 'load' 'lk_3_load_127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3610 [1/1] (0.00ns)   --->   "%trunc_ln253_38 = trunc i8 %lk_3_load_127" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3610 'trunc' 'trunc_ln253_38' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3611 [1/1] (0.00ns)   --->   "%or_ln253_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_39, i7 %trunc_ln253_38" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3611 'bitconcatenate' 'or_ln253_16' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3612 [1/1] (0.00ns)   --->   "%t_17_addr_7 = getelementptr i8 %t_17, i64 0, i64 7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3612 'getelementptr' 't_17_addr_7' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3613 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln253_16, i4 %t_17_addr_7" [clefia.c:253->clefia.c:314->clefia.c:396]   --->   Operation 3613 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3614 [1/2] (2.32ns)   --->   "%lk_3_load_128 = load i4 %lk_3_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3614 'load' 'lk_3_load_128' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3615 [1/1] (0.00ns)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_128, i32 7" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3615 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3616 [1/1] (0.00ns)   --->   "%or_ln255_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_30, i1 %tmp_680" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3616 'bitconcatenate' 'or_ln255_16' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3617 [1/1] (0.00ns)   --->   "%t_17_addr_8 = getelementptr i8 %t_17, i64 0, i64 8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3617 'getelementptr' 't_17_addr_8' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3618 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln255_16, i4 %t_17_addr_8" [clefia.c:255->clefia.c:314->clefia.c:396]   --->   Operation 3618 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3619 [2/2] (2.32ns)   --->   "%lk_3_load_129 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3619 'load' 'lk_3_load_129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3620 [1/1] (0.00ns)   --->   "%trunc_ln256_21 = trunc i8 %lk_3_load_128" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3620 'trunc' 'trunc_ln256_21' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 3621 [2/2] (2.32ns)   --->   "%lk_3_load_130 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3621 'load' 'lk_3_load_130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_408 : Operation 3622 [1/1] (0.00ns)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_127, i32 7" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3622 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>

State 409 <SV = 300> <Delay = 4.64>
ST_409 : Operation 3623 [1/2] (2.32ns)   --->   "%lk_3_load_129 = load i4 %lk_3_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3623 'load' 'lk_3_load_129' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_409 : Operation 3624 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_129, i32 7" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3624 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3625 [1/1] (0.00ns)   --->   "%or_ln256_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_21, i1 %tmp_681" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3625 'bitconcatenate' 'or_ln256_16' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3626 [1/1] (0.00ns)   --->   "%t_17_addr_9 = getelementptr i8 %t_17, i64 0, i64 9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3626 'getelementptr' 't_17_addr_9' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3627 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln256_16, i4 %t_17_addr_9" [clefia.c:256->clefia.c:314->clefia.c:396]   --->   Operation 3627 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_409 : Operation 3628 [1/2] (2.32ns)   --->   "%lk_3_load_130 = load i4 %lk_3_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3628 'load' 'lk_3_load_130' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_409 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_130, i32 7" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3629 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3630 [1/1] (0.00ns)   --->   "%trunc_ln257_21 = trunc i8 %lk_3_load_129" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3630 'trunc' 'trunc_ln257_21' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3631 [1/1] (0.00ns)   --->   "%or_ln257_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_21, i1 %tmp_682" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3631 'bitconcatenate' 'or_ln257_16' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3632 [1/1] (0.00ns)   --->   "%t_17_addr_10 = getelementptr i8 %t_17, i64 0, i64 10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3632 'getelementptr' 't_17_addr_10' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3633 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln257_16, i4 %t_17_addr_10" [clefia.c:257->clefia.c:314->clefia.c:396]   --->   Operation 3633 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_409 : Operation 3634 [2/2] (2.32ns)   --->   "%lk_3_load_131 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3634 'load' 'lk_3_load_131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_409 : Operation 3635 [1/1] (0.00ns)   --->   "%trunc_ln258_21 = trunc i8 %lk_3_load_130" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3635 'trunc' 'trunc_ln258_21' <Predicate = true> <Delay = 0.00>
ST_409 : Operation 3636 [2/2] (2.32ns)   --->   "%lk_3_load_132 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3636 'load' 'lk_3_load_132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 410 <SV = 301> <Delay = 4.64>
ST_410 : Operation 3637 [1/2] (2.32ns)   --->   "%lk_3_load_131 = load i4 %lk_3_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3637 'load' 'lk_3_load_131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_410 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_131, i32 7" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3638 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3639 [1/1] (0.00ns)   --->   "%or_ln258_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_21, i1 %tmp_683" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3639 'bitconcatenate' 'or_ln258_16' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3640 [1/1] (0.00ns)   --->   "%t_17_addr_11 = getelementptr i8 %t_17, i64 0, i64 11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3640 'getelementptr' 't_17_addr_11' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3641 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln258_16, i4 %t_17_addr_11" [clefia.c:258->clefia.c:314->clefia.c:396]   --->   Operation 3641 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_410 : Operation 3642 [1/2] (2.32ns)   --->   "%lk_3_load_132 = load i4 %lk_3_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3642 'load' 'lk_3_load_132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_410 : Operation 3643 [1/1] (0.00ns)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_132, i32 7" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3643 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3644 [1/1] (0.00ns)   --->   "%trunc_ln259_21 = trunc i8 %lk_3_load_131" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3644 'trunc' 'trunc_ln259_21' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3645 [1/1] (0.00ns)   --->   "%or_ln259_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_21, i1 %tmp_684" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3645 'bitconcatenate' 'or_ln259_16' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3646 [1/1] (0.00ns)   --->   "%t_17_addr_12 = getelementptr i8 %t_17, i64 0, i64 12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3646 'getelementptr' 't_17_addr_12' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3647 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln259_16, i4 %t_17_addr_12" [clefia.c:259->clefia.c:314->clefia.c:396]   --->   Operation 3647 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_410 : Operation 3648 [2/2] (2.32ns)   --->   "%lk_3_load_133 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3648 'load' 'lk_3_load_133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_410 : Operation 3649 [1/1] (0.00ns)   --->   "%trunc_ln260_21 = trunc i8 %lk_3_load_132" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3649 'trunc' 'trunc_ln260_21' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3650 [2/2] (2.32ns)   --->   "%lk_3_load_134 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3650 'load' 'lk_3_load_134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 411 <SV = 302> <Delay = 4.64>
ST_411 : Operation 3651 [1/2] (2.32ns)   --->   "%lk_3_load_133 = load i4 %lk_3_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3651 'load' 'lk_3_load_133' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_411 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_133, i32 7" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3652 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3653 [1/1] (0.00ns)   --->   "%or_ln260_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_21, i1 %tmp_685" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3653 'bitconcatenate' 'or_ln260_16' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3654 [1/1] (0.00ns)   --->   "%t_17_addr_13 = getelementptr i8 %t_17, i64 0, i64 13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3654 'getelementptr' 't_17_addr_13' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3655 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln260_16, i4 %t_17_addr_13" [clefia.c:260->clefia.c:314->clefia.c:396]   --->   Operation 3655 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_411 : Operation 3656 [1/2] (2.32ns)   --->   "%lk_3_load_134 = load i4 %lk_3_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3656 'load' 'lk_3_load_134' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_411 : Operation 3657 [1/1] (0.00ns)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_3_load_134, i32 7" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3657 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3658 [1/1] (0.00ns)   --->   "%trunc_ln261_21 = trunc i8 %lk_3_load_133" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3658 'trunc' 'trunc_ln261_21' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3659 [1/1] (0.00ns)   --->   "%or_ln261_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_21, i1 %tmp_686" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3659 'bitconcatenate' 'or_ln261_16' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3660 [1/1] (0.00ns)   --->   "%t_17_addr_14 = getelementptr i8 %t_17, i64 0, i64 14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3660 'getelementptr' 't_17_addr_14' <Predicate = true> <Delay = 0.00>
ST_411 : Operation 3661 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln261_16, i4 %t_17_addr_14" [clefia.c:261->clefia.c:314->clefia.c:396]   --->   Operation 3661 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_411 : Operation 3662 [1/1] (0.00ns)   --->   "%trunc_ln262_21 = trunc i8 %lk_3_load_134" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3662 'trunc' 'trunc_ln262_21' <Predicate = true> <Delay = 0.00>

State 412 <SV = 303> <Delay = 2.32>
ST_412 : Operation 3663 [1/1] (0.00ns)   --->   "%or_ln262_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_21, i1 %tmp_687" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3663 'bitconcatenate' 'or_ln262_16' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3664 [1/1] (0.00ns)   --->   "%t_17_addr_15 = getelementptr i8 %t_17, i64 0, i64 15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3664 'getelementptr' 't_17_addr_15' <Predicate = true> <Delay = 0.00>
ST_412 : Operation 3665 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln262_16, i4 %t_17_addr_15" [clefia.c:262->clefia.c:314->clefia.c:396]   --->   Operation 3665 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 413 <SV = 304> <Delay = 0.00>
ST_413 : Operation 3666 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label197, i8 %t_17, i8 %lk_3"   --->   Operation 3666 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_413 : Operation 3667 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label198, i8 %rk, i8 %skey"   --->   Operation 3667 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 414 <SV = 305> <Delay = 1.82>
ST_414 : Operation 3668 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label197, i8 %t_17, i8 %lk_3"   --->   Operation 3668 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_414 : Operation 3669 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label198, i8 %rk, i8 %skey"   --->   Operation 3669 'call' 'call_ln0' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_414 : Operation 3670 [1/1] (1.82ns)   --->   "%br_ln0 = br void %ClefiaKeySet.exit11"   --->   Operation 3670 'br' 'br_ln0' <Predicate = (icmp_ln395)> <Delay = 1.82>
ST_414 : Operation 3671 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1113, i8 %ct, i8 %rin_1"   --->   Operation 3671 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 415 <SV = 306> <Delay = 0.00>
ST_415 : Operation 3672 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1113, i8 %ct, i8 %rin_1"   --->   Operation 3672 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 416 <SV = 307> <Delay = 0.00>
ST_416 : Operation 3673 [1/1] (0.00ns)   --->   "%r_1 = phi i5 26, void %while.body.i.i.i263.preheader, i5 22, void %while.body.i.i164.preheader, i5 18, void %while.body.i.i.i94.preheader, i5 0, void %if.else3.i8"   --->   Operation 3673 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_416 : Operation 3674 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2114, i5 %r_1, i8 %rk, i8 %rin_1"   --->   Operation 3674 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 417 <SV = 308> <Delay = 0.00>
ST_417 : Operation 3675 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2114, i5 %r_1, i8 %rk, i8 %rin_1"   --->   Operation 3675 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 418 <SV = 309> <Delay = 0.00>
ST_418 : Operation 3676 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2115, i5 %r_1, i8 %rk, i8 %rin_1"   --->   Operation 3676 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 419 <SV = 310> <Delay = 0.00>
ST_419 : Operation 3677 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2115, i5 %r_1, i8 %rk, i8 %rin_1"   --->   Operation 3677 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 420 <SV = 311> <Delay = 0.00>
ST_420 : Operation 3678 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1116, i8 %rin_1, i8 %fin_7"   --->   Operation 3678 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 421 <SV = 312> <Delay = 1.36>
ST_421 : Operation 3679 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %r_1, i3 0" [clefia.c:432->clefia.c:469]   --->   Operation 3679 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_421 : Operation 3680 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1116, i8 %rin_1, i8 %fin_7"   --->   Operation 3680 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_421 : Operation 3681 [1/1] (1.36ns)   --->   "%icmp_ln230 = icmp_eq  i5 %r_1, i5 0" [clefia.c:230]   --->   Operation 3681 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 3682 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %while.body.i29.i.preheader, void %while.end.i.i383" [clefia.c:230]   --->   Operation 3682 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>

State 422 <SV = 313> <Delay = 5.16>
ST_422 : Operation 3683 [2/2] (5.16ns)   --->   "%call_ln432 = call void @clefia_Pipeline_ClefiaGfn4Inv_label5, i5 %r_1, i8 %fin_7, i8 %shl_ln3, i8 %rk, i8 %fin_7_load_loc, i8 %fin_7_load_1_loc, i8 %fin_7_load_2_loc, i8 %fin_7_load_3_loc, i8 %xor_ln124_474_loc, i8 %xor_ln124_475_loc, i8 %xor_ln124_476_loc, i8 %xor_ln124_477_loc, i8 %fin_7_load_8_loc, i8 %fin_7_load_9_loc, i8 %fin_7_load_10_loc, i8 %fin_7_load_11_loc, i8 %xor_ln124_482_loc, i8 %xor_ln124_483_loc, i8 %xor_ln124_484_loc, i8 %xor_ln124_485_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432->clefia.c:469]   --->   Operation 3683 'call' 'call_ln432' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 423 <SV = 314> <Delay = 2.47>
ST_423 : Operation 3684 [1/2] (2.47ns)   --->   "%call_ln432 = call void @clefia_Pipeline_ClefiaGfn4Inv_label5, i5 %r_1, i8 %fin_7, i8 %shl_ln3, i8 %rk, i8 %fin_7_load_loc, i8 %fin_7_load_1_loc, i8 %fin_7_load_2_loc, i8 %fin_7_load_3_loc, i8 %xor_ln124_474_loc, i8 %xor_ln124_475_loc, i8 %xor_ln124_476_loc, i8 %xor_ln124_477_loc, i8 %fin_7_load_8_loc, i8 %fin_7_load_9_loc, i8 %fin_7_load_10_loc, i8 %fin_7_load_11_loc, i8 %xor_ln124_482_loc, i8 %xor_ln124_483_loc, i8 %xor_ln124_484_loc, i8 %xor_ln124_485_loc, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:432->clefia.c:469]   --->   Operation 3684 'call' 'call_ln432' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 424 <SV = 315> <Delay = 2.32>
ST_424 : Operation 3685 [1/1] (0.00ns)   --->   "%fout_7_addr_14 = getelementptr i8 %fout_7, i64 0, i64 14" [clefia.c:121]   --->   Operation 3685 'getelementptr' 'fout_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 3686 [1/1] (0.00ns)   --->   "%fout_7_addr_15 = getelementptr i8 %fout_7, i64 0, i64 15" [clefia.c:121]   --->   Operation 3686 'getelementptr' 'fout_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 3687 [1/1] (0.00ns)   --->   "%xor_ln124_484_loc_load = load i8 %xor_ln124_484_loc"   --->   Operation 3687 'load' 'xor_ln124_484_loc_load' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 3688 [1/1] (0.00ns)   --->   "%xor_ln124_485_loc_load = load i8 %xor_ln124_485_loc"   --->   Operation 3688 'load' 'xor_ln124_485_loc_load' <Predicate = true> <Delay = 0.00>
ST_424 : Operation 3689 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_485_loc_load, i4 %fout_7_addr_15" [clefia.c:124]   --->   Operation 3689 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_424 : Operation 3690 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_484_loc_load, i4 %fout_7_addr_14" [clefia.c:124]   --->   Operation 3690 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 425 <SV = 316> <Delay = 2.32>
ST_425 : Operation 3691 [1/1] (0.00ns)   --->   "%fout_7_addr_12 = getelementptr i8 %fout_7, i64 0, i64 12" [clefia.c:121]   --->   Operation 3691 'getelementptr' 'fout_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 3692 [1/1] (0.00ns)   --->   "%fout_7_addr_13 = getelementptr i8 %fout_7, i64 0, i64 13" [clefia.c:121]   --->   Operation 3692 'getelementptr' 'fout_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 3693 [1/1] (0.00ns)   --->   "%xor_ln124_482_loc_load = load i8 %xor_ln124_482_loc"   --->   Operation 3693 'load' 'xor_ln124_482_loc_load' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 3694 [1/1] (0.00ns)   --->   "%xor_ln124_483_loc_load = load i8 %xor_ln124_483_loc"   --->   Operation 3694 'load' 'xor_ln124_483_loc_load' <Predicate = true> <Delay = 0.00>
ST_425 : Operation 3695 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_483_loc_load, i4 %fout_7_addr_13" [clefia.c:124]   --->   Operation 3695 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_425 : Operation 3696 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_482_loc_load, i4 %fout_7_addr_12" [clefia.c:124]   --->   Operation 3696 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 426 <SV = 317> <Delay = 2.32>
ST_426 : Operation 3697 [1/1] (0.00ns)   --->   "%fout_7_addr_10 = getelementptr i8 %fout_7, i64 0, i64 10" [clefia.c:114]   --->   Operation 3697 'getelementptr' 'fout_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3698 [1/1] (0.00ns)   --->   "%fout_7_addr_11 = getelementptr i8 %fout_7, i64 0, i64 11" [clefia.c:114]   --->   Operation 3698 'getelementptr' 'fout_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3699 [1/1] (0.00ns)   --->   "%fin_7_load_21 = load i8 %fin_7_load_10_loc"   --->   Operation 3699 'load' 'fin_7_load_21' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3700 [1/1] (0.00ns)   --->   "%fin_7_load_22 = load i8 %fin_7_load_11_loc"   --->   Operation 3700 'load' 'fin_7_load_22' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3701 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_22, i4 %fout_7_addr_11" [clefia.c:117]   --->   Operation 3701 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_426 : Operation 3702 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_21, i4 %fout_7_addr_10" [clefia.c:117]   --->   Operation 3702 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 427 <SV = 318> <Delay = 2.32>
ST_427 : Operation 3703 [1/1] (0.00ns)   --->   "%fout_7_addr_8 = getelementptr i8 %fout_7, i64 0, i64 8" [clefia.c:114]   --->   Operation 3703 'getelementptr' 'fout_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 3704 [1/1] (0.00ns)   --->   "%fout_7_addr_9 = getelementptr i8 %fout_7, i64 0, i64 9" [clefia.c:114]   --->   Operation 3704 'getelementptr' 'fout_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 3705 [1/1] (0.00ns)   --->   "%fin_7_load_19 = load i8 %fin_7_load_8_loc"   --->   Operation 3705 'load' 'fin_7_load_19' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 3706 [1/1] (0.00ns)   --->   "%fin_7_load_20 = load i8 %fin_7_load_9_loc"   --->   Operation 3706 'load' 'fin_7_load_20' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 3707 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_20, i4 %fout_7_addr_9" [clefia.c:117]   --->   Operation 3707 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_427 : Operation 3708 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_19, i4 %fout_7_addr_8" [clefia.c:117]   --->   Operation 3708 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 428 <SV = 319> <Delay = 2.32>
ST_428 : Operation 3709 [1/1] (0.00ns)   --->   "%fout_7_addr_6 = getelementptr i8 %fout_7, i64 0, i64 6" [clefia.c:121]   --->   Operation 3709 'getelementptr' 'fout_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 3710 [1/1] (0.00ns)   --->   "%fout_7_addr_7 = getelementptr i8 %fout_7, i64 0, i64 7" [clefia.c:121]   --->   Operation 3710 'getelementptr' 'fout_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 3711 [1/1] (0.00ns)   --->   "%xor_ln124_476_loc_load = load i8 %xor_ln124_476_loc"   --->   Operation 3711 'load' 'xor_ln124_476_loc_load' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 3712 [1/1] (0.00ns)   --->   "%xor_ln124_477_loc_load = load i8 %xor_ln124_477_loc"   --->   Operation 3712 'load' 'xor_ln124_477_loc_load' <Predicate = true> <Delay = 0.00>
ST_428 : Operation 3713 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_477_loc_load, i4 %fout_7_addr_7" [clefia.c:124]   --->   Operation 3713 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_428 : Operation 3714 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_476_loc_load, i4 %fout_7_addr_6" [clefia.c:124]   --->   Operation 3714 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 429 <SV = 320> <Delay = 2.32>
ST_429 : Operation 3715 [1/1] (0.00ns)   --->   "%fout_7_addr_4 = getelementptr i8 %fout_7, i64 0, i64 4" [clefia.c:121]   --->   Operation 3715 'getelementptr' 'fout_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 3716 [1/1] (0.00ns)   --->   "%fout_7_addr_5 = getelementptr i8 %fout_7, i64 0, i64 5" [clefia.c:121]   --->   Operation 3716 'getelementptr' 'fout_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 3717 [1/1] (0.00ns)   --->   "%xor_ln124_474_loc_load = load i8 %xor_ln124_474_loc"   --->   Operation 3717 'load' 'xor_ln124_474_loc_load' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 3718 [1/1] (0.00ns)   --->   "%xor_ln124_475_loc_load = load i8 %xor_ln124_475_loc"   --->   Operation 3718 'load' 'xor_ln124_475_loc_load' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 3719 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_475_loc_load, i4 %fout_7_addr_5" [clefia.c:124]   --->   Operation 3719 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_429 : Operation 3720 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_474_loc_load, i4 %fout_7_addr_4" [clefia.c:124]   --->   Operation 3720 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 430 <SV = 321> <Delay = 2.32>
ST_430 : Operation 3721 [1/1] (0.00ns)   --->   "%fout_7_addr_2 = getelementptr i8 %fout_7, i64 0, i64 2" [clefia.c:114]   --->   Operation 3721 'getelementptr' 'fout_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3722 [1/1] (0.00ns)   --->   "%fout_7_addr_3 = getelementptr i8 %fout_7, i64 0, i64 3" [clefia.c:114]   --->   Operation 3722 'getelementptr' 'fout_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3723 [1/1] (0.00ns)   --->   "%fin_7_load_17 = load i8 %fin_7_load_2_loc"   --->   Operation 3723 'load' 'fin_7_load_17' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3724 [1/1] (0.00ns)   --->   "%fin_7_load_18 = load i8 %fin_7_load_3_loc"   --->   Operation 3724 'load' 'fin_7_load_18' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3725 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_18, i4 %fout_7_addr_3" [clefia.c:117]   --->   Operation 3725 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_430 : Operation 3726 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_17, i4 %fout_7_addr_2" [clefia.c:117]   --->   Operation 3726 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 431 <SV = 322> <Delay = 2.32>
ST_431 : Operation 3727 [1/1] (0.00ns)   --->   "%fout_7_addr = getelementptr i8 %fout_7, i64 0, i64 0" [clefia.c:114]   --->   Operation 3727 'getelementptr' 'fout_7_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_431 : Operation 3728 [1/1] (0.00ns)   --->   "%fout_7_addr_1 = getelementptr i8 %fout_7, i64 0, i64 1" [clefia.c:114]   --->   Operation 3728 'getelementptr' 'fout_7_addr_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_431 : Operation 3729 [1/1] (0.00ns)   --->   "%fin_7_load = load i8 %fin_7_load_loc"   --->   Operation 3729 'load' 'fin_7_load' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_431 : Operation 3730 [1/1] (0.00ns)   --->   "%fin_7_load_16 = load i8 %fin_7_load_1_loc"   --->   Operation 3730 'load' 'fin_7_load_16' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_431 : Operation 3731 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load_16, i4 %fout_7_addr_1" [clefia.c:117]   --->   Operation 3731 'store' 'store_ln117' <Predicate = (!icmp_ln230)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_431 : Operation 3732 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_7_load, i4 %fout_7_addr" [clefia.c:117]   --->   Operation 3732 'store' 'store_ln117' <Predicate = (!icmp_ln230)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_431 : Operation 3733 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.i.i383"   --->   Operation 3733 'br' 'br_ln0' <Predicate = (!icmp_ln230)> <Delay = 0.00>

State 432 <SV = 323> <Delay = 0.00>
ST_432 : Operation 3734 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1117, i8 %fout_7, i8 %rout_1"   --->   Operation 3734 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 433 <SV = 324> <Delay = 0.00>
ST_433 : Operation 3735 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1117, i8 %fout_7, i8 %rout_1"   --->   Operation 3735 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 434 <SV = 325> <Delay = 0.00>
ST_434 : Operation 3736 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1118, i8 %rout_1, i8 %Clefia_dec"   --->   Operation 3736 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 435 <SV = 326> <Delay = 0.00>
ST_435 : Operation 3737 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteCpy_label1118, i8 %rout_1, i8 %Clefia_dec"   --->   Operation 3737 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 436 <SV = 327> <Delay = 0.00>
ST_436 : Operation 3738 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2119, i8 %rk, i8 %Clefia_dec"   --->   Operation 3738 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 437 <SV = 328> <Delay = 0.00>
ST_437 : Operation 3739 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2119, i8 %rk, i8 %Clefia_dec"   --->   Operation 3739 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 438 <SV = 329> <Delay = 0.00>
ST_438 : Operation 3740 [2/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2120, i8 %rk, i8 %Clefia_dec"   --->   Operation 3740 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 439 <SV = 330> <Delay = 0.00>
ST_439 : Operation 3741 [1/2] (0.00ns)   --->   "%call_ln0 = call void @clefia_Pipeline_ByteXor_label2120, i8 %rk, i8 %Clefia_dec"   --->   Operation 3741 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_439 : Operation 3742 [1/1] (0.00ns)   --->   "%ret_ln471 = ret" [clefia.c:471]   --->   Operation 3742 'ret' 'ret_ln471' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.3ns
The critical path consists of the following:
	s_axi read operation ('key_bitlen') on port 'key_bitlen' [11]  (1 ns)
	'icmp' operation ('icmp_ln401', clefia.c:401) [275]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [1509]  (1.83 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_31', clefia.c:121) [310]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_68_loc_load' on array 'fout', clefia.c:207 [344]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_29', clefia.c:121) [308]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_66_loc_load' on array 'fout', clefia.c:207 [346]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_27', clefia.c:114) [306]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_46' on array 'fout', clefia.c:207 [348]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_25', clefia.c:114) [304]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_44' on array 'fout', clefia.c:207 [350]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_23', clefia.c:121) [302]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_60_loc_load' on array 'fout', clefia.c:207 [352]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_21', clefia.c:121) [300]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_58_loc_load' on array 'fout', clefia.c:207 [354]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_19', clefia.c:114) [298]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_42' on array 'fout', clefia.c:207 [356]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_17', clefia.c:114) [296]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_40' on array 'fout', clefia.c:207 [358]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_15', clefia.c:121) [294]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_50_loc_load' on array 'fout', clefia.c:207 [360]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_13', clefia.c:121) [292]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_48_loc_load' on array 'fout', clefia.c:207 [362]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_11', clefia.c:114) [290]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_38' on array 'fout', clefia.c:207 [364]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_9', clefia.c:114) [288]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_36' on array 'fout', clefia.c:207 [366]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_7', clefia.c:121) [286]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_34_loc_load' on array 'fout', clefia.c:207 [368]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_5', clefia.c:121) [284]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_30_loc_load' on array 'fout', clefia.c:207 [370]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_3', clefia.c:114) [282]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_34' on array 'fout', clefia.c:207 [372]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_2_addr_1', clefia.c:114) [280]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_2_load_32' on array 'fout', clefia.c:207 [374]  (2.32 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [1509]  (1.83 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_31', clefia.c:121) [416]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_121_loc_load' on array 'fout', clefia.c:207 [450]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_29', clefia.c:121) [414]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_119_loc_load' on array 'fout', clefia.c:207 [452]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_27', clefia.c:114) [412]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_46' on array 'fout', clefia.c:207 [454]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_25', clefia.c:114) [410]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_44' on array 'fout', clefia.c:207 [456]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_23', clefia.c:121) [408]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_113_loc_load' on array 'fout', clefia.c:207 [458]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_21', clefia.c:121) [406]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_111_loc_load' on array 'fout', clefia.c:207 [460]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_19', clefia.c:114) [404]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_42' on array 'fout', clefia.c:207 [462]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_17', clefia.c:114) [402]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_40' on array 'fout', clefia.c:207 [464]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_15', clefia.c:121) [400]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_103_loc_load' on array 'fout', clefia.c:207 [466]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_13', clefia.c:121) [398]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_101_loc_load' on array 'fout', clefia.c:207 [468]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_11', clefia.c:114) [396]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_38' on array 'fout', clefia.c:207 [470]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_9', clefia.c:114) [394]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_36' on array 'fout', clefia.c:207 [472]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_7', clefia.c:121) [392]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_87_loc_load' on array 'fout', clefia.c:207 [474]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_5', clefia.c:121) [390]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_83_loc_load' on array 'fout', clefia.c:207 [476]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_3', clefia.c:114) [388]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_34' on array 'fout', clefia.c:207 [478]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_1_addr_1', clefia.c:114) [386]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_1_load_32' on array 'fout', clefia.c:207 [480]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_load_26', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [537]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_load_28', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [541]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_load_30', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [545]  (2.32 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [1509]  (1.83 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_15', clefia.c:121) [568]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_15_loc_load' on array 'fout', clefia.c:190 [586]  (2.32 ns)

 <State 60>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_13', clefia.c:121) [566]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_13_loc_load' on array 'fout', clefia.c:190 [588]  (2.32 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_11', clefia.c:114) [564]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_load_22' on array 'fout', clefia.c:190 [590]  (2.32 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_9', clefia.c:114) [562]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_load_20' on array 'fout', clefia.c:190 [592]  (2.32 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_7', clefia.c:121) [560]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_7_loc_load' on array 'fout', clefia.c:190 [594]  (2.32 ns)

 <State 64>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_5', clefia.c:121) [558]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_5_loc_load' on array 'fout', clefia.c:190 [596]  (2.32 ns)

 <State 65>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_3', clefia.c:114) [556]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_load_18' on array 'fout', clefia.c:190 [598]  (2.32 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_addr_1', clefia.c:114) [554]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_load_16' on array 'fout', clefia.c:190 [600]  (2.32 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 0ns
The critical path consists of the following:

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 0ns
The critical path consists of the following:

 <State 71>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('a', clefia.c:305->clefia.c:396) [604]  (0 ns)
	'load' operation ('lk_load_135', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [606]  (2.32 ns)

 <State 72>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_135', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [606]  (2.32 ns)

 <State 73>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [609]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln6', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [613]  (2.32 ns)

 <State 74>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_2', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [623]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln8', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [627]  (2.32 ns)

 <State 75>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_4', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [637]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln1', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [641]  (2.32 ns)

 <State 76>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_6', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [651]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln3', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [655]  (2.32 ns)

 <State 77>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_8', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [664]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln4', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [669]  (2.32 ns)

 <State 78>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_10', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [678]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln10', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [683]  (2.32 ns)

 <State 79>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_12', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [692]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln12', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [697]  (2.32 ns)

 <State 80>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_14', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [706]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln14', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [711]  (2.32 ns)

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 0ns
The critical path consists of the following:

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 0ns
The critical path consists of the following:

 <State 85>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_136', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [720]  (2.32 ns)

 <State 86>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_136', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [720]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_1', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [726]  (2.32 ns)

 <State 87>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_16', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [728]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_1', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [732]  (2.32 ns)

 <State 88>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_18', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [740]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_1', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [744]  (2.32 ns)

 <State 89>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_20', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [752]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_1', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [756]  (2.32 ns)

 <State 90>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_22', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [763]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_1', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [768]  (2.32 ns)

 <State 91>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_24', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [775]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_1', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [780]  (2.32 ns)

 <State 92>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_26', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [787]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_1', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [792]  (2.32 ns)

 <State 93>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_28', clefia.c:260->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [799]  (2.32 ns)
	'store' operation ('store_ln260', clefia.c:260->clefia.c:314->clefia.c:396) of variable 'or_ln260_1', clefia.c:260->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [804]  (2.32 ns)

 <State 94>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_29', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [805]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_1', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [810]  (2.32 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0ns
The critical path consists of the following:

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_137', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [818]  (2.32 ns)

 <State 100>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_137', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [818]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_2', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [824]  (2.32 ns)

 <State 101>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_31', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [826]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_2', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [830]  (2.32 ns)

 <State 102>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_33', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [838]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_2', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [842]  (2.32 ns)

 <State 103>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_35', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [850]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_2', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [854]  (2.32 ns)

 <State 104>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_37', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [861]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_2', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [866]  (2.32 ns)

 <State 105>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_39', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [873]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_2', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [878]  (2.32 ns)

 <State 106>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_41', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [885]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_2', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [890]  (2.32 ns)

 <State 107>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_42', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [891]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_2', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [896]  (2.32 ns)

 <State 108>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_44', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [903]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_2', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [908]  (2.32 ns)

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_138', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [917]  (2.32 ns)

 <State 114>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_138', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [917]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_3', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [923]  (2.32 ns)

 <State 115>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_46', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [925]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_3', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [929]  (2.32 ns)

 <State 116>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_48', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [937]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_3', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [941]  (2.32 ns)

 <State 117>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_50', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [949]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_3', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [953]  (2.32 ns)

 <State 118>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_52', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [960]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_3', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [965]  (2.32 ns)

 <State 119>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_54', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [972]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_3', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [977]  (2.32 ns)

 <State 120>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_56', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [984]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_3', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [989]  (2.32 ns)

 <State 121>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_58', clefia.c:260->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [996]  (2.32 ns)
	'store' operation ('store_ln260', clefia.c:260->clefia.c:314->clefia.c:396) of variable 'or_ln260_3', clefia.c:260->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1001]  (2.32 ns)

 <State 122>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_59', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1002]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_3', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1007]  (2.32 ns)

 <State 123>: 0ns
The critical path consists of the following:

 <State 124>: 0ns
The critical path consists of the following:

 <State 125>: 0ns
The critical path consists of the following:

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_139', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1015]  (2.32 ns)

 <State 128>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_139', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1015]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_4', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1021]  (2.32 ns)

 <State 129>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_61', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1023]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_4', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1027]  (2.32 ns)

 <State 130>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_62', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1029]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_4', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1033]  (2.32 ns)

 <State 131>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_64', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1041]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_4', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1045]  (2.32 ns)

 <State 132>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_66', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1053]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_4', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1057]  (2.32 ns)

 <State 133>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_68', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1064]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_4', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1069]  (2.32 ns)

 <State 134>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_70', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1076]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_4', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1081]  (2.32 ns)

 <State 135>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_72', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1088]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_4', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1093]  (2.32 ns)

 <State 136>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_74', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1100]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_4', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1105]  (2.32 ns)

 <State 137>: 0ns
The critical path consists of the following:

 <State 138>: 0ns
The critical path consists of the following:

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 0ns
The critical path consists of the following:

 <State 141>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_140', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1114]  (2.32 ns)

 <State 142>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_140', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1114]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_9', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1120]  (2.32 ns)

 <State 143>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_76', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1122]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_9', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1126]  (2.32 ns)

 <State 144>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_78', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1134]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_9', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1138]  (2.32 ns)

 <State 145>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_80', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1146]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_9', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1150]  (2.32 ns)

 <State 146>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_82', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1157]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_9', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1162]  (2.32 ns)

 <State 147>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_84', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1169]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_9', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1174]  (2.32 ns)

 <State 148>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_86', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1181]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_9', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1186]  (2.32 ns)

 <State 149>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_88', clefia.c:260->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1193]  (2.32 ns)
	'store' operation ('store_ln260', clefia.c:260->clefia.c:314->clefia.c:396) of variable 'or_ln260_9', clefia.c:260->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1198]  (2.32 ns)

 <State 150>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_89', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1199]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_9', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1204]  (2.32 ns)

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_141', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1212]  (2.32 ns)

 <State 156>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_141', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1212]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_s', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1218]  (2.32 ns)

 <State 157>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_91', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1220]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_s', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1224]  (2.32 ns)

 <State 158>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_93', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1232]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_s', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1236]  (2.32 ns)

 <State 159>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_95', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1244]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_s', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1248]  (2.32 ns)

 <State 160>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_97', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1255]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_s', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1260]  (2.32 ns)

 <State 161>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_99', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1267]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_s', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1272]  (2.32 ns)

 <State 162>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_101', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1279]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_s', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1284]  (2.32 ns)

 <State 163>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_102', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1285]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_s', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1290]  (2.32 ns)

 <State 164>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_104', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1297]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_s', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1302]  (2.32 ns)

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_142', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1311]  (2.32 ns)

 <State 170>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_142', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1311]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_5', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1317]  (2.32 ns)

 <State 171>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_106', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1319]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_5', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1323]  (2.32 ns)

 <State 172>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_107', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1325]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_5', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1329]  (2.32 ns)

 <State 173>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_109', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1337]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_5', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1341]  (2.32 ns)

 <State 174>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_111', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1349]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_5', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1353]  (2.32 ns)

 <State 175>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_113', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1360]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_5', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1365]  (2.32 ns)

 <State 176>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_115', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1372]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_5', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1377]  (2.32 ns)

 <State 177>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_117', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1384]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_5', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1389]  (2.32 ns)

 <State 178>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_119', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1396]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_5', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1401]  (2.32 ns)

 <State 179>: 0ns
The critical path consists of the following:

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_load_143', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1409]  (2.32 ns)

 <State 184>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_143', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1409]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_6', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1415]  (2.32 ns)

 <State 185>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_121', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1417]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_6', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1421]  (2.32 ns)

 <State 186>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_123', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1429]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_6', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1433]  (2.32 ns)

 <State 187>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_125', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1441]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_6', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1445]  (2.32 ns)

 <State 188>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_127', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1452]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_6', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1457]  (2.32 ns)

 <State 189>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_129', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1464]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_6', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1469]  (2.32 ns)

 <State 190>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_131', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1476]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_6', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1481]  (2.32 ns)

 <State 191>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_133', clefia.c:260->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1488]  (2.32 ns)
	'store' operation ('store_ln260', clefia.c:260->clefia.c:314->clefia.c:396) of variable 'or_ln260_6', clefia.c:260->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1493]  (2.32 ns)

 <State 192>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln262', clefia.c:262->clefia.c:314->clefia.c:396) of variable 'or_ln262_6', clefia.c:262->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1504]  (2.32 ns)

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [1509]  (1.83 ns)

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 1.36ns
The critical path consists of the following:
	'phi' operation ('r') [1509]  (0 ns)
	'icmp' operation ('icmp_ln193', clefia.c:193) [1514]  (1.36 ns)

 <State 202>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'clefia_Pipeline_ClefiaGfn4_label366' [1533]  (1.59 ns)

 <State 203>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'clefia_Pipeline_ClefiaGfn4_label366' [1533]  (2.47 ns)

 <State 204>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_15', clefia.c:121) [1532]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_263_loc_load' on array 'fout', clefia.c:190 [1550]  (2.32 ns)

 <State 205>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_13', clefia.c:121) [1530]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_261_loc_load' on array 'fout', clefia.c:190 [1552]  (2.32 ns)

 <State 206>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_11', clefia.c:114) [1528]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_3_load_22' on array 'fout', clefia.c:190 [1554]  (2.32 ns)

 <State 207>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_9', clefia.c:114) [1526]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_3_load_20' on array 'fout', clefia.c:190 [1556]  (2.32 ns)

 <State 208>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_7', clefia.c:121) [1524]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_255_loc_load' on array 'fout', clefia.c:190 [1558]  (2.32 ns)

 <State 209>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_5', clefia.c:121) [1522]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_253_loc_load' on array 'fout', clefia.c:190 [1560]  (2.32 ns)

 <State 210>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_3', clefia.c:114) [1520]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_3_load_18' on array 'fout', clefia.c:190 [1562]  (2.32 ns)

 <State 211>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_3_addr_1', clefia.c:114) [1518]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_3_load_16' on array 'fout', clefia.c:190 [1564]  (2.32 ns)

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'clefia_Pipeline_ByteXor_label269' [1570]  (3.25 ns)

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'clefia_Pipeline_ByteXor_label270' [1571]  (3.25 ns)

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln401_1', clefia.c:401) [1578]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [2812]  (1.83 ns)

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_31', clefia.c:121) [1613]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_311_loc_load' on array 'fout', clefia.c:207 [1647]  (2.32 ns)

 <State 226>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_29', clefia.c:121) [1611]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_309_loc_load' on array 'fout', clefia.c:207 [1649]  (2.32 ns)

 <State 227>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_27', clefia.c:114) [1609]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_46' on array 'fout', clefia.c:207 [1651]  (2.32 ns)

 <State 228>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_25', clefia.c:114) [1607]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_44' on array 'fout', clefia.c:207 [1653]  (2.32 ns)

 <State 229>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_23', clefia.c:121) [1605]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_303_loc_load' on array 'fout', clefia.c:207 [1655]  (2.32 ns)

 <State 230>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_21', clefia.c:121) [1603]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_301_loc_load' on array 'fout', clefia.c:207 [1657]  (2.32 ns)

 <State 231>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_19', clefia.c:114) [1601]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_42' on array 'fout', clefia.c:207 [1659]  (2.32 ns)

 <State 232>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_17', clefia.c:114) [1599]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_40' on array 'fout', clefia.c:207 [1661]  (2.32 ns)

 <State 233>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_15', clefia.c:121) [1597]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_295_loc_load' on array 'fout', clefia.c:207 [1663]  (2.32 ns)

 <State 234>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_13', clefia.c:121) [1595]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_293_loc_load' on array 'fout', clefia.c:207 [1665]  (2.32 ns)

 <State 235>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_11', clefia.c:114) [1593]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_38' on array 'fout', clefia.c:207 [1667]  (2.32 ns)

 <State 236>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_9', clefia.c:114) [1591]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_36' on array 'fout', clefia.c:207 [1669]  (2.32 ns)

 <State 237>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_7', clefia.c:121) [1589]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_287_loc_load' on array 'fout', clefia.c:207 [1671]  (2.32 ns)

 <State 238>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_5', clefia.c:121) [1587]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_285_loc_load' on array 'fout', clefia.c:207 [1673]  (2.32 ns)

 <State 239>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_3', clefia.c:114) [1585]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_34' on array 'fout', clefia.c:207 [1675]  (2.32 ns)

 <State 240>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_6_addr_1', clefia.c:114) [1583]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_6_load_32' on array 'fout', clefia.c:207 [1677]  (2.32 ns)

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 0ns
The critical path consists of the following:

 <State 244>: 0ns
The critical path consists of the following:

 <State 245>: 0ns
The critical path consists of the following:

 <State 246>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [2812]  (1.83 ns)

 <State 247>: 0ns
The critical path consists of the following:

 <State 248>: 0ns
The critical path consists of the following:

 <State 249>: 0ns
The critical path consists of the following:

 <State 250>: 0ns
The critical path consists of the following:

 <State 251>: 0ns
The critical path consists of the following:

 <State 252>: 0ns
The critical path consists of the following:

 <State 253>: 0ns
The critical path consists of the following:

 <State 254>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_31', clefia.c:121) [1719]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_343_loc_load' on array 'fout', clefia.c:207 [1753]  (2.32 ns)

 <State 255>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_29', clefia.c:121) [1717]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_341_loc_load' on array 'fout', clefia.c:207 [1755]  (2.32 ns)

 <State 256>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_27', clefia.c:114) [1715]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_46' on array 'fout', clefia.c:207 [1757]  (2.32 ns)

 <State 257>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_25', clefia.c:114) [1713]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_44' on array 'fout', clefia.c:207 [1759]  (2.32 ns)

 <State 258>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_23', clefia.c:121) [1711]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_335_loc_load' on array 'fout', clefia.c:207 [1761]  (2.32 ns)

 <State 259>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_21', clefia.c:121) [1709]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_333_loc_load' on array 'fout', clefia.c:207 [1763]  (2.32 ns)

 <State 260>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_19', clefia.c:114) [1707]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_42' on array 'fout', clefia.c:207 [1765]  (2.32 ns)

 <State 261>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_17', clefia.c:114) [1705]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_40' on array 'fout', clefia.c:207 [1767]  (2.32 ns)

 <State 262>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_15', clefia.c:121) [1703]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_327_loc_load' on array 'fout', clefia.c:207 [1769]  (2.32 ns)

 <State 263>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_13', clefia.c:121) [1701]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_325_loc_load' on array 'fout', clefia.c:207 [1771]  (2.32 ns)

 <State 264>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_11', clefia.c:114) [1699]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_38' on array 'fout', clefia.c:207 [1773]  (2.32 ns)

 <State 265>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_9', clefia.c:114) [1697]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_36' on array 'fout', clefia.c:207 [1775]  (2.32 ns)

 <State 266>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_7', clefia.c:121) [1695]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_319_loc_load' on array 'fout', clefia.c:207 [1777]  (2.32 ns)

 <State 267>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_5', clefia.c:121) [1693]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_317_loc_load' on array 'fout', clefia.c:207 [1779]  (2.32 ns)

 <State 268>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_3', clefia.c:114) [1691]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_34' on array 'fout', clefia.c:207 [1781]  (2.32 ns)

 <State 269>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_5_addr_1', clefia.c:114) [1689]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_5_load_32' on array 'fout', clefia.c:207 [1783]  (2.32 ns)

 <State 270>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_1_load_26', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [1840]  (2.32 ns)

 <State 271>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_1_load_28', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [1844]  (2.32 ns)

 <State 272>: 2.32ns
The critical path consists of the following:
	'load' operation ('skey256_1_load_30', clefia.c:124->clefia.c:344->clefia.c:399) on array 'skey256', clefia.c:323->clefia.c:399 [1848]  (2.32 ns)

 <State 273>: 0ns
The critical path consists of the following:

 <State 274>: 0ns
The critical path consists of the following:

 <State 275>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [2812]  (1.83 ns)

 <State 276>: 0ns
The critical path consists of the following:

 <State 277>: 0ns
The critical path consists of the following:

 <State 278>: 0ns
The critical path consists of the following:

 <State 279>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_15', clefia.c:121) [1871]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_279_loc_load' on array 'fout', clefia.c:190 [1889]  (2.32 ns)

 <State 280>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_13', clefia.c:121) [1869]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_277_loc_load' on array 'fout', clefia.c:190 [1891]  (2.32 ns)

 <State 281>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_11', clefia.c:114) [1867]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_4_load_22' on array 'fout', clefia.c:190 [1893]  (2.32 ns)

 <State 282>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_9', clefia.c:114) [1865]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_4_load_20' on array 'fout', clefia.c:190 [1895]  (2.32 ns)

 <State 283>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_7', clefia.c:121) [1863]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_271_loc_load' on array 'fout', clefia.c:190 [1897]  (2.32 ns)

 <State 284>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_5', clefia.c:121) [1861]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_269_loc_load' on array 'fout', clefia.c:190 [1899]  (2.32 ns)

 <State 285>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_3', clefia.c:114) [1859]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_4_load_18' on array 'fout', clefia.c:190 [1901]  (2.32 ns)

 <State 286>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_4_addr_1', clefia.c:114) [1857]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_4_load_16' on array 'fout', clefia.c:190 [1903]  (2.32 ns)

 <State 287>: 0ns
The critical path consists of the following:

 <State 288>: 0ns
The critical path consists of the following:

 <State 289>: 0ns
The critical path consists of the following:

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('a', clefia.c:305->clefia.c:396) [1907]  (0 ns)
	'load' operation ('lk_3_load_135', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1909]  (2.32 ns)

 <State 292>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_135', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1909]  (2.32 ns)

 <State 293>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1912]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_7', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1916]  (2.32 ns)

 <State 294>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_2', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1926]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_7', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1930]  (2.32 ns)

 <State 295>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_4', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1940]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_7', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1944]  (2.32 ns)

 <State 296>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_6', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1954]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_7', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1958]  (2.32 ns)

 <State 297>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_8', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1967]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_7', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1972]  (2.32 ns)

 <State 298>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_10', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1981]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_7', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [1986]  (2.32 ns)

 <State 299>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_12', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [1995]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_7', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2000]  (2.32 ns)

 <State 300>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_14', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2009]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_7', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2014]  (2.32 ns)

 <State 301>: 0ns
The critical path consists of the following:

 <State 302>: 0ns
The critical path consists of the following:

 <State 303>: 0ns
The critical path consists of the following:

 <State 304>: 0ns
The critical path consists of the following:

 <State 305>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_136', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2023]  (2.32 ns)

 <State 306>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_136', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2023]  (2.32 ns)

 <State 307>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_15', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2025]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_8', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2029]  (2.32 ns)

 <State 308>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_17', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2037]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_8', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2041]  (2.32 ns)

 <State 309>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_19', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2049]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_8', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2053]  (2.32 ns)

 <State 310>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_21', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2061]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_8', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2065]  (2.32 ns)

 <State 311>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_23', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2072]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_8', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2077]  (2.32 ns)

 <State 312>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_25', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2084]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_8', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2089]  (2.32 ns)

 <State 313>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_27', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2096]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_8', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2101]  (2.32 ns)

 <State 314>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_29', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2108]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_8', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2113]  (2.32 ns)

 <State 315>: 0ns
The critical path consists of the following:

 <State 316>: 0ns
The critical path consists of the following:

 <State 317>: 0ns
The critical path consists of the following:

 <State 318>: 0ns
The critical path consists of the following:

 <State 319>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_137', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2121]  (2.32 ns)

 <State 320>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_137', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2121]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_10', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2127]  (2.32 ns)

 <State 321>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_31', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2129]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_10', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2133]  (2.32 ns)

 <State 322>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_32', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2135]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_10', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2139]  (2.32 ns)

 <State 323>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_34', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2147]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_10', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2151]  (2.32 ns)

 <State 324>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_36', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2159]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_10', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2163]  (2.32 ns)

 <State 325>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_38', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2170]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_10', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2175]  (2.32 ns)

 <State 326>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_40', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2182]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_10', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2187]  (2.32 ns)

 <State 327>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_42', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2194]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_10', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2199]  (2.32 ns)

 <State 328>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_44', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2206]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_10', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2211]  (2.32 ns)

 <State 329>: 0ns
The critical path consists of the following:

 <State 330>: 0ns
The critical path consists of the following:

 <State 331>: 0ns
The critical path consists of the following:

 <State 332>: 0ns
The critical path consists of the following:

 <State 333>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_138', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2220]  (2.32 ns)

 <State 334>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_138', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2220]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_11', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2226]  (2.32 ns)

 <State 335>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_46', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2228]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_11', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2232]  (2.32 ns)

 <State 336>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_47', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2234]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_11', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2238]  (2.32 ns)

 <State 337>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_49', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2246]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_11', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2250]  (2.32 ns)

 <State 338>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_51', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2258]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_11', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2262]  (2.32 ns)

 <State 339>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_53', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2269]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_11', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2274]  (2.32 ns)

 <State 340>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_55', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2281]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_11', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2286]  (2.32 ns)

 <State 341>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_57', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2293]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_11', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2298]  (2.32 ns)

 <State 342>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_59', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2305]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_11', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2310]  (2.32 ns)

 <State 343>: 0ns
The critical path consists of the following:

 <State 344>: 0ns
The critical path consists of the following:

 <State 345>: 0ns
The critical path consists of the following:

 <State 346>: 0ns
The critical path consists of the following:

 <State 347>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_139', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2318]  (2.32 ns)

 <State 348>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_139', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2318]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_12', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2324]  (2.32 ns)

 <State 349>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_61', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2326]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_12', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2330]  (2.32 ns)

 <State 350>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_62', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2332]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_12', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2336]  (2.32 ns)

 <State 351>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_64', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2344]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_12', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2348]  (2.32 ns)

 <State 352>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_66', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2356]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_12', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2360]  (2.32 ns)

 <State 353>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_68', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2367]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_12', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2372]  (2.32 ns)

 <State 354>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_70', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2379]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_12', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2384]  (2.32 ns)

 <State 355>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_72', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2391]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_12', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2396]  (2.32 ns)

 <State 356>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_74', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2403]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_12', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2408]  (2.32 ns)

 <State 357>: 0ns
The critical path consists of the following:

 <State 358>: 0ns
The critical path consists of the following:

 <State 359>: 0ns
The critical path consists of the following:

 <State 360>: 0ns
The critical path consists of the following:

 <State 361>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_140', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2417]  (2.32 ns)

 <State 362>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_140', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2417]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_13', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2423]  (2.32 ns)

 <State 363>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_76', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2425]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_13', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2429]  (2.32 ns)

 <State 364>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_77', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2431]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_13', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2435]  (2.32 ns)

 <State 365>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_79', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2443]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_13', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2447]  (2.32 ns)

 <State 366>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_81', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2455]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_13', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2459]  (2.32 ns)

 <State 367>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_83', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2466]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_13', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2471]  (2.32 ns)

 <State 368>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_85', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2478]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_13', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2483]  (2.32 ns)

 <State 369>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_87', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2490]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_13', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2495]  (2.32 ns)

 <State 370>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_89', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2502]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_13', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2507]  (2.32 ns)

 <State 371>: 0ns
The critical path consists of the following:

 <State 372>: 0ns
The critical path consists of the following:

 <State 373>: 0ns
The critical path consists of the following:

 <State 374>: 0ns
The critical path consists of the following:

 <State 375>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_141', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2515]  (2.32 ns)

 <State 376>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_141', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2515]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_14', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2521]  (2.32 ns)

 <State 377>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_91', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2523]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_14', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2527]  (2.32 ns)

 <State 378>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_92', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2529]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_14', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2533]  (2.32 ns)

 <State 379>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_94', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2541]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_14', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2545]  (2.32 ns)

 <State 380>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_96', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2553]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_14', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2557]  (2.32 ns)

 <State 381>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_98', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2564]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_14', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2569]  (2.32 ns)

 <State 382>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_100', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2576]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_14', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2581]  (2.32 ns)

 <State 383>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_102', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2588]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_14', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2593]  (2.32 ns)

 <State 384>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_104', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2600]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_14', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2605]  (2.32 ns)

 <State 385>: 0ns
The critical path consists of the following:

 <State 386>: 0ns
The critical path consists of the following:

 <State 387>: 0ns
The critical path consists of the following:

 <State 388>: 0ns
The critical path consists of the following:

 <State 389>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_142', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2614]  (2.32 ns)

 <State 390>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_142', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2614]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_15', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2620]  (2.32 ns)

 <State 391>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_106', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2622]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_15', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2626]  (2.32 ns)

 <State 392>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_107', clefia.c:248->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2628]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248->clefia.c:314->clefia.c:396) of variable 'or_ln248_15', clefia.c:248->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2632]  (2.32 ns)

 <State 393>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_109', clefia.c:250->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2640]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250->clefia.c:314->clefia.c:396) of variable 'or_ln250_15', clefia.c:250->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2644]  (2.32 ns)

 <State 394>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_111', clefia.c:252->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2652]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252->clefia.c:314->clefia.c:396) of variable 'or_ln252_15', clefia.c:252->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2656]  (2.32 ns)

 <State 395>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_113', clefia.c:255->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2663]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255->clefia.c:314->clefia.c:396) of variable 'or_ln255_15', clefia.c:255->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2668]  (2.32 ns)

 <State 396>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_115', clefia.c:257->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2675]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257->clefia.c:314->clefia.c:396) of variable 'or_ln257_15', clefia.c:257->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2680]  (2.32 ns)

 <State 397>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_117', clefia.c:259->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2687]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259->clefia.c:314->clefia.c:396) of variable 'or_ln259_15', clefia.c:259->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2692]  (2.32 ns)

 <State 398>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_119', clefia.c:261->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2699]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261->clefia.c:314->clefia.c:396) of variable 'or_ln261_15', clefia.c:261->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2704]  (2.32 ns)

 <State 399>: 0ns
The critical path consists of the following:

 <State 400>: 0ns
The critical path consists of the following:

 <State 401>: 0ns
The critical path consists of the following:

 <State 402>: 0ns
The critical path consists of the following:

 <State 403>: 2.32ns
The critical path consists of the following:
	'load' operation ('lk_3_load_143', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2712]  (2.32 ns)

 <State 404>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_143', clefia.c:246->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2712]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246->clefia.c:314->clefia.c:396) of variable 'or_ln246_16', clefia.c:246->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2718]  (2.32 ns)

 <State 405>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_121', clefia.c:247->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2720]  (2.32 ns)
	'store' operation ('store_ln247', clefia.c:247->clefia.c:314->clefia.c:396) of variable 'or_ln247_16', clefia.c:247->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2724]  (2.32 ns)

 <State 406>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_123', clefia.c:249->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2732]  (2.32 ns)
	'store' operation ('store_ln249', clefia.c:249->clefia.c:314->clefia.c:396) of variable 'or_ln249_16', clefia.c:249->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2736]  (2.32 ns)

 <State 407>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_125', clefia.c:251->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2744]  (2.32 ns)
	'store' operation ('store_ln251', clefia.c:251->clefia.c:314->clefia.c:396) of variable 'or_ln251_16', clefia.c:251->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2748]  (2.32 ns)

 <State 408>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_127', clefia.c:253->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2755]  (2.32 ns)
	'store' operation ('store_ln253', clefia.c:253->clefia.c:314->clefia.c:396) of variable 'or_ln253_16', clefia.c:253->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2760]  (2.32 ns)

 <State 409>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_129', clefia.c:256->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2767]  (2.32 ns)
	'store' operation ('store_ln256', clefia.c:256->clefia.c:314->clefia.c:396) of variable 'or_ln256_16', clefia.c:256->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2772]  (2.32 ns)

 <State 410>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_131', clefia.c:258->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2779]  (2.32 ns)
	'store' operation ('store_ln258', clefia.c:258->clefia.c:314->clefia.c:396) of variable 'or_ln258_16', clefia.c:258->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2784]  (2.32 ns)

 <State 411>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_3_load_133', clefia.c:260->clefia.c:314->clefia.c:396) on array 'lk', clefia.c:298->clefia.c:396 [2791]  (2.32 ns)
	'store' operation ('store_ln260', clefia.c:260->clefia.c:314->clefia.c:396) of variable 'or_ln260_16', clefia.c:260->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2796]  (2.32 ns)

 <State 412>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln262', clefia.c:262->clefia.c:314->clefia.c:396) of variable 'or_ln262_16', clefia.c:262->clefia.c:314->clefia.c:396 on array 't', clefia.c:244->clefia.c:314->clefia.c:396 [2807]  (2.32 ns)

 <State 413>: 0ns
The critical path consists of the following:

 <State 414>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [2812]  (1.83 ns)

 <State 415>: 0ns
The critical path consists of the following:

 <State 416>: 0ns
The critical path consists of the following:

 <State 417>: 0ns
The critical path consists of the following:

 <State 418>: 0ns
The critical path consists of the following:

 <State 419>: 0ns
The critical path consists of the following:

 <State 420>: 0ns
The critical path consists of the following:

 <State 421>: 1.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln230', clefia.c:230) [2818]  (1.36 ns)

 <State 422>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln432', clefia.c:432->clefia.c:469) to 'clefia_Pipeline_ClefiaGfn4Inv_label5' [2837]  (5.17 ns)

 <State 423>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln432', clefia.c:432->clefia.c:469) to 'clefia_Pipeline_ClefiaGfn4Inv_label5' [2837]  (2.47 ns)

 <State 424>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_15', clefia.c:121) [2836]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_485_loc_load' on array 'fout', clefia.c:226 [2854]  (2.32 ns)

 <State 425>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_13', clefia.c:121) [2834]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_483_loc_load' on array 'fout', clefia.c:226 [2856]  (2.32 ns)

 <State 426>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_11', clefia.c:114) [2832]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_7_load_22' on array 'fout', clefia.c:226 [2858]  (2.32 ns)

 <State 427>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_9', clefia.c:114) [2830]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_7_load_20' on array 'fout', clefia.c:226 [2860]  (2.32 ns)

 <State 428>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_7', clefia.c:121) [2828]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_477_loc_load' on array 'fout', clefia.c:226 [2862]  (2.32 ns)

 <State 429>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_5', clefia.c:121) [2826]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_475_loc_load' on array 'fout', clefia.c:226 [2864]  (2.32 ns)

 <State 430>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_3', clefia.c:114) [2824]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_7_load_18' on array 'fout', clefia.c:226 [2866]  (2.32 ns)

 <State 431>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fout_7_addr_1', clefia.c:114) [2822]  (0 ns)
	'store' operation ('store_ln117', clefia.c:117) of variable 'fin_7_load_16' on array 'fout', clefia.c:226 [2868]  (2.32 ns)

 <State 432>: 0ns
The critical path consists of the following:

 <State 433>: 0ns
The critical path consists of the following:

 <State 434>: 0ns
The critical path consists of the following:

 <State 435>: 0ns
The critical path consists of the following:

 <State 436>: 0ns
The critical path consists of the following:

 <State 437>: 0ns
The critical path consists of the following:

 <State 438>: 0ns
The critical path consists of the following:

 <State 439>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
