Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/accumulator.v" Line 1. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/PC_mux.v" Line 1. Module PC_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/addr_mux.v" Line 1. Module addr_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/accumulator.v" Line 1. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/PC_mux.v" Line 1. Module PC_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/addr_mux.v" Line 1. Module addr_mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/simulation/controller.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lipsi_top2
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
