[Version]
Version=9.3

[Designs]
psl_verilog=.\PSL_Verilog\PSL_Verilog.adf
psl_vhdl=.\PSL_VHDL\PSL_VHDL.adf
sva_verilog=.\SVA_Verilog\SVA_Verilog.adf
[Expand]
psl_verilog=1
psl_vhdl=0
sva_verilog=0
[Settings]
Active=psl_verilog
[Browser]
sort=order
mode=none
[Order]
order=1
macro=
