Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 20:22:34 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
| Design       : ntt_memory_wrapper
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10793 |         2743 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             226 |           97 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             326 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                           Enable Signal                                                          |                                        Set/Reset Signal                                        | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk2[1].TW_ROM/tw1/brom_out[0]                                                      |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                3 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[5].NTT_SDF_STAGE/tw_addr[1]                                                    |                2 |              5 |
|  clk_IBUF_BUFG | ntt_start                                                                                                                        | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[9].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[9]_9                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[8].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[8]_7                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[10].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[10]_10                                                               | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[7].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[7]_6                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[6].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[6]_5                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[5].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[5]_4                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[4].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[4]_3                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[3]_2                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[2]_1                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[1]_0                                                                  | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/DELAY_FINISH/stage_finish[0]_11                                                                 | rst_IBUF                                                                                       |                3 |             12 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[11].NTT_SDF_STAGE/DELAY_FINISH/wea_OBUF                                                                          | rst_IBUF                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | DELAY_START/read_address0                                                                                                        | rst_IBUF                                                                                       |                4 |             13 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             16 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             16 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                             | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             18 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             18 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                8 |             21 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |
|  clk_IBUF_BUFG | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             23 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[10].NTT_SDF_STAGE/p_0_in                                                       |               27 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[9].NTT_SDF_STAGE/p_0_in                                                        |               22 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  | DUT_NTT/genblk3[11].NTT_SDF_STAGE/counter_reg[0]                                               |               29 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                  |                                                                                                |             2770 |          12808 |
+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+----------------+


