Reading timing models for corner min_ff_n40C_1v95…
Reading cell library for the 'min_ff_n40C_1v95' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading top-level netlist at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v'…
Linking design 'clk_int_div' from netlist…
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 905, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_46.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1031, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1033, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1046, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_133.
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'min_ff_n40C_1v95' corner at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/min/clk_int_div.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: div_valid_i (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.003425    0.016160    0.008867    1.008867 ^ div_valid_i (in)
                                                         div_valid_i (net)
                      0.016160    0.000000    1.008867 ^ input10/A (sky130_fd_sc_hd__buf_1)
     3    0.009426    0.087636    0.087293    1.096160 ^ input10/X (sky130_fd_sc_hd__buf_1)
                                                         net10 (net)
                      0.087636    0.000074    1.096233 ^ _197_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.006138    0.049811    0.104731    1.200964 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.049811    0.000085    1.201049 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.058305    0.090680    1.291729 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.058308    0.000495    1.292225 ^ div_ready_o (out)
                                              1.292225   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.292225   data arrival time
---------------------------------------------------------------------------------------------
                                              2.042225   slack (MET)


Startpoint: test_mode_en_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002988    0.005003    0.002430    1.002430 v test_mode_en_i (in)
                                                         test_mode_en_i (net)
                      0.005003    0.000000    1.002430 v input13/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004801    0.025283    0.053310    1.055740 v input13/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net13 (net)
                      0.025283    0.000049    1.055789 v _198_/B (sky130_fd_sc_hd__nor2_1)
     1    0.004965    0.077951    0.071827    1.127616 ^ _198_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _050_ (net)
                      0.077951    0.000069    1.127685 ^ _201_/S (sky130_fd_sc_hd__mux2_1)
     3    0.009828    0.071549    0.120421    1.248107 ^ _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.071549    0.000039    1.248146 ^ _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.002214    0.028888    0.076956    1.325102 ^ _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.028888    0.000020    1.325122 ^ output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034364    0.128557    0.137010    1.462132 ^ output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.128559    0.000380    1.462512 ^ clk_o (out)
                                              1.462512   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.462512   data arrival time
---------------------------------------------------------------------------------------------
                                              2.212512   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.004539    0.002144    1.002144 v div_i[1] (in)
                                                         div_i[1] (net)
                      0.004539    0.000000    1.002144 v input3/A (sky130_fd_sc_hd__buf_1)
     3    0.010204    0.044483    0.069812    1.071956 v input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.044483    0.000073    1.072029 v _178_/A (sky130_fd_sc_hd__or4_4)
     1    0.008237    0.062990    0.327578    1.399608 v _178_/X (sky130_fd_sc_hd__or4_4)
                                                         _031_ (net)
                      0.062990    0.000089    1.399697 v _179_/D (sky130_fd_sc_hd__nor4_4)
     2    0.009720    0.179967    0.128187    1.527884 ^ _179_/Y (sky130_fd_sc_hd__nor4_4)
                                                         _032_ (net)
                      0.179967    0.000199    1.528083 ^ _180_/B (sky130_fd_sc_hd__nor2_2)
     2    0.011850    0.051733    0.039158    1.567241 v _180_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _033_ (net)
                      0.051734    0.000177    1.567418 v _195_/B (sky130_fd_sc_hd__xnor2_2)
     2    0.007540    0.050390    0.094935    1.662353 v _195_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _048_ (net)
                      0.050390    0.000086    1.662439 v _196_/A (sky130_fd_sc_hd__nor2_2)
     1    0.003663    0.052015    0.074344    1.736783 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.052015    0.000042    1.736825 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006138    0.052804    0.093631    1.830456 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.052804    0.000085    1.830541 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.058321    0.091455    1.921997 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.058324    0.000496    1.922492 ^ div_ready_o (out)
                                              1.922492   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.922492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.827508   slack (MET)


Startpoint: clk_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002840    0.014059    0.007326    1.007326 ^ clk_i (in)
                                                         clk_i (net)
                      0.014059    0.000000    1.007326 ^ input1/A (sky130_fd_sc_hd__buf_1)
     2    0.012300    0.112124    0.103255    1.110582 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.112125    0.000139    1.110720 ^ fanout34/A (sky130_fd_sc_hd__buf_2)
    10    0.042737    0.158069    0.177741    1.288461 ^ fanout34/X (sky130_fd_sc_hd__buf_2)
                                                         net34 (net)
                      0.158096    0.001714    1.290175 ^ _201_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.009828    0.072378    0.128574    1.418749 ^ _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.072378    0.000039    1.418788 ^ _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.002214    0.029379    0.077096    1.495884 ^ _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.029379    0.000020    1.495904 ^ output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034364    0.128556    0.137159    1.633062 ^ output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.128557    0.000380    1.633442 ^ clk_o (out)
                                              1.633442   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.633442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.116558   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.004539    0.002144    1.002144 v div_i[1] (in)
                                                         div_i[1] (net)
                      0.004539    0.000000    1.002144 v input3/A (sky130_fd_sc_hd__buf_1)
     3    0.010204    0.044483    0.069812    1.071956 v input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.044483    0.000073    1.072029 v _178_/A (sky130_fd_sc_hd__or4_4)
     1    0.008237    0.062990    0.327578    1.399608 v _178_/X (sky130_fd_sc_hd__or4_4)
                                                         _031_ (net)
                      0.062990    0.000089    1.399697 v _179_/D (sky130_fd_sc_hd__nor4_4)
     2    0.009720    0.179967    0.128187    1.527884 ^ _179_/Y (sky130_fd_sc_hd__nor4_4)
                                                         _032_ (net)
                      0.179967    0.000199    1.528083 ^ _180_/B (sky130_fd_sc_hd__nor2_2)
     2    0.011850    0.051733    0.039158    1.567241 v _180_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _033_ (net)
                      0.051734    0.000177    1.567418 v _195_/B (sky130_fd_sc_hd__xnor2_2)
     2    0.007540    0.050390    0.094935    1.662353 v _195_/Y (sky130_fd_sc_hd__xnor2_2)
                                                         _048_ (net)
                      0.050390    0.000086    1.662439 v _196_/A (sky130_fd_sc_hd__nor2_2)
     1    0.003663    0.052015    0.074344    1.736783 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.052015    0.000042    1.736825 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006138    0.052804    0.093631    1.830456 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.052804    0.000085    1.830541 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.034844    0.058321    0.091455    1.921997 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.058324    0.000496    1.922492 ^ div_ready_o (out)
                                              1.922492   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.922492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.827508   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ff_n40C_1v95 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ff_n40C_1v95 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ff_n40C_1v95 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/GATE
Warning: There are 33 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  cycl_count_o[4]
  cycl_count_o[5]
  cycl_count_o[6]
  cycl_count_o[7]
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           8.603581e-05 1.383959e-04 5.145422e-10 2.244323e-04  46.8%
Combinational        1.414867e-04 1.137809e-04 1.135413e-09 2.552687e-04  53.2%
Clock                0.000000e+00 0.000000e+00 5.209435e-10 5.209435e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.275225e-04 2.521769e-04 2.170899e-09 4.797015e-04 100.0%
                            47.4%        52.6%         0.0%
%OL_METRIC_F power__internal__total 0.0002275224687764421
%OL_METRIC_F power__switching__total 0.0002521768619772047
%OL_METRIC_F power__leakage__total 2.1708992381519465e-9
%OL_METRIC_F power__total 0.0004797015280928463

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ff_n40C_1v95 0.0
======================= min_ff_n40C_1v95 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ff_n40C_1v95 0.0
======================= min_ff_n40C_1v95 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ff_n40C_1v95 2.042224669400554
min_ff_n40C_1v95: 2.042224669400554
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ff_n40C_1v95 1.8275077524100445
min_ff_n40C_1v95: 1.8275077524100445
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ff_n40C_1v95 0.0
min_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ff_n40C_1v95 0.0
min_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ff_n40C_1v95 0
min_ff_n40C_1v95: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ff_n40C_1v95 0.0
min_ff_n40C_1v95: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ff_n40C_1v95 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ff_n40C_1v95 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ff_n40C_1v95 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ff_n40C_1v95 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.230369         network latency _296_/CLK
        1.457349 network latency _291_/CLK
---------------
1.230369 1.457349 latency
        0.226980 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.170828         network latency _296_/CLK
        1.433038 network latency _308_/GATE
---------------
1.170828 1.433038 latency
        0.262211 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ff_n40C_1v95 corner to /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ff_n40C_1v95/clk_int_div__min_ff_n40C_1v95.lib…
