dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\Timer_1:TimerUDB:sT24:timerdp:u1\" datapathcell 3 0 2 
set_location "\SDCard:SPI0:BSPIM:mosi_pre_reg_split_1\" macrocell 0 5 1 0
set_location "\SDCard:Net_10\" macrocell 1 4 0 2
set_location "\SDCard:SPI0:BSPIM:tx_status_4\" macrocell 0 5 0 3
set_location "\Timer_1:TimerUDB:rstSts:stsreg\" statusicell 3 1 4 
set_location "\SDCard:Net_22\" macrocell 0 5 1 1
set_location "\SDCard:SPI0:BSPIM:RxStsReg\" statusicell 0 4 4 
set_location "\SDCard:SPI0:BSPIM:load_rx_data\" macrocell 0 4 0 1
set_location "\Timer_1:TimerUDB:sT24:timerdp:u2\" datapathcell 3 1 2 
set_location "\Timer_1:TimerUDB:sT24:timerdp:u0\" datapathcell 2 0 2 
set_location "\SDCard:SPI0:BSPIM:mosi_from_dp_reg\" macrocell 1 4 0 1
set_location "Net_82" macrocell 3 1 0 0
set_location "\SDCard:SPI0:BSPIM:ld_ident\" macrocell 1 5 1 2
set_location "\SDCard:SPI0:BSPIM:tx_status_0\" macrocell 0 5 0 2
set_location "\SDCard:SPI0:BSPIM:rx_status_6\" macrocell 0 4 0 0
set_location "\SDCard:SPI0:BSPIM:mosi_hs_reg\" macrocell 1 4 0 0
set_location "\SDCard:SPI0:BSPIM:TxStsReg\" statusicell 0 5 4 
set_location "\SDCard:SPI0:BSPIM:cnt_enable\" macrocell 1 4 1 1
set_location "\SDCard:Net_1\" macrocell 1 4 1 2
set_location "\SDCard:SPI0:BSPIM:load_cond\" macrocell 0 4 0 2
set_location "\SDCard:SPI0:BSPIM:sR8:Dp:u0\" datapathcell 0 4 2 
set_location "\SDCard:SPI0:BSPIM:mosi_pre_reg\" macrocell 0 5 0 1
set_location "\SDCard:SPI0:BSPIM:state_2\" macrocell 1 5 1 0
set_location "\SDCard:SPI0:BSPIM:mosi_pre_reg_split\" macrocell 1 5 0 0
set_location "\SDCard:SPI0:BSPIM:state_0\" macrocell 1 5 1 1
set_location "\SDCard:SPI0:BSPIM:state_1\" macrocell 0 5 0 0
set_location "\Timer_1:TimerUDB:status_tc\" macrocell 3 1 0 1
set_location "\SDCard:SPI0:BSPIM:BitCounter\" count7cell 1 4 7 
set_io "\LCD:LCDPort(4)\" iocell 2 4
set_location "isr_1" interrupt -1 -1 1
set_io "\SDCard:sclk0(0)\" iocell 6 0
set_location "\ADC_SAR_1:IRQ\" interrupt -1 -1 0
set_io "\SDCard:mosi0(0)\" iocell 0 6
set_io "\LCD:LCDPort(6)\" iocell 2 6
set_io "\LCD:LCDPort(5)\" iocell 2 5
set_io "\LCD:LCDPort(2)\" iocell 2 2
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "\SDCard:miso0(0)\" iocell 6 6
set_io "\LCD:LCDPort(1)\" iocell 2 1
set_io "MIC_GND(0)" iocell 4 0
set_io "MIC_IN(0)" iocell 4 1
set_io "\LCD:LCDPort(0)\" iocell 2 0
set_io "\SDCard:SPI0_CS(0)\" iocell 0 7
set_io "\LCD:LCDPort(3)\" iocell 2 3
set_location "\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 2 0 6 
