Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 13:01:18 2024
| Host         : HP running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file seven_segment_display_control_sets_placed.rpt
| Design       : seven_segment_display
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |              37 |           10 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------+---------------+----------------------------+------------------+----------------+--------------+
|  C_IBUF_BUFG  |               |                            |                2 |              2 |         1.00 |
|  comp2/temp2  |               |                            |                1 |              3 |         3.00 |
| ~comp3/p_0_in |               |                            |                5 |             11 |         2.20 |
|  C_IBUF_BUFG  |               | comp2/counter2[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  C_IBUF_BUFG  |               | comp1/temp1                |                9 |             32 |         3.56 |
|  C1_BUFG      |               | comp4/seconds[0]_i_2_n_0   |               10 |             37 |         3.70 |
+---------------+---------------+----------------------------+------------------+----------------+--------------+


