Classic Timing Analyzer report for memoriaReg
Sun Apr 17 00:19:01 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.962 ns                         ; dado                                                                                                             ; memoriareg:inst|inst6                                                                            ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.724 ns                         ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0 ; dadoSaida                                                                                        ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.723 ns                        ; dado                                                                                                             ; memoriareg:inst|inst6                                                                            ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; 434.97 MHz ( period = 2.299 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8] ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                  ;                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                ; To                                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 434.97 MHz ( period = 2.299 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.115 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 441.70 MHz ( period = 2.264 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 455.79 MHz ( period = 2.194 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 2.010 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 478.70 MHz ( period = 2.089 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 493.34 MHz ( period = 2.027 ns )               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg1 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg2 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg3 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg4 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg5 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg6 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg7 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg8 ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0                    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[2]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg8 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg7 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.634 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[8]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg8 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.636 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[1]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg1 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.634 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[7]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg7 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.632 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg5 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.468 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_address_reg6 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[4]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg4 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.473 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|inst6                                                                                                               ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[5]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg5 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[3]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg3 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.463 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[6]                                    ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0~portb_address_reg6 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.463 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 2.962 ns   ; dado ; memoriareg:inst|inst6 ; CLOCK    ;
+-------+--------------+------------+------+-----------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                             ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 6.724 ns   ; memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0 ; dadoSaida ; CLOCK      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; -2.723 ns ; dado ; memoriareg:inst|inst6 ; CLOCK    ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 17 00:19:01 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memoriaReg -c memoriaReg --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: Clock "CLOCK" has Internal fmax of 434.97 MHz between source register "memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]" and destination register "memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]" (period= 2.299 ns)
    Info: + Longest register to register delay is 2.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 5; REG Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X3_Y17_N0; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X3_Y17_N2; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X3_Y17_N4; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X3_Y17_N8; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X3_Y17_N12; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X3_Y17_N14; Fanout = 2; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita7~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X3_Y17_N16; Fanout = 1; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita8~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 0.924 ns; Loc. = LCCOMB_X3_Y17_N18; Fanout = 1; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|counter_comb_bita8~1'
        Info: 12: + IC(0.388 ns) + CELL(0.053 ns) = 1.365 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 9; COMB Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|cout_actual'
        Info: 13: + IC(0.247 ns) + CELL(0.503 ns) = 2.115 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 5; REG Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]'
        Info: Total cell delay = 1.480 ns ( 69.98 % )
        Info: Total interconnect delay = 0.635 ns ( 30.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 5; REG Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 5; REG Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|cntr_7pf:cntr1|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "memoriareg:inst|inst6" (data pin = "dado", clock pin = "CLOCK") is 2.962 ns
    Info: + Longest pin to register delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G14; Fanout = 1; PIN Node = 'dado'
        Info: 2: + IC(4.217 ns) + CELL(0.309 ns) = 5.343 ns; Loc. = LCFF_X5_Y17_N1; Fanout = 1; REG Node = 'memoriareg:inst|inst6'
        Info: Total cell delay = 1.126 ns ( 21.07 % )
        Info: Total interconnect delay = 4.217 ns ( 78.93 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X5_Y17_N1; Fanout = 1; REG Node = 'memoriareg:inst|inst6'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
Info: tco from clock "CLOCK" to destination pin "dadoSaida" through memory "memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0" is 6.724 ns
    Info: + Longest clock path from clock "CLOCK" to source memory is 2.263 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.653 ns) + CELL(0.413 ns) = 2.263 ns; Loc. = M512_X4_Y17; Fanout = 1; MEM Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0'
        Info: Total cell delay = 1.267 ns ( 55.99 % )
        Info: Total interconnect delay = 0.996 ns ( 44.01 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.321 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X4_Y17; Fanout = 1; MEM Node = 'memoriareg:inst|altshift_taps:inst5_rtl_0|shift_taps_i4m:auto_generated|altsyncram_8e81:altsyncram2|ram_block3a0'
        Info: 2: + IC(2.152 ns) + CELL(2.104 ns) = 4.321 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'dadoSaida'
        Info: Total cell delay = 2.169 ns ( 50.20 % )
        Info: Total interconnect delay = 2.152 ns ( 49.80 % )
Info: th for register "memoriareg:inst|inst6" (data pin = "dado", clock pin = "CLOCK") is -2.723 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 31; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X5_Y17_N1; Fanout = 1; REG Node = 'memoriareg:inst|inst6'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G14; Fanout = 1; PIN Node = 'dado'
        Info: 2: + IC(4.217 ns) + CELL(0.309 ns) = 5.343 ns; Loc. = LCFF_X5_Y17_N1; Fanout = 1; REG Node = 'memoriareg:inst|inst6'
        Info: Total cell delay = 1.126 ns ( 21.07 % )
        Info: Total interconnect delay = 4.217 ns ( 78.93 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Sun Apr 17 00:19:01 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


