#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May 23 21:27:45 2017
# Process ID: 300
# Current directory: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6896 C:\Users\Gao Fei\Desktop\all\fpga_proj_release\vc709\trng\trng.xpr
# Log file: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/vivado.log
# Journal file: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.xpr}
INFO: [Project 1-313] Project file moved from '/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 808.797 ; gain = 137.082
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/singlethread.v} {C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/buff.v} {C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/sample.v}}
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:220373]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222437]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222444]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222458]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222465]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222472]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222479]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222486]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222493]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222500]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222507]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222514]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222521]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222535]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222542]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222549]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222556]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222563]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222570]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222577]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222584]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222591]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222605]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222612]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222619]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222626]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222633]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RESETN_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222812]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SCAN_MODE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SEL_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222845]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222857]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222864]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222871]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222878]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222892]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222899]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222906]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222913]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222920]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222927]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222934]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222941]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222948]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222955]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222962]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222969]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:222997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223032]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223039]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223053]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223060]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223067]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WRITE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/proj/rcpfpga/wa/wangyf/trng_ip/fpga_proj_release/vc709/trng_top.edf:223237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'u_xilinx_pll/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/.Xil/Vivado-300-DESKTOP-P56G2EE/dcp_2/xilinx_pll.edf:336]
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1932.867 ; gain = 682.977
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:220]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:226]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:236]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:242]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:252]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:258]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:268]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:274]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:284]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:290]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:303]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:309]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:319]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:325]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:335]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:351]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:357]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:367]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:373]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:55 . Memory (MB): peak = 2019.895 ; gain = 1179.492
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.031 ; gain = 101.137
update_compile_order -fileset sources_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*resu*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*result*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
WARNING: [Vivado 12-507] No nets matched '*done*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
WARNING: [Vivado 12-507] No nets matched '*done*'.
WARNING: [Coretcl 2-1122] No objects found.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_define.v" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v" into library work [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v:1]
[Tue May 23 21:43:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220373]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222437]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222444]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222458]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222465]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222472]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222479]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222486]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222493]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222500]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222507]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222514]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222521]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222535]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222542]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222549]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222556]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222563]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222570]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222577]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222584]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222591]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222605]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222612]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222619]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222626]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222633]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RESETN_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222812]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SCAN_MODE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SEL_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222845]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222857]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222864]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222871]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222878]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222892]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222899]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222906]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222913]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222920]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222927]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222934]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222941]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222948]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222955]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222962]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222969]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223032]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223039]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223053]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223060]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223067]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WRITE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'u_xilinx_pll/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/.Xil/Vivado-300-DESKTOP-P56G2EE/dcp_2/xilinx_pll.edf:336]
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:220]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:226]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:236]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:242]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:252]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:258]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:268]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:274]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:284]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:290]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:303]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:309]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:319]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:325]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:335]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:351]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:357]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:367]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:373]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2141.742 ; gain = 10.539
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*result*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 65536 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 80 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ss1/result[0]} {ss1/result[1]} {ss1/result[2]} {ss1/result[3]} {ss1/result[4]} {ss1/result[5]} {ss1/result[6]} {ss1/result[7]} {ss1/result[8]} {ss1/result[9]} {ss1/result[10]} {ss1/result[11]} {ss1/result[12]} {ss1/result[13]} {ss1/result[14]} {ss1/result[15]} {ss1/result[16]} {ss1/result[17]} {ss1/result[18]} {ss1/result[19]} {ss1/result[20]} {ss1/result[21]} {ss1/result[22]} {ss1/result[23]} {ss1/result[24]} {ss1/result[25]} {ss1/result[26]} {ss1/result[27]} {ss1/result[28]} {ss1/result[29]} {ss1/result[30]} {ss1/result[31]} {ss1/result[32]} {ss1/result[33]} {ss1/result[34]} {ss1/result[35]} {ss1/result[36]} {ss1/result[37]} {ss1/result[38]} {ss1/result[39]} {ss1/result[40]} {ss1/result[41]} {ss1/result[42]} {ss1/result[43]} {ss1/result[44]} {ss1/result[45]} {ss1/result[46]} {ss1/result[47]} {ss1/result[48]} {ss1/result[49]} {ss1/result[50]} {ss1/result[51]} {ss1/result[52]} {ss1/result[53]} {ss1/result[54]} {ss1/result[55]} {ss1/result[56]} {ss1/result[57]} {ss1/result[58]} {ss1/result[59]} {ss1/result[60]} {ss1/result[61]} {ss1/result[62]} {ss1/result[63]} {ss1/result[64]} {ss1/result[65]} {ss1/result[66]} {ss1/result[67]} {ss1/result[68]} {ss1/result[69]} {ss1/result[70]} {ss1/result[71]} {ss1/result[72]} {ss1/result[73]} {ss1/result[74]} {ss1/result[75]} {ss1/result[76]} {ss1/result[77]} {ss1/result[78]} {ss1/result[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ss1/done ]]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_done'; it was auto-generated for ChipScope.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_done'; it was auto-generated for ChipScope.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_done'; it was auto-generated for ChipScope.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list write ]]
save_constraints
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_define.v" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v" into library work [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v:1]
[Tue May 23 21:52:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.runs/synth_1/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_define.v" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v" into library work [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v:1]
[Tue May 23 21:56:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.runs/synth_1/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ready*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ready[0]} {ready[1]} {ready[2]} {ready[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list ss1/done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list write ]]
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220373]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222437]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222444]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222458]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222465]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222472]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222479]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222486]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222493]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222500]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222507]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222514]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222521]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222535]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222542]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222549]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222556]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222563]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222570]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222577]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222584]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222591]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222605]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222612]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222619]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222626]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222633]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RESETN_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222812]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SCAN_MODE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SEL_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222845]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222857]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222864]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222871]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222878]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222892]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222899]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222906]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222913]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222920]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222927]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222934]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222941]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222948]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222955]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222962]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222969]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223032]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223039]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223053]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223060]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223067]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WRITE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'u_xilinx_pll/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/.Xil/Vivado-300-DESKTOP-P56G2EE/dcp_2/xilinx_pll.edf:336]
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:220]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:226]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:236]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:242]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:252]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:258]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:268]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:274]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:284]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:290]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:303]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:309]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:319]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:325]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:335]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:351]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:357]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:367]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:373]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2154.184 ; gain = 12.441
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*done*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list done_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list write ]]
save_constraints
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_define.v" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v" into library work [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v:1]
[Tue May 23 22:01:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220373]
INFO: [Common 17-14] Message 'Constraints 18-550' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:220]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:226]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:236]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:242]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:252]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:258]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:268]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:274]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:284]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:290]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:303]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:309]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:319]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:325]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:335]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:351]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:357]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:367]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:373]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2193.859 ; gain = 39.676
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*rd*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rd[0]} {rd[1]} {rd[2]} {rd[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list done_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list write ]]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
INFO: [Common 17-14] Message 'Vivado 12-2285' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2218.859 ; gain = 25.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_define.v" into library work
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v" into library work [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/hack/trng_fpga_top.v:1]
[Wed May 24 08:34:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1761-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp' for cell 'u_xilinx_pll'
INFO: [Netlist 29-17] Analyzing 1139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220268]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220275]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220282]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220289]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220296]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220303]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220310]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220324]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220331]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220338]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220345]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220352]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220359]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220366]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/ADDR_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:220373]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222437]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222444]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222451]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222458]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222465]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222472]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222479]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222486]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222493]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222500]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222507]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222514]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222521]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222528]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222535]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222542]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222549]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222556]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222563]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222570]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222577]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222584]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222591]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222598]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222605]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222612]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222619]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222626]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222633]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222640]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/RESETN_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222812]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SCAN_MODE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/SEL_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222845]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222857]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222864]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222871]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222878]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222892]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222899]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222906]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222913]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222920]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[19]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222927]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222934]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[20]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222941]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[21]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222948]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[22]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222955]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[23]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222962]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[24]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222969]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[25]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222976]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[26]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222983]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[27]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222990]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[28]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:222997]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[29]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223004]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223011]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[30]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223018]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[31]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223025]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223032]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223039]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223046]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223053]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223060]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WDATA_I[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223067]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'dut/WRITE_I' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng_top.edf:223237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'u_xilinx_pll/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/.Xil/Vivado-300-DESKTOP-P56G2EE/dcp_2/xilinx_pll.edf:336]
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll_board.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:57]
Finished Parsing XDC File [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc] for cell 'u_xilinx_pll/inst'
Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk' completely overrides clock 'clk_p_i', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 5.000 -name clk [get_ports clk_p_i], [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:9]
Previous: create_clock -period 5.000 [get_ports clk_p_i], [c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'locked'. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y208 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:55]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y207 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:61]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y206 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:71]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y205 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:77]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X310Y94' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:81]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y204 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:87]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y203 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:93]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y202 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:103]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y201 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:109]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X245Y200' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:113]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y200 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:119]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y199 because the bel is occupied by dut/u_trng0/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:125]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y198 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y197 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y196 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y195 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y194 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y193 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X200Y100' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:180]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y192 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y191 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X231Y130' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:196]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X110Y190 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X110Y189 because the bel is occupied by dut/u_trng1/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:208]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y208 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:220]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y207 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:226]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X222Y206' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:229]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y206 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:236]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y205 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:242]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y204 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:252]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y203 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:258]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y202 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:268]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y201 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:274]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X350Y10' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:278]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y200 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:284]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y199 because the bel is occupied by dut/u_trng2/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:290]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y198 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:303]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y197 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_0/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:309]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y196 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:319]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y195 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_1/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:325]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y194 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:335]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y193 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_2/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:341]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Common 17-69] Command failed: 'SLICE_X234Y192' is not a valid site name. [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:345]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y192 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:351]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y191 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_DLY_3/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:357]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[5].DLY/LUT6_inst_del can not be placed in C6LUT of site SLICE_X109Y190 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[3].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:367]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del', Instance dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[10].DLY/LUT6_inst_del can not be placed in D6LUT of site SLICE_X109Y189 because the bel is occupied by dut/u_trng3/u_RO_ARRAY_REF/RO_REF/AA[9].DLY/LUT6_inst_del(port:). This could be caused by bel constraint conflict [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc:373]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/xdc/trng.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Gao Fei/Desktop/all/fpga_proj_release/vc709/trng/trng.srcs/sources_1/ip/xilinx_pll/xilinx_pll.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2241.723 ; gain = 22.863
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_xilinx_pll/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {wdata[0]} {wdata[1]} {wdata[2]} {wdata[3]} {wdata[4]} {wdata[5]} {wdata[6]} {wdata[7]} {wdata[8]} {wdata[9]} {wdata[10]} {wdata[11]} {wdata[12]} {wdata[13]} {wdata[14]} {wdata[15]} {wdata[16]} {wdata[17]} {wdata[18]} {wdata[19]} {wdata[20]} {wdata[21]} {wdata[22]} {wdata[23]} {wdata[24]} {wdata[25]} {wdata[26]} {wdata[27]} {wdata[28]} {wdata[29]} {wdata[30]} {wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 80 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {result[0]} {result[1]} {result[2]} {result[3]} {result[4]} {result[5]} {result[6]} {result[7]} {result[8]} {result[9]} {result[10]} {result[11]} {result[12]} {result[13]} {result[14]} {result[15]} {result[16]} {result[17]} {result[18]} {result[19]} {result[20]} {result[21]} {result[22]} {result[23]} {result[24]} {result[25]} {result[26]} {result[27]} {result[28]} {result[29]} {result[30]} {result[31]} {result[32]} {result[33]} {result[34]} {result[35]} {result[36]} {result[37]} {result[38]} {result[39]} {result[40]} {result[41]} {result[42]} {result[43]} {result[44]} {result[45]} {result[46]} {result[47]} {result[48]} {result[49]} {result[50]} {result[51]} {result[52]} {result[53]} {result[54]} {result[55]} {result[56]} {result[57]} {result[58]} {result[59]} {result[60]} {result[61]} {result[62]} {result[63]} {result[64]} {result[65]} {result[66]} {result[67]} {result[68]} {result[69]} {result[70]} {result[71]} {result[72]} {result[73]} {result[74]} {result[75]} {result[76]} {result[77]} {result[78]} {result[79]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {addr[0]} {addr[1]} {addr[2]} {addr[3]} {addr[4]} {addr[5]} {addr[6]} {addr[7]} {addr[8]} {addr[9]} {addr[10]} {addr[11]} {addr[12]} {addr[13]} {addr[14]} {addr[15]} {addr[16]} {addr[17]} {addr[18]} {addr[19]} {addr[20]} {addr[21]} {addr[22]} {addr[23]} {addr[24]} {addr[25]} {addr[26]} {addr[27]} {addr[28]} {addr[29]} {addr[30]} {addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {rdata[0]} {rdata[1]} {rdata[2]} {rdata[3]} {rdata[4]} {rdata[5]} {rdata[6]} {rdata[7]} {rdata[8]} {rdata[9]} {rdata[10]} {rdata[11]} {rdata[12]} {rdata[13]} {rdata[14]} {rdata[15]} {rdata[16]} {rdata[17]} {rdata[18]} {rdata[19]} {rdata[20]} {rdata[21]} {rdata[22]} {rdata[23]} {rdata[24]} {rdata[25]} {rdata[26]} {rdata[27]} {rdata[28]} {rdata[29]} {rdata[30]} {rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list done_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list resetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list scan_mode ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list sel ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list write ]]
save_constraints
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 08:38:02 2017...
