module top_module(
    input a, 
    input b,
    output out
);

// Implement the logical AND operation between the two input signals a and b
assign out = a & b;

endmodule
