LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;


ENTITY MEM_WB IS
	GENERIC(
		SIZE : INTEGER := 32
		);
	PORT (CLK : IN STD_LOGIC;
			ADD_IN : IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0);
			INST_IN : IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0);
			ADD_OUT : IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0);
			INST_OUT : IN STD_LOGIC_VECTOR(SIZE-1 DOWNTO 0)
			);
END MEM_WB;


ARCHITECTURE RTL OF MEM_WB IS

PROC : PROCESS(CLK)
BEGIN