

================================================================
== Vitis HLS Report for 'dot'
================================================================
* Date:           Tue Apr  4 19:46:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  30.745 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  0.180 us|  0.180 us|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      74|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|        0|     380|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     107|    -|
|Register             |        -|     -|      109|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|      109|     561|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U1598  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1599   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1600   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|  0|   77|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   8|  0|  380|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln52_14_fu_206_p2  |         +|   0|  0|  12|           4|           2|
    |add_ln52_15_fu_195_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln52_16_fu_216_p2  |         +|   0|  0|  12|           5|           2|
    |add_ln52_fu_161_p2     |         +|   0|  0|  12|           4|           1|
    |sub_ln50_4_fu_184_p2   |         -|   0|  0|  12|           5|           5|
    |sub_ln50_fu_150_p2     |         -|   0|  0|  12|           4|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  74|          28|          17|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |grp_fu_106_p0            |  14|          3|   32|         96|
    |grp_fu_106_p1            |  14|          3|   32|         96|
    |grp_fu_110_p0            |  14|          3|   32|         96|
    |grp_fu_110_p1            |  14|          3|   32|         96|
    |v1_address0              |  14|          3|    5|         15|
    |v2_address0              |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         23|  139|        416|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_reg_271                  |  32|   0|   32|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |mul4_reg_266                 |  32|   0|   32|          0|
    |reg_124                      |  32|   0|   32|          0|
    |sub_ln50_4_reg_241           |   5|   0|    5|          0|
    |sub_ln50_reg_226             |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 109|   0|  109|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|           dot|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|           dot|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|           dot|  return value|
|v1_address0  |  out|    5|   ap_memory|            v1|         array|
|v1_ce0       |  out|    1|   ap_memory|            v1|         array|
|v1_q0        |   in|   32|   ap_memory|            v1|         array|
|v1_address1  |  out|    5|   ap_memory|            v1|         array|
|v1_ce1       |  out|    1|   ap_memory|            v1|         array|
|v1_q1        |   in|   32|   ap_memory|            v1|         array|
|v1_offset    |   in|    4|     ap_none|     v1_offset|        scalar|
|v2_address0  |  out|    4|   ap_memory|            v2|         array|
|v2_ce0       |  out|    1|   ap_memory|            v2|         array|
|v2_q0        |   in|   32|   ap_memory|            v2|         array|
|v2_address1  |  out|    4|   ap_memory|            v2|         array|
|v2_ce1       |  out|    1|   ap_memory|            v2|         array|
|v2_q1        |   in|   32|   ap_memory|            v2|         array|
|v2_offset    |   in|    3|     ap_none|     v2_offset|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

