INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/chisel/output/ADSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/I2S.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/chisel/output/MidiProc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rx
INFO: [VRFC 10-311] analyzing module MidiProc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/chisel/output/Oscillator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oscillator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/methane_fpga.srcs/sources_1/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/chisel/output/UART_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/chisel/output/VCA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VCA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/methane/methane_fpga/methane_fpga.srcs/sim_1/new/Top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
