

================================================================
== Vitis HLS Report for 'trisolv_Pipeline_VITIS_LOOP_12_2'
================================================================
* Date:           Tue May  6 11:33:25 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        trisolv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      509|  10.000 ns|  2.545 us|    2|  509|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_2  |        0|      507|        13|         13|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       43|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|      354|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1123|      992|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  769|  807|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_178_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln13_1_fu_188_p2  |         +|   0|  0|  18|          11|          11|
    |icmp_ln12_fu_173_p2   |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  43|          24|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         14|    1|         14|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |empty_fu_56                  |   9|          2|   64|        128|
    |j_fu_60                      |   9|          2|    6|         12|
    |storemerge_fu_64             |   9|          2|   64|        128|
    |x_address0                   |  14|          3|    6|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 142|         31|  145|        308|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |L_load_reg_287               |  64|   0|   64|          0|
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_56                  |  64|   0|   64|          0|
    |j_1_reg_274                  |   6|   0|    6|          0|
    |j_fu_60                      |   6|   0|    6|          0|
    |mul_reg_312                  |  64|   0|   64|          0|
    |storemerge_fu_64             |  64|   0|   64|          0|
    |x_load_reg_297               |  64|   0|   64|          0|
    |zext_ln10_cast_reg_269       |   6|   0|   64|         58|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 354|   0|  412|         58|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  trisolv_Pipeline_VITIS_LOOP_12_2|  return value|
|b_load        |   in|   64|     ap_none|                            b_load|        scalar|
|bitcast_ln11  |   in|   64|     ap_none|                      bitcast_ln11|        scalar|
|x_address0    |  out|    6|   ap_memory|                                 x|         array|
|x_ce0         |  out|    1|   ap_memory|                                 x|         array|
|x_we0         |  out|    1|   ap_memory|                                 x|         array|
|x_d0          |  out|   64|   ap_memory|                                 x|         array|
|x_q0          |   in|   64|   ap_memory|                                 x|         array|
|zext_ln10     |   in|    6|     ap_none|                         zext_ln10|        scalar|
|i             |   in|    6|     ap_none|                                 i|        scalar|
|add_ln13      |   in|   11|     ap_none|                          add_ln13|        scalar|
|L_address0    |  out|   11|   ap_memory|                                 L|         array|
|L_ce0         |  out|    1|   ap_memory|                                 L|         array|
|L_q0          |   in|   64|   ap_memory|                                 L|         array|
|p_out         |  out|   64|      ap_vld|                             p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                             p_out|       pointer|
+--------------+-----+-----+------------+----------------------------------+--------------+

