{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import sys\n",
    "\n",
    "from hdlConvertor.language import Language\n",
    "from hdlConvertor import HdlConvertor\n",
    "\n",
    "TEST_DIR = os.path.join(\"..\", \"tests\", \"verilog\")\n",
    "\n",
    "filenames = [os.path.join(TEST_DIR, \"dff_async_reset.v\"), ]\n",
    "include_dirs = []\n",
    "c = HdlConvertor()\n",
    "# note that there is also Language.VERILOG_2005, Language.SYSTEM_VERILOG_2017 and others\n",
    "d = c.parse(filenames, Language.VERILOG, include_dirs, hierarchyOnly=False, debug=True)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// http://www.asic-world.com/code/hdl_models/dff_async_reset.v\n",
      "//-----------------------------------------------------\n",
      "// Design Name : dff_async_reset\n",
      "// File Name   : dff_async_reset.v\n",
      "// Function    : D flip-flop async reset\n",
      "// Coder       : Deepak Kumar Tala\n",
      "//-----------------------------------------------------\n",
      "module dff_async_reset (\n",
      "    //-----------Input Ports---------------\n",
      "    input wire data,\n",
      "    // Data Input\n",
      "    input wire clk,\n",
      "    // Clock Input\n",
      "    input wire reset,\n",
      "    // Reset input\n",
      "    //-----------Output Ports---------------\n",
      "    //------------Internal Variables--------\n",
      "    output reg q\n",
      ");\n",
      "    //-------------Code Starts Here---------\n",
      "    always @(posedge clk, negedge reset)\n",
      "        if (~reset)\n",
      "            q <= 1'b0;\n",
      "        else\n",
      "            q <= data;\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "from hdlConvertor.to.verilog.verilog2005 import ToVerilog2005\n",
    "\n",
    "tv = ToVerilog2005(sys.stdout)\n",
    "tv.visit_HdlContext(d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'__class__': 'HdlModuleDef',\n",
      " 'dec': {'__class__': 'HdlModuleDec',\n",
      "         'declaration_only': False,\n",
      "         'doc': ' http://www.asic-world.com/code/hdl_models/dff_async_reset.v\\n'\n",
      "                '-----------------------------------------------------\\n'\n",
      "                ' Design Name : dff_async_reset\\n'\n",
      "                ' File Name   : dff_async_reset.v\\n'\n",
      "                ' Function    : D flip-flop async reset\\n'\n",
      "                ' Coder       : Deepak Kumar Tala\\n'\n",
      "                '-----------------------------------------------------\\n',\n",
      "         'name': 'dff_async_reset',\n",
      "         'objs': [],\n",
      "         'params': [],\n",
      "         'ports': [{'__class__': 'HdlVariableDef',\n",
      "                    'direction': 'IN',\n",
      "                    'doc': '-----------Input Ports---------------\\n',\n",
      "                    'name': 'data',\n",
      "                    'position': (9, 1, 9, 4),\n",
      "                    'type': {'__class__': 'HdlName', 'val': 'wire'}},\n",
      "                   {'__class__': 'HdlVariableDef',\n",
      "                    'direction': 'IN',\n",
      "                    'doc': ' Data Input\\n',\n",
      "                    'name': 'clk',\n",
      "                    'position': (10, 1, 10, 3),\n",
      "                    'type': {'__class__': 'HdlName', 'val': 'wire'}},\n",
      "                   {'__class__': 'HdlVariableDef',\n",
      "                    'direction': 'IN',\n",
      "                    'doc': ' Clock Input\\n',\n",
      "                    'name': 'reset',\n",
      "                    'position': (11, 1, 11, 5),\n",
      "                    'type': {'__class__': 'HdlName', 'val': 'wire'}},\n",
      "                   {'__class__': 'HdlVariableDef',\n",
      "                    'direction': 'OUT',\n",
      "                    'doc': ' Reset input\\n'\n",
      "                           '-----------Output Ports---------------\\n'\n",
      "                           '------------Internal Variables--------\\n',\n",
      "                    'is_static': True,\n",
      "                    'name': 'q',\n",
      "                    'position': (12, 1, 12, 1),\n",
      "                    'type': {'__class__': 'HdlCall',\n",
      "                             'fn': 'PARAMETRIZATION',\n",
      "                             'ops': [{'__class__': 'HdlName', 'val': 'reg'},\n",
      "                                     None,\n",
      "                                     None]}}],\n",
      "         'position': (8, 1, 31, 9)},\n",
      " 'module_name': {'__class__': 'HdlName', 'val': 'dff_async_reset'},\n",
      " 'name': None,\n",
      " 'objs': [{'__class__': 'HdlStmProcess',\n",
      "           'body': {'__class__': 'HdlStmIf',\n",
      "                    'elifs': [],\n",
      "                    'if_false': {'__class__': 'HdlStmBlock',\n",
      "                                 'body': [{'__class__': 'HdlStmAssign',\n",
      "                                           'dst': {'__class__': 'HdlName',\n",
      "                                                   'val': 'q'},\n",
      "                                           'labels': [],\n",
      "                                           'src': {'__class__': 'HdlName',\n",
      "                                                   'val': 'data'}}],\n",
      "                                 'join_t': 'SEQ',\n",
      "                                 'labels': []},\n",
      "                    'if_true': {'__class__': 'HdlStmBlock',\n",
      "                                'body': [{'__class__': 'HdlStmAssign',\n",
      "                                          'dst': {'__class__': 'HdlName',\n",
      "                                                  'val': 'q'},\n",
      "                                          'labels': [],\n",
      "                                          'src': {'__class__': 'HdlIntValue',\n",
      "                                                  'base': 2,\n",
      "                                                  'bits': 1,\n",
      "                                                  'val': '0'}}],\n",
      "                                'join_t': 'SEQ',\n",
      "                                'labels': []},\n",
      "                    'labels': []},\n",
      "           'doc': '-------------Code Starts Here---------\\n',\n",
      "           'labels': [],\n",
      "           'sensitivity': [{'__class__': 'HdlCall',\n",
      "                            'fn': 'RISING',\n",
      "                            'ops': [{'__class__': 'HdlName', 'val': 'clk'}]},\n",
      "                           {'__class__': 'HdlCall',\n",
      "                            'fn': 'FALLING',\n",
      "                            'ops': [{'__class__': 'HdlName',\n",
      "                                     'val': 'reset'}]}]}],\n",
      " 'position': (8, 1, 31, 9)}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# each HDL AST object __repr__ returns json like string\n",
    "for o in d.objs:\n",
    "    print(o)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "data\n",
      "clk\n",
      "reset\n",
      "q\n"
     ]
    }
   ],
   "source": [
    "from hdlConvertor.hdlAst import HdlModuleDef\n",
    "\n",
    "# print port names\n",
    "for o in d.objs:\n",
    "    if isinstance(o, HdlModuleDef):\n",
    "        for x in o.dec.ports:\n",
    "            print(x.name)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "// http://www.asic-world.com/code/hdl_models/dff_async_reset.v\n",
      "//-----------------------------------------------------\n",
      "// Design Name : dff_async_reset\n",
      "// File Name   : dff_async_reset.v\n",
      "// Function    : D flip-flop async reset\n",
      "// Coder       : Deepak Kumar Tala\n",
      "//-----------------------------------------------------\n",
      "module dff_async_reset (\n",
      "    //-----------Input Ports---------------\n",
      "    input wire DATA,\n",
      "    // Data Input\n",
      "    input wire CLK,\n",
      "    // Clock Input\n",
      "    input wire RESET,\n",
      "    // Reset input\n",
      "    //-----------Output Ports---------------\n",
      "    //------------Internal Variables--------\n",
      "    output reg Q\n",
      ");\n",
      "    //-------------Code Starts Here---------\n",
      "    always @(posedge CLK, negedge RESET)\n",
      "        if (~RESET)\n",
      "            Q <= 1'b0;\n",
      "        else\n",
      "            Q <= DATA;\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "from hdlConvertor.to.hdl_ast_visitor import HdlAstVisitor\n",
    "from hdlConvertor.hdlAst import HdlName, HdlCall\n",
    "\n",
    "class PortNamesToUpperCase(HdlAstVisitor):\n",
    "    \"\"\"\n",
    "    Make port names upper case HDL AST\n",
    "\n",
    "    :note: this is just a stupid rewrite of all variable names to upper case\n",
    "    \"\"\"\n",
    "    def visit_HdlVariableDef(self, o):\n",
    "        o.name = o.name.upper()\n",
    "\n",
    "    def visit_HdlStmProcess(self, o):\n",
    "        if o.sensitivity:\n",
    "            o.sensitivity = [self.visit_iHdlExpr(s) for s in o.sensitivity]\n",
    "        self.visit_iHdlStatement(o.body)\n",
    "\n",
    "    def visit_iHdlExpr(self, o):\n",
    "        if isinstance(o, HdlName):\n",
    "            return HdlName(o.val.upper(), obj=o.obj)\n",
    "        elif isinstance(o, HdlCall):\n",
    "            o.ops = [self.visit_iHdlExpr(s) for s in o.ops]\n",
    "            return o\n",
    "        else:\n",
    "            return super(PortNamesToUpperCase, self).visit_iHdlExpr(o)\n",
    "\n",
    "    def visit_HdlStmIf(self, o):\n",
    "        o.cond = self.visit_iHdlExpr(o.cond)\n",
    "        super(PortNamesToUpperCase, self).visit_HdlStmIf(o)\n",
    "\n",
    "    def visit_HdlStmAssign(self, o):\n",
    "        o.src = self.visit_iHdlExpr(o.src)\n",
    "        o.dst = self.visit_iHdlExpr(o.dst)\n",
    "\n",
    "PortNamesToUpperCase().visit_HdlContext(d)\n",
    "\n",
    "tv = ToVerilog2005(sys.stdout)\n",
    "tv.visit_HdlContext(d)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
