// Seed: 1031493607
module module_0 #(
    parameter id_1 = 32'd28
);
  wire [1 : 1  ==  -1 'b0] _id_1;
  logic [7:0] id_2;
  logic [id_1  *  1  +  id_1 : id_1] id_3;
  ;
  wire id_4;
  wire id_5;
  wire id_6;
  ;
  always @(posedge -1) begin : LABEL_0
    if (1'b0) begin : LABEL_1
      $signed(84);
      ;
    end else id_2[id_1!=id_1+:-1|1] <= id_4;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output uwire id_1;
  assign id_1 = 1;
  wire id_13;
  module_0 modCall_1 ();
  logic id_14;
  ;
endmodule
