
fft_ram_ccm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004758  08004758  00014758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047cc  080047cc  00031bf8  2**0
                  CONTENTS
  4 .ARM          00000000  080047cc  080047cc  00031bf8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047cc  080047cc  00031bf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047cc  080047cc  000147cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047d0  080047d0  000147d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080047d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000400  10000000  10000000  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .ccmramdata   000017f8  10000400  10000400  00030400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000120  20000070  20000070  00040070  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000190  20000190  00040070  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00031bf8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f3c7  00000000  00000000  00031c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d15  00000000  00000000  00040fef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c38  00000000  00000000  00042d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000b90  00000000  00000000  00043940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001d29a  00000000  00000000  000444d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f020  00000000  00000000  0006176a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b5252  00000000  00000000  0007078a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001259dc  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000387c  00000000  00000000  00125a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004730 	.word	0x08004730

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004730 	.word	0x08004730

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a5c:	b5b0      	push	{r4, r5, r7, lr}
 8000a5e:	b098      	sub	sp, #96	; 0x60
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
    int time1 __attribute__((aligned (4))) = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	65bb      	str	r3, [r7, #88]	; 0x58
    int time2 __attribute__((aligned (4))) = 0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	657b      	str	r3, [r7, #84]	; 0x54
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a6a:	f000 fb29 	bl	80010c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a6e:	f000 f8e1 	bl	8000c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a72:	f000 f9b7 	bl	8000de4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a76:	f000 f937 	bl	8000ce8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000a7a:	f000 f983 	bl	8000d84 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
//  int n = 1000;
//  TIM2->CR1&=~TIM_CR1_DIR;

  // enable update interrupts
  TIM2->DIER|=TIM_DIER_UIE;
 8000a7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	60d3      	str	r3, [r2, #12]
  //NVIC_EnableIRQ(TIM2_IRQn);



  //start the timer
  HAL_TIM_Base_Start(&htim2);
 8000a8e:	4862      	ldr	r0, [pc, #392]	; (8000c18 <main+0x1bc>)
 8000a90:	f002 f94e 	bl	8002d30 <HAL_TIM_Base_Start>
  //set the over flow counter to 0
  overflow_cnt = 0;
 8000a94:	4b61      	ldr	r3, [pc, #388]	; (8000c1c <main+0x1c0>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]

  time1 = TIM2->CNT;
 8000a9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000aa0:	65bb      	str	r3, [r7, #88]	; 0x58





  fft_init();
 8000aa2:	f003 fe55 	bl	8004750 <__fft_init_veneer>

  fft_main();
 8000aa6:	f003 fe4f 	bl	8004748 <__fft_main_veneer>

  time2 = TIM2->CNT;
 8000aaa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab0:	657b      	str	r3, [r7, #84]	; 0x54
  tim_cnt = time2 -time1;
 8000ab2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ab4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ab6:	1ad3      	subs	r3, r2, r3
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b59      	ldr	r3, [pc, #356]	; (8000c20 <main+0x1c4>)
 8000abc:	601a      	str	r2, [r3, #0]

  execution_time = overflow_cnt*1000 + (double)tim_cnt/(1000);
 8000abe:	4b57      	ldr	r3, [pc, #348]	; (8000c1c <main+0x1c0>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ac6:	fb02 f303 	mul.w	r3, r2, r3
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fd12 	bl	80004f4 <__aeabi_ui2d>
 8000ad0:	4604      	mov	r4, r0
 8000ad2:	460d      	mov	r5, r1
 8000ad4:	4b52      	ldr	r3, [pc, #328]	; (8000c20 <main+0x1c4>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff fd0b 	bl	80004f4 <__aeabi_ui2d>
 8000ade:	f04f 0200 	mov.w	r2, #0
 8000ae2:	4b50      	ldr	r3, [pc, #320]	; (8000c24 <main+0x1c8>)
 8000ae4:	f7ff feaa 	bl	800083c <__aeabi_ddiv>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4620      	mov	r0, r4
 8000aee:	4629      	mov	r1, r5
 8000af0:	f7ff fbc4 	bl	800027c <__adddf3>
 8000af4:	4602      	mov	r2, r0
 8000af6:	460b      	mov	r3, r1
 8000af8:	494b      	ldr	r1, [pc, #300]	; (8000c28 <main+0x1cc>)
 8000afa:	e9c1 2300 	strd	r2, r3, [r1]
  uint8_t msg[40] = {'\0'};
 8000afe:	2300      	movs	r3, #0
 8000b00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b06:	2224      	movs	r2, #36	; 0x24
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f003 f9da 	bl	8003ec4 <memset>

  sprintf(msg,"\n\r%d", (int)(execution_time*1000));
 8000b10:	4b45      	ldr	r3, [pc, #276]	; (8000c28 <main+0x1cc>)
 8000b12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000b16:	f04f 0200 	mov.w	r2, #0
 8000b1a:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <main+0x1c8>)
 8000b1c:	f7ff fd64 	bl	80005e8 <__aeabi_dmul>
 8000b20:	4602      	mov	r2, r0
 8000b22:	460b      	mov	r3, r1
 8000b24:	4610      	mov	r0, r2
 8000b26:	4619      	mov	r1, r3
 8000b28:	f7ff ff70 	bl	8000a0c <__aeabi_d2iz>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b32:	493e      	ldr	r1, [pc, #248]	; (8000c2c <main+0x1d0>)
 8000b34:	4618      	mov	r0, r3
 8000b36:	f003 f9cd 	bl	8003ed4 <siprintf>
  HAL_UART_Transmit(&huart1, msg, sizeof(msg), 0xffff);
 8000b3a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000b3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b42:	2228      	movs	r2, #40	; 0x28
 8000b44:	483a      	ldr	r0, [pc, #232]	; (8000c30 <main+0x1d4>)
 8000b46:	f002 fd7b 	bl	8003640 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  int i = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  //measure 5 times
  while (i<4)
 8000b4e:	e05b      	b.n	8000c08 <main+0x1ac>
  {
	  overflow_cnt = 0;
 8000b50:	4b32      	ldr	r3, [pc, #200]	; (8000c1c <main+0x1c0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]

	  time1 = TIM2->CNT;
 8000b56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b5c:	65bb      	str	r3, [r7, #88]	; 0x58

	  fft_init();
 8000b5e:	f003 fdf7 	bl	8004750 <__fft_init_veneer>

	  fft_main();
 8000b62:	f003 fdf1 	bl	8004748 <__fft_main_veneer>

	  time2 = TIM2->CNT;
 8000b66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b6c:	657b      	str	r3, [r7, #84]	; 0x54
	  tim_cnt = time2 -time1;
 8000b6e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000b70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b72:	1ad3      	subs	r3, r2, r3
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <main+0x1c4>)
 8000b78:	601a      	str	r2, [r3, #0]

	  execution_time = overflow_cnt*1000 + (double)tim_cnt/(1000);
 8000b7a:	4b28      	ldr	r3, [pc, #160]	; (8000c1c <main+0x1c0>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b82:	fb02 f303 	mul.w	r3, r2, r3
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fcb4 	bl	80004f4 <__aeabi_ui2d>
 8000b8c:	4604      	mov	r4, r0
 8000b8e:	460d      	mov	r5, r1
 8000b90:	4b23      	ldr	r3, [pc, #140]	; (8000c20 <main+0x1c4>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff fcad 	bl	80004f4 <__aeabi_ui2d>
 8000b9a:	f04f 0200 	mov.w	r2, #0
 8000b9e:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <main+0x1c8>)
 8000ba0:	f7ff fe4c 	bl	800083c <__aeabi_ddiv>
 8000ba4:	4602      	mov	r2, r0
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	4620      	mov	r0, r4
 8000baa:	4629      	mov	r1, r5
 8000bac:	f7ff fb66 	bl	800027c <__adddf3>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	491c      	ldr	r1, [pc, #112]	; (8000c28 <main+0x1cc>)
 8000bb6:	e9c1 2300 	strd	r2, r3, [r1]
	  uint8_t msg[40] = {'\0'};
 8000bba:	2300      	movs	r3, #0
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	2224      	movs	r2, #36	; 0x24
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f003 f97c 	bl	8003ec4 <memset>

	  sprintf(msg,"\n\r%d", (int)(execution_time*1000));
 8000bcc:	4b16      	ldr	r3, [pc, #88]	; (8000c28 <main+0x1cc>)
 8000bce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000bd2:	f04f 0200 	mov.w	r2, #0
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <main+0x1c8>)
 8000bd8:	f7ff fd06 	bl	80005e8 <__aeabi_dmul>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	460b      	mov	r3, r1
 8000be0:	4610      	mov	r0, r2
 8000be2:	4619      	mov	r1, r3
 8000be4:	f7ff ff12 	bl	8000a0c <__aeabi_d2iz>
 8000be8:	4602      	mov	r2, r0
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	490f      	ldr	r1, [pc, #60]	; (8000c2c <main+0x1d0>)
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f003 f970 	bl	8003ed4 <siprintf>
	  HAL_UART_Transmit(&huart1, msg, sizeof(msg), 0xffff);
 8000bf4:	1d39      	adds	r1, r7, #4
 8000bf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000bfa:	2228      	movs	r2, #40	; 0x28
 8000bfc:	480c      	ldr	r0, [pc, #48]	; (8000c30 <main+0x1d4>)
 8000bfe:	f002 fd1f 	bl	8003640 <HAL_UART_Transmit>
	  i++;
 8000c02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c04:	3301      	adds	r3, #1
 8000c06:	65fb      	str	r3, [r7, #92]	; 0x5c
  while (i<4)
 8000c08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	dda0      	ble.n	8000b50 <main+0xf4>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  return 0;
 8000c0e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3760      	adds	r7, #96	; 0x60
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bdb0      	pop	{r4, r5, r7, pc}
 8000c18:	20000130 	.word	0x20000130
 8000c1c:	2000009c 	.word	0x2000009c
 8000c20:	20000098 	.word	0x20000098
 8000c24:	408f4000 	.word	0x408f4000
 8000c28:	20000128 	.word	0x20000128
 8000c2c:	08004758 	.word	0x08004758
 8000c30:	200000a0 	.word	0x200000a0

08000c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b09e      	sub	sp, #120	; 0x78
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000c3e:	2228      	movs	r2, #40	; 0x28
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f003 f93e 	bl	8003ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c58:	463b      	mov	r3, r7
 8000c5a:	223c      	movs	r2, #60	; 0x3c
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f003 f930 	bl	8003ec4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c64:	2301      	movs	r3, #1
 8000c66:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c68:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c6c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c72:	2301      	movs	r3, #1
 8000c74:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c76:	2302      	movs	r3, #2
 8000c78:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c7e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000c80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000c84:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c86:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 fd0a 	bl	80016a4 <HAL_RCC_OscConfig>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c96:	f000 f8db 	bl	8000e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9a:	230f      	movs	r3, #15
 8000c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000caa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cb0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f001 fbfc 	bl	80024b4 <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000cc2:	f000 f8c5 	bl	8000e50 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cce:	463b      	mov	r3, r7
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 fe25 	bl	8002920 <HAL_RCCEx_PeriphCLKConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000cdc:	f000 f8b8 	bl	8000e50 <Error_Handler>
  }
}
 8000ce0:	bf00      	nop
 8000ce2:	3778      	adds	r7, #120	; 0x78
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cee:	f107 0310 	add.w	r3, r7, #16
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = (24-1);
 8000d0e:	4b1b      	ldr	r3, [pc, #108]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d10:	2217      	movs	r2, #23
 8000d12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	4b19      	ldr	r3, [pc, #100]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = (1000000-1);
 8000d1a:	4b18      	ldr	r3, [pc, #96]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d1c:	4a18      	ldr	r2, [pc, #96]	; (8000d80 <MX_TIM2_Init+0x98>)
 8000d1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d20:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d26:	4b15      	ldr	r3, [pc, #84]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d2c:	4813      	ldr	r0, [pc, #76]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d2e:	f001 ffa7 	bl	8002c80 <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d38:	f000 f88a 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d42:	f107 0310 	add.w	r3, r7, #16
 8000d46:	4619      	mov	r1, r3
 8000d48:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d4a:	f002 f972 	bl	8003032 <HAL_TIM_ConfigClockSource>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d54:	f000 f87c 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d60:	1d3b      	adds	r3, r7, #4
 8000d62:	4619      	mov	r1, r3
 8000d64:	4805      	ldr	r0, [pc, #20]	; (8000d7c <MX_TIM2_Init+0x94>)
 8000d66:	f002 fb7f 	bl	8003468 <HAL_TIMEx_MasterConfigSynchronization>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d70:	f000 f86e 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d74:	bf00      	nop
 8000d76:	3720      	adds	r7, #32
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	20000130 	.word	0x20000130
 8000d80:	000f423f 	.word	0x000f423f

08000d84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d88:	4b14      	ldr	r3, [pc, #80]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000d8a:	4a15      	ldr	r2, [pc, #84]	; (8000de0 <MX_USART1_UART_Init+0x5c>)
 8000d8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000d8e:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000d90:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000d94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d96:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000da2:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000daa:	220c      	movs	r2, #12
 8000dac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dba:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dc6:	4805      	ldr	r0, [pc, #20]	; (8000ddc <MX_USART1_UART_Init+0x58>)
 8000dc8:	f002 fbec 	bl	80035a4 <HAL_UART_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000dd2:	f000 f83d 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200000a0 	.word	0x200000a0
 8000de0:	40013800 	.word	0x40013800

08000de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dea:	4b0f      	ldr	r3, [pc, #60]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	4a0e      	ldr	r2, [pc, #56]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000df0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000df4:	6153      	str	r3, [r2, #20]
 8000df6:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e02:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	4a08      	ldr	r2, [pc, #32]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000e08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e0c:	6153      	str	r3, [r2, #20]
 8000e0e:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <MX_GPIO_Init+0x44>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e16:	603b      	str	r3, [r7, #0]
 8000e18:	683b      	ldr	r3, [r7, #0]

}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	40021000 	.word	0x40021000

08000e2c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	overflow_cnt++;
 8000e34:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e3c:	6013      	str	r3, [r2, #0]

}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	2000009c 	.word	0x2000009c

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <Error_Handler+0x8>
	...

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6193      	str	r3, [r2, #24]
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	69db      	ldr	r3, [r3, #28]
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e84:	61d3      	str	r3, [r2, #28]
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000eb4:	d113      	bne.n	8000ede <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <HAL_TIM_Base_MspInit+0x44>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <HAL_TIM_Base_MspInit+0x44>)
 8000ebc:	f043 0301 	orr.w	r3, r3, #1
 8000ec0:	61d3      	str	r3, [r2, #28]
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_TIM_Base_MspInit+0x44>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	201c      	movs	r0, #28
 8000ed4:	f000 fa35 	bl	8001342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ed8:	201c      	movs	r0, #28
 8000eda:	f000 fa4e 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ede:	bf00      	nop
 8000ee0:	3710      	adds	r7, #16
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40021000 	.word	0x40021000

08000eec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a17      	ldr	r2, [pc, #92]	; (8000f68 <HAL_UART_MspInit+0x7c>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d127      	bne.n	8000f5e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f0e:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f10:	699b      	ldr	r3, [r3, #24]
 8000f12:	4a16      	ldr	r2, [pc, #88]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f18:	6193      	str	r3, [r2, #24]
 8000f1a:	4b14      	ldr	r3, [pc, #80]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f26:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	4a10      	ldr	r2, [pc, #64]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f30:	6153      	str	r3, [r2, #20]
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <HAL_UART_MspInit+0x80>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f3e:	2330      	movs	r3, #48	; 0x30
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f4e:	2307      	movs	r3, #7
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	4805      	ldr	r0, [pc, #20]	; (8000f70 <HAL_UART_MspInit+0x84>)
 8000f5a:	f000 fa29 	bl	80013b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f5e:	bf00      	nop
 8000f60:	3728      	adds	r7, #40	; 0x28
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40013800 	.word	0x40013800
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000800 	.word	0x48000800

08000f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <NMI_Handler+0x4>

08000f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7e:	e7fe      	b.n	8000f7e <HardFault_Handler+0x4>

08000f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <MemManage_Handler+0x4>

08000f86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <BusFault_Handler+0x4>

08000f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <UsageFault_Handler+0x4>

08000f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f96:	bf00      	nop
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc0:	f000 f8c4 	bl	800114c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <TIM2_IRQHandler+0x10>)
 8000fce:	f001 ff11 	bl	8002df4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000130 	.word	0x20000130

08000fdc <_sbrk>:
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	4a14      	ldr	r2, [pc, #80]	; (8001038 <_sbrk+0x5c>)
 8000fe6:	4b15      	ldr	r3, [pc, #84]	; (800103c <_sbrk+0x60>)
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	4b13      	ldr	r3, [pc, #76]	; (8001040 <_sbrk+0x64>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d102      	bne.n	8000ffe <_sbrk+0x22>
 8000ff8:	4b11      	ldr	r3, [pc, #68]	; (8001040 <_sbrk+0x64>)
 8000ffa:	4a12      	ldr	r2, [pc, #72]	; (8001044 <_sbrk+0x68>)
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	429a      	cmp	r2, r3
 800100a:	d207      	bcs.n	800101c <_sbrk+0x40>
 800100c:	f002 ff30 	bl	8003e70 <__errno>
 8001010:	4603      	mov	r3, r0
 8001012:	220c      	movs	r2, #12
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800101a:	e009      	b.n	8001030 <_sbrk+0x54>
 800101c:	4b08      	ldr	r3, [pc, #32]	; (8001040 <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	60fb      	str	r3, [r7, #12]
 8001022:	4b07      	ldr	r3, [pc, #28]	; (8001040 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	4a05      	ldr	r2, [pc, #20]	; (8001040 <_sbrk+0x64>)
 800102c:	6013      	str	r3, [r2, #0]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4618      	mov	r0, r3
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	2000a000 	.word	0x2000a000
 800103c:	00000400 	.word	0x00000400
 8001040:	2000008c 	.word	0x2000008c
 8001044:	20000190 	.word	0x20000190

08001048 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800104c:	4b06      	ldr	r3, [pc, #24]	; (8001068 <SystemInit+0x20>)
 800104e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001052:	4a05      	ldr	r2, [pc, #20]	; (8001068 <SystemInit+0x20>)
 8001054:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001058:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <Reset_Handler>:
 800106c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010a4 <LoopForever+0x2>
 8001070:	480d      	ldr	r0, [pc, #52]	; (80010a8 <LoopForever+0x6>)
 8001072:	490e      	ldr	r1, [pc, #56]	; (80010ac <LoopForever+0xa>)
 8001074:	4a0e      	ldr	r2, [pc, #56]	; (80010b0 <LoopForever+0xe>)
 8001076:	2300      	movs	r3, #0
 8001078:	e002      	b.n	8001080 <LoopCopyDataInit>

0800107a <CopyDataInit>:
 800107a:	58d4      	ldr	r4, [r2, r3]
 800107c:	50c4      	str	r4, [r0, r3]
 800107e:	3304      	adds	r3, #4

08001080 <LoopCopyDataInit>:
 8001080:	18c4      	adds	r4, r0, r3
 8001082:	428c      	cmp	r4, r1
 8001084:	d3f9      	bcc.n	800107a <CopyDataInit>
 8001086:	4a0b      	ldr	r2, [pc, #44]	; (80010b4 <LoopForever+0x12>)
 8001088:	4c0b      	ldr	r4, [pc, #44]	; (80010b8 <LoopForever+0x16>)
 800108a:	2300      	movs	r3, #0
 800108c:	e001      	b.n	8001092 <LoopFillZerobss>

0800108e <FillZerobss>:
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	3204      	adds	r2, #4

08001092 <LoopFillZerobss>:
 8001092:	42a2      	cmp	r2, r4
 8001094:	d3fb      	bcc.n	800108e <FillZerobss>
 8001096:	f7ff ffd7 	bl	8001048 <SystemInit>
 800109a:	f002 feef 	bl	8003e7c <__libc_init_array>
 800109e:	f7ff fcdd 	bl	8000a5c <main>

080010a2 <LoopForever>:
 80010a2:	e7fe      	b.n	80010a2 <LoopForever>
 80010a4:	2000a000 	.word	0x2000a000
 80010a8:	20000000 	.word	0x20000000
 80010ac:	20000070 	.word	0x20000070
 80010b0:	080047d4 	.word	0x080047d4
 80010b4:	20000070 	.word	0x20000070
 80010b8:	20000190 	.word	0x20000190

080010bc <ADC1_2_IRQHandler>:
 80010bc:	e7fe      	b.n	80010bc <ADC1_2_IRQHandler>
	...

080010c0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c4:	4b08      	ldr	r3, [pc, #32]	; (80010e8 <HAL_Init+0x28>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a07      	ldr	r2, [pc, #28]	; (80010e8 <HAL_Init+0x28>)
 80010ca:	f043 0310 	orr.w	r3, r3, #16
 80010ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d0:	2003      	movs	r0, #3
 80010d2:	f000 f92b 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010d6:	200f      	movs	r0, #15
 80010d8:	f000 f808 	bl	80010ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010dc:	f7ff febe 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e0:	2300      	movs	r3, #0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40022000 	.word	0x40022000

080010ec <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f4:	4b12      	ldr	r3, [pc, #72]	; (8001140 <HAL_InitTick+0x54>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_InitTick+0x58>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4619      	mov	r1, r3
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	fbb3 f3f1 	udiv	r3, r3, r1
 8001106:	fbb2 f3f3 	udiv	r3, r2, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f943 	bl	8001396 <HAL_SYSTICK_Config>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e00e      	b.n	8001138 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b0f      	cmp	r3, #15
 800111e:	d80a      	bhi.n	8001136 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001120:	2200      	movs	r2, #0
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001128:	f000 f90b 	bl	8001342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800112c:	4a06      	ldr	r2, [pc, #24]	; (8001148 <HAL_InitTick+0x5c>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001132:	2300      	movs	r3, #0
 8001134:	e000      	b.n	8001138 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000000 	.word	0x20000000
 8001144:	20000008 	.word	0x20000008
 8001148:	20000004 	.word	0x20000004

0800114c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_IncTick+0x20>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_IncTick+0x24>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4413      	add	r3, r2
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <HAL_IncTick+0x24>)
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	20000008 	.word	0x20000008
 8001170:	2000017c 	.word	0x2000017c

08001174 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return uwTick;  
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_GetTick+0x14>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	2000017c 	.word	0x2000017c

0800118c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800119c:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <__NVIC_GetPriorityGrouping+0x18>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	f003 0307 	and.w	r3, r3, #7
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db0b      	blt.n	800121a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 021f 	and.w	r2, r3, #31
 8001208:	4907      	ldr	r1, [pc, #28]	; (8001228 <__NVIC_EnableIRQ+0x38>)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	2001      	movs	r0, #1
 8001212:	fa00 f202 	lsl.w	r2, r0, r2
 8001216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100

0800122c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	2b00      	cmp	r3, #0
 800123e:	db0a      	blt.n	8001256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	490c      	ldr	r1, [pc, #48]	; (8001278 <__NVIC_SetPriority+0x4c>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001254:	e00a      	b.n	800126c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4908      	ldr	r1, [pc, #32]	; (800127c <__NVIC_SetPriority+0x50>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	0112      	lsls	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	440b      	add	r3, r1
 800126a:	761a      	strb	r2, [r3, #24]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000e100 	.word	0xe000e100
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	2b04      	cmp	r3, #4
 800129c:	bf28      	it	cs
 800129e:	2304      	movcs	r3, #4
 80012a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3304      	adds	r3, #4
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d902      	bls.n	80012b0 <NVIC_EncodePriority+0x30>
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3b03      	subs	r3, #3
 80012ae:	e000      	b.n	80012b2 <NVIC_EncodePriority+0x32>
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	401a      	ands	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43d9      	mvns	r1, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800130c:	f7ff ff8e 	bl	800122c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff29 	bl	800118c <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001354:	f7ff ff3e 	bl	80011d4 <__NVIC_GetPriorityGrouping>
 8001358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7ff ff8e 	bl	8001280 <NVIC_EncodePriority>
 8001364:	4602      	mov	r2, r0
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff5d 	bl	800122c <__NVIC_SetPriority>
}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff31 	bl	80011f0 <__NVIC_EnableIRQ>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ffa2 	bl	80012e8 <SysTick_Config>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013be:	e154      	b.n	800166a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	2101      	movs	r1, #1
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	fa01 f303 	lsl.w	r3, r1, r3
 80013cc:	4013      	ands	r3, r2
 80013ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f000 8146 	beq.w	8001664 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d005      	beq.n	80013f0 <HAL_GPIO_Init+0x40>
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f003 0303 	and.w	r3, r3, #3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d130      	bne.n	8001452 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	2203      	movs	r2, #3
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	43db      	mvns	r3, r3
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	4313      	orrs	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001426:	2201      	movs	r2, #1
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43db      	mvns	r3, r3
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4013      	ands	r3, r2
 8001434:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	f003 0201 	and.w	r2, r3, #1
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	fa02 f303 	lsl.w	r3, r2, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4313      	orrs	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	f003 0303 	and.w	r3, r3, #3
 800145a:	2b03      	cmp	r3, #3
 800145c:	d017      	beq.n	800148e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	2203      	movs	r2, #3
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	689a      	ldr	r2, [r3, #8]
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	693a      	ldr	r2, [r7, #16]
 800148c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f003 0303 	and.w	r3, r3, #3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d123      	bne.n	80014e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	08da      	lsrs	r2, r3, #3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3208      	adds	r2, #8
 80014a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	220f      	movs	r2, #15
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	43db      	mvns	r3, r3
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	4013      	ands	r3, r2
 80014bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	08da      	lsrs	r2, r3, #3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	3208      	adds	r2, #8
 80014dc:	6939      	ldr	r1, [r7, #16]
 80014de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2203      	movs	r2, #3
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	4013      	ands	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f003 0203 	and.w	r2, r3, #3
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800151e:	2b00      	cmp	r3, #0
 8001520:	f000 80a0 	beq.w	8001664 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001524:	4b58      	ldr	r3, [pc, #352]	; (8001688 <HAL_GPIO_Init+0x2d8>)
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	4a57      	ldr	r2, [pc, #348]	; (8001688 <HAL_GPIO_Init+0x2d8>)
 800152a:	f043 0301 	orr.w	r3, r3, #1
 800152e:	6193      	str	r3, [r2, #24]
 8001530:	4b55      	ldr	r3, [pc, #340]	; (8001688 <HAL_GPIO_Init+0x2d8>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	60bb      	str	r3, [r7, #8]
 800153a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800153c:	4a53      	ldr	r2, [pc, #332]	; (800168c <HAL_GPIO_Init+0x2dc>)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001548:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	220f      	movs	r2, #15
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001566:	d019      	beq.n	800159c <HAL_GPIO_Init+0x1ec>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a49      	ldr	r2, [pc, #292]	; (8001690 <HAL_GPIO_Init+0x2e0>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d013      	beq.n	8001598 <HAL_GPIO_Init+0x1e8>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a48      	ldr	r2, [pc, #288]	; (8001694 <HAL_GPIO_Init+0x2e4>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d00d      	beq.n	8001594 <HAL_GPIO_Init+0x1e4>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a47      	ldr	r2, [pc, #284]	; (8001698 <HAL_GPIO_Init+0x2e8>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d007      	beq.n	8001590 <HAL_GPIO_Init+0x1e0>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a46      	ldr	r2, [pc, #280]	; (800169c <HAL_GPIO_Init+0x2ec>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d101      	bne.n	800158c <HAL_GPIO_Init+0x1dc>
 8001588:	2304      	movs	r3, #4
 800158a:	e008      	b.n	800159e <HAL_GPIO_Init+0x1ee>
 800158c:	2305      	movs	r3, #5
 800158e:	e006      	b.n	800159e <HAL_GPIO_Init+0x1ee>
 8001590:	2303      	movs	r3, #3
 8001592:	e004      	b.n	800159e <HAL_GPIO_Init+0x1ee>
 8001594:	2302      	movs	r3, #2
 8001596:	e002      	b.n	800159e <HAL_GPIO_Init+0x1ee>
 8001598:	2301      	movs	r3, #1
 800159a:	e000      	b.n	800159e <HAL_GPIO_Init+0x1ee>
 800159c:	2300      	movs	r3, #0
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	f002 0203 	and.w	r2, r2, #3
 80015a4:	0092      	lsls	r2, r2, #2
 80015a6:	4093      	lsls	r3, r2
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015ae:	4937      	ldr	r1, [pc, #220]	; (800168c <HAL_GPIO_Init+0x2dc>)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	3302      	adds	r3, #2
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015bc:	4b38      	ldr	r3, [pc, #224]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	43db      	mvns	r3, r3
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	4013      	ands	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	4313      	orrs	r3, r2
 80015de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80015e0:	4a2f      	ldr	r2, [pc, #188]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80015e6:	4b2e      	ldr	r3, [pc, #184]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	43db      	mvns	r3, r3
 80015f0:	693a      	ldr	r2, [r7, #16]
 80015f2:	4013      	ands	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	4313      	orrs	r3, r2
 8001608:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800160a:	4a25      	ldr	r2, [pc, #148]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001610:	4b23      	ldr	r3, [pc, #140]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	43db      	mvns	r3, r3
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4013      	ands	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800162c:	693a      	ldr	r2, [r7, #16]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4313      	orrs	r3, r2
 8001632:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001634:	4a1a      	ldr	r2, [pc, #104]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800163a:	4b19      	ldr	r3, [pc, #100]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	43db      	mvns	r3, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4013      	ands	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800165e:	4a10      	ldr	r2, [pc, #64]	; (80016a0 <HAL_GPIO_Init+0x2f0>)
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	3301      	adds	r3, #1
 8001668:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	fa22 f303 	lsr.w	r3, r2, r3
 8001674:	2b00      	cmp	r3, #0
 8001676:	f47f aea3 	bne.w	80013c0 <HAL_GPIO_Init+0x10>
  }
}
 800167a:	bf00      	nop
 800167c:	bf00      	nop
 800167e:	371c      	adds	r7, #28
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	40021000 	.word	0x40021000
 800168c:	40010000 	.word	0x40010000
 8001690:	48000400 	.word	0x48000400
 8001694:	48000800 	.word	0x48000800
 8001698:	48000c00 	.word	0x48000c00
 800169c:	48001000 	.word	0x48001000
 80016a0:	40010400 	.word	0x40010400

080016a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d102      	bne.n	80016be <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	f000 bef4 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f000 816a 	beq.w	80019a2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80016ce:	4bb3      	ldr	r3, [pc, #716]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	d00c      	beq.n	80016f4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016da:	4bb0      	ldr	r3, [pc, #704]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 030c 	and.w	r3, r3, #12
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d159      	bne.n	800179a <HAL_RCC_OscConfig+0xf6>
 80016e6:	4bad      	ldr	r3, [pc, #692]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f2:	d152      	bne.n	800179a <HAL_RCC_OscConfig+0xf6>
 80016f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016f8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001700:	fa93 f3a3 	rbit	r3, r3
 8001704:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001708:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800170c:	fab3 f383 	clz	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b01      	cmp	r3, #1
 800171e:	d102      	bne.n	8001726 <HAL_RCC_OscConfig+0x82>
 8001720:	4b9e      	ldr	r3, [pc, #632]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	e015      	b.n	8001752 <HAL_RCC_OscConfig+0xae>
 8001726:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800172a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001732:	fa93 f3a3 	rbit	r3, r3
 8001736:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800173a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800173e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001742:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800174e:	4b93      	ldr	r3, [pc, #588]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001756:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800175a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800175e:	fa92 f2a2 	rbit	r2, r2
 8001762:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001766:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800176a:	fab2 f282 	clz	r2, r2
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	f042 0220 	orr.w	r2, r2, #32
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	f002 021f 	and.w	r2, r2, #31
 800177a:	2101      	movs	r1, #1
 800177c:	fa01 f202 	lsl.w	r2, r1, r2
 8001780:	4013      	ands	r3, r2
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 810c 	beq.w	80019a0 <HAL_RCC_OscConfig+0x2fc>
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	f040 8106 	bne.w	80019a0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	f000 be86 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a4:	d106      	bne.n	80017b4 <HAL_RCC_OscConfig+0x110>
 80017a6:	4b7d      	ldr	r3, [pc, #500]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a7c      	ldr	r2, [pc, #496]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b0:	6013      	str	r3, [r2, #0]
 80017b2:	e030      	b.n	8001816 <HAL_RCC_OscConfig+0x172>
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d10c      	bne.n	80017d8 <HAL_RCC_OscConfig+0x134>
 80017be:	4b77      	ldr	r3, [pc, #476]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a76      	ldr	r2, [pc, #472]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	4b74      	ldr	r3, [pc, #464]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a73      	ldr	r2, [pc, #460]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e01e      	b.n	8001816 <HAL_RCC_OscConfig+0x172>
 80017d8:	1d3b      	adds	r3, r7, #4
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017e2:	d10c      	bne.n	80017fe <HAL_RCC_OscConfig+0x15a>
 80017e4:	4b6d      	ldr	r3, [pc, #436]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a6c      	ldr	r2, [pc, #432]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b6a      	ldr	r3, [pc, #424]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a69      	ldr	r2, [pc, #420]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80017f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017fa:	6013      	str	r3, [r2, #0]
 80017fc:	e00b      	b.n	8001816 <HAL_RCC_OscConfig+0x172>
 80017fe:	4b67      	ldr	r3, [pc, #412]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a66      	ldr	r2, [pc, #408]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	4b64      	ldr	r3, [pc, #400]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a63      	ldr	r2, [pc, #396]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001814:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001816:	4b61      	ldr	r3, [pc, #388]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181a:	f023 020f 	bic.w	r2, r3, #15
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	495d      	ldr	r1, [pc, #372]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001826:	4313      	orrs	r3, r2
 8001828:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d059      	beq.n	80018e8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001834:	f7ff fc9e 	bl	8001174 <HAL_GetTick>
 8001838:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183c:	e00a      	b.n	8001854 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800183e:	f7ff fc99 	bl	8001174 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b64      	cmp	r3, #100	; 0x64
 800184c:	d902      	bls.n	8001854 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	f000 be29 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001858:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800185c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001860:	fa93 f3a3 	rbit	r3, r3
 8001864:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001868:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	095b      	lsrs	r3, r3, #5
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b01      	cmp	r3, #1
 800187e:	d102      	bne.n	8001886 <HAL_RCC_OscConfig+0x1e2>
 8001880:	4b46      	ldr	r3, [pc, #280]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	e015      	b.n	80018b2 <HAL_RCC_OscConfig+0x20e>
 8001886:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800188a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001892:	fa93 f3a3 	rbit	r3, r3
 8001896:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800189a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800189e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80018a2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80018a6:	fa93 f3a3 	rbit	r3, r3
 80018aa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80018ae:	4b3b      	ldr	r3, [pc, #236]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018b6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80018ba:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80018be:	fa92 f2a2 	rbit	r2, r2
 80018c2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80018c6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80018ca:	fab2 f282 	clz	r2, r2
 80018ce:	b2d2      	uxtb	r2, r2
 80018d0:	f042 0220 	orr.w	r2, r2, #32
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	f002 021f 	and.w	r2, r2, #31
 80018da:	2101      	movs	r1, #1
 80018dc:	fa01 f202 	lsl.w	r2, r1, r2
 80018e0:	4013      	ands	r3, r2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0ab      	beq.n	800183e <HAL_RCC_OscConfig+0x19a>
 80018e6:	e05c      	b.n	80019a2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff fc44 	bl	8001174 <HAL_GetTick>
 80018ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f0:	e00a      	b.n	8001908 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f2:	f7ff fc3f 	bl	8001174 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b64      	cmp	r3, #100	; 0x64
 8001900:	d902      	bls.n	8001908 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	f000 bdcf 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001908:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800190c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001914:	fa93 f3a3 	rbit	r3, r3
 8001918:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800191c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001920:	fab3 f383 	clz	r3, r3
 8001924:	b2db      	uxtb	r3, r3
 8001926:	095b      	lsrs	r3, r3, #5
 8001928:	b2db      	uxtb	r3, r3
 800192a:	f043 0301 	orr.w	r3, r3, #1
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b01      	cmp	r3, #1
 8001932:	d102      	bne.n	800193a <HAL_RCC_OscConfig+0x296>
 8001934:	4b19      	ldr	r3, [pc, #100]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	e015      	b.n	8001966 <HAL_RCC_OscConfig+0x2c2>
 800193a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800193e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001946:	fa93 f3a3 	rbit	r3, r3
 800194a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800194e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001952:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001956:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <HAL_RCC_OscConfig+0x2f8>)
 8001964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001966:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800196a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800196e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001972:	fa92 f2a2 	rbit	r2, r2
 8001976:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800197a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800197e:	fab2 f282 	clz	r2, r2
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	f042 0220 	orr.w	r2, r2, #32
 8001988:	b2d2      	uxtb	r2, r2
 800198a:	f002 021f 	and.w	r2, r2, #31
 800198e:	2101      	movs	r1, #1
 8001990:	fa01 f202 	lsl.w	r2, r1, r2
 8001994:	4013      	ands	r3, r2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1ab      	bne.n	80018f2 <HAL_RCC_OscConfig+0x24e>
 800199a:	e002      	b.n	80019a2 <HAL_RCC_OscConfig+0x2fe>
 800199c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019a2:	1d3b      	adds	r3, r7, #4
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 816f 	beq.w	8001c90 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80019b2:	4bd0      	ldr	r3, [pc, #832]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 030c 	and.w	r3, r3, #12
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d00b      	beq.n	80019d6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80019be:	4bcd      	ldr	r3, [pc, #820]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b08      	cmp	r3, #8
 80019c8:	d16c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x400>
 80019ca:	4bca      	ldr	r3, [pc, #808]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d166      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x400>
 80019d6:	2302      	movs	r3, #2
 80019d8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019dc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80019e8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ec:	fab3 f383 	clz	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d102      	bne.n	8001a06 <HAL_RCC_OscConfig+0x362>
 8001a00:	4bbc      	ldr	r3, [pc, #752]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	e013      	b.n	8001a2e <HAL_RCC_OscConfig+0x38a>
 8001a06:	2302      	movs	r3, #2
 8001a08:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001a10:	fa93 f3a3 	rbit	r3, r3
 8001a14:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001a18:	2302      	movs	r3, #2
 8001a1a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001a1e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001a22:	fa93 f3a3 	rbit	r3, r3
 8001a26:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001a2a:	4bb2      	ldr	r3, [pc, #712]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2e:	2202      	movs	r2, #2
 8001a30:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001a34:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001a38:	fa92 f2a2 	rbit	r2, r2
 8001a3c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001a40:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001a44:	fab2 f282 	clz	r2, r2
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	f042 0220 	orr.w	r2, r2, #32
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	f002 021f 	and.w	r2, r2, #31
 8001a54:	2101      	movs	r1, #1
 8001a56:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <HAL_RCC_OscConfig+0x3cc>
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d002      	beq.n	8001a70 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	f000 bd1b 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a70:	4ba0      	ldr	r3, [pc, #640]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	21f8      	movs	r1, #248	; 0xf8
 8001a80:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a84:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001a88:	fa91 f1a1 	rbit	r1, r1
 8001a8c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001a90:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001a94:	fab1 f181 	clz	r1, r1
 8001a98:	b2c9      	uxtb	r1, r1
 8001a9a:	408b      	lsls	r3, r1
 8001a9c:	4995      	ldr	r1, [pc, #596]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa2:	e0f5      	b.n	8001c90 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 8085 	beq.w	8001bba <HAL_RCC_OscConfig+0x516>
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001aba:	fa93 f3a3 	rbit	r3, r3
 8001abe:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001ac2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ad0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	2301      	movs	r3, #1
 8001ada:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001adc:	f7ff fb4a 	bl	8001174 <HAL_GetTick>
 8001ae0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae4:	e00a      	b.n	8001afc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae6:	f7ff fb45 	bl	8001174 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d902      	bls.n	8001afc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	f000 bcd5 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001afc:	2302      	movs	r3, #2
 8001afe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b02:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001b06:	fa93 f3a3 	rbit	r3, r3
 8001b0a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001b0e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	095b      	lsrs	r3, r3, #5
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d102      	bne.n	8001b2c <HAL_RCC_OscConfig+0x488>
 8001b26:	4b73      	ldr	r3, [pc, #460]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	e013      	b.n	8001b54 <HAL_RCC_OscConfig+0x4b0>
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001b36:	fa93 f3a3 	rbit	r3, r3
 8001b3a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001b3e:	2302      	movs	r3, #2
 8001b40:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001b44:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001b48:	fa93 f3a3 	rbit	r3, r3
 8001b4c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001b50:	4b68      	ldr	r3, [pc, #416]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b54:	2202      	movs	r2, #2
 8001b56:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001b5a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001b5e:	fa92 f2a2 	rbit	r2, r2
 8001b62:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001b66:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001b6a:	fab2 f282 	clz	r2, r2
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	f042 0220 	orr.w	r2, r2, #32
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	f002 021f 	and.w	r2, r2, #31
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b80:	4013      	ands	r3, r2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d0af      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b86:	4b5b      	ldr	r3, [pc, #364]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	21f8      	movs	r1, #248	; 0xf8
 8001b96:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001b9e:	fa91 f1a1 	rbit	r1, r1
 8001ba2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001ba6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001baa:	fab1 f181 	clz	r1, r1
 8001bae:	b2c9      	uxtb	r1, r1
 8001bb0:	408b      	lsls	r3, r1
 8001bb2:	4950      	ldr	r1, [pc, #320]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
 8001bb8:	e06a      	b.n	8001c90 <HAL_RCC_OscConfig+0x5ec>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001bc4:	fa93 f3a3 	rbit	r3, r3
 8001bc8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001bcc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd0:	fab3 f383 	clz	r3, r3
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bda:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	461a      	mov	r2, r3
 8001be2:	2300      	movs	r3, #0
 8001be4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be6:	f7ff fac5 	bl	8001174 <HAL_GetTick>
 8001bea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bee:	e00a      	b.n	8001c06 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf0:	f7ff fac0 	bl	8001174 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d902      	bls.n	8001c06 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	f000 bc50 	b.w	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001c06:	2302      	movs	r3, #2
 8001c08:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001c18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d102      	bne.n	8001c36 <HAL_RCC_OscConfig+0x592>
 8001c30:	4b30      	ldr	r3, [pc, #192]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	e013      	b.n	8001c5e <HAL_RCC_OscConfig+0x5ba>
 8001c36:	2302      	movs	r3, #2
 8001c38:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c40:	fa93 f3a3 	rbit	r3, r3
 8001c44:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001c48:	2302      	movs	r3, #2
 8001c4a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001c4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001c5a:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <HAL_RCC_OscConfig+0x650>)
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5e:	2202      	movs	r2, #2
 8001c60:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001c64:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001c68:	fa92 f2a2 	rbit	r2, r2
 8001c6c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001c70:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001c74:	fab2 f282 	clz	r2, r2
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	f042 0220 	orr.w	r2, r2, #32
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	f002 021f 	and.w	r2, r2, #31
 8001c84:	2101      	movs	r1, #1
 8001c86:	fa01 f202 	lsl.w	r2, r1, r2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1af      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80da 	beq.w	8001e54 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca0:	1d3b      	adds	r3, r7, #4
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d069      	beq.n	8001d7e <HAL_RCC_OscConfig+0x6da>
 8001caa:	2301      	movs	r3, #1
 8001cac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001cbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cc0:	fab3 f383 	clz	r3, r3
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_RCC_OscConfig+0x654>)
 8001cca:	4413      	add	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	461a      	mov	r2, r3
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd4:	f7ff fa4e 	bl	8001174 <HAL_GetTick>
 8001cd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cdc:	e00e      	b.n	8001cfc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cde:	f7ff fa49 	bl	8001174 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d906      	bls.n	8001cfc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e3d9      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001cf2:	bf00      	nop
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	10908120 	.word	0x10908120
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001d06:	fa93 f3a3 	rbit	r3, r3
 8001d0a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001d0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d12:	2202      	movs	r2, #2
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	fa93 f2a3 	rbit	r2, r3
 8001d20:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	fa93 f2a3 	rbit	r2, r3
 8001d38:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001d3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d3e:	4ba5      	ldr	r3, [pc, #660]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001d40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001d46:	2102      	movs	r1, #2
 8001d48:	6019      	str	r1, [r3, #0]
 8001d4a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	fa93 f1a3 	rbit	r1, r3
 8001d54:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d58:	6019      	str	r1, [r3, #0]
  return result;
 8001d5a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	f003 031f 	and.w	r3, r3, #31
 8001d70:	2101      	movs	r1, #1
 8001d72:	fa01 f303 	lsl.w	r3, r1, r3
 8001d76:	4013      	ands	r3, r2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0b0      	beq.n	8001cde <HAL_RCC_OscConfig+0x63a>
 8001d7c:	e06a      	b.n	8001e54 <HAL_RCC_OscConfig+0x7b0>
 8001d7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	fa93 f2a3 	rbit	r2, r3
 8001d90:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001d94:	601a      	str	r2, [r3, #0]
  return result;
 8001d96:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001d9a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	4b8c      	ldr	r3, [pc, #560]	; (8001fd8 <HAL_RCC_OscConfig+0x934>)
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	461a      	mov	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db0:	f7ff f9e0 	bl	8001174 <HAL_GetTick>
 8001db4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	e009      	b.n	8001dce <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dba:	f7ff f9db 	bl	8001174 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e36b      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001dce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001dd2:	2202      	movs	r2, #2
 8001dd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	fa93 f2a3 	rbit	r2, r3
 8001de0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001dea:	2202      	movs	r2, #2
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	fa93 f2a3 	rbit	r2, r3
 8001df8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001e02:	2202      	movs	r2, #2
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	fa93 f2a3 	rbit	r2, r3
 8001e10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001e14:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e16:	4b6f      	ldr	r3, [pc, #444]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001e18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001e1e:	2102      	movs	r1, #2
 8001e20:	6019      	str	r1, [r3, #0]
 8001e22:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	fa93 f1a3 	rbit	r1, r3
 8001e2c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e30:	6019      	str	r1, [r3, #0]
  return result;
 8001e32:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	fab3 f383 	clz	r3, r3
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	f003 031f 	and.w	r3, r3, #31
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1b2      	bne.n	8001dba <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0304 	and.w	r3, r3, #4
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 8158 	beq.w	8002114 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e6a:	4b5a      	ldr	r3, [pc, #360]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d112      	bne.n	8001e9c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	4b57      	ldr	r3, [pc, #348]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4a56      	ldr	r2, [pc, #344]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e80:	61d3      	str	r3, [r2, #28]
 8001e82:	4b54      	ldr	r3, [pc, #336]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001e8a:	f107 0308 	add.w	r3, r7, #8
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	f107 0308 	add.w	r3, r7, #8
 8001e94:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001e96:	2301      	movs	r3, #1
 8001e98:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9c:	4b4f      	ldr	r3, [pc, #316]	; (8001fdc <HAL_RCC_OscConfig+0x938>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d11a      	bne.n	8001ede <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ea8:	4b4c      	ldr	r3, [pc, #304]	; (8001fdc <HAL_RCC_OscConfig+0x938>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a4b      	ldr	r2, [pc, #300]	; (8001fdc <HAL_RCC_OscConfig+0x938>)
 8001eae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb4:	f7ff f95e 	bl	8001174 <HAL_GetTick>
 8001eb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	e009      	b.n	8001ed2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebe:	f7ff f959 	bl	8001174 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	; 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e2e9      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed2:	4b42      	ldr	r3, [pc, #264]	; (8001fdc <HAL_RCC_OscConfig+0x938>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0ef      	beq.n	8001ebe <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ede:	1d3b      	adds	r3, r7, #4
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d106      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x852>
 8001ee8:	4b3a      	ldr	r3, [pc, #232]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4a39      	ldr	r2, [pc, #228]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6213      	str	r3, [r2, #32]
 8001ef4:	e02f      	b.n	8001f56 <HAL_RCC_OscConfig+0x8b2>
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10c      	bne.n	8001f1a <HAL_RCC_OscConfig+0x876>
 8001f00:	4b34      	ldr	r3, [pc, #208]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	4a33      	ldr	r2, [pc, #204]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f06:	f023 0301 	bic.w	r3, r3, #1
 8001f0a:	6213      	str	r3, [r2, #32]
 8001f0c:	4b31      	ldr	r3, [pc, #196]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f0e:	6a1b      	ldr	r3, [r3, #32]
 8001f10:	4a30      	ldr	r2, [pc, #192]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f12:	f023 0304 	bic.w	r3, r3, #4
 8001f16:	6213      	str	r3, [r2, #32]
 8001f18:	e01d      	b.n	8001f56 <HAL_RCC_OscConfig+0x8b2>
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	2b05      	cmp	r3, #5
 8001f22:	d10c      	bne.n	8001f3e <HAL_RCC_OscConfig+0x89a>
 8001f24:	4b2b      	ldr	r3, [pc, #172]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	4a2a      	ldr	r2, [pc, #168]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	6213      	str	r3, [r2, #32]
 8001f30:	4b28      	ldr	r3, [pc, #160]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	4a27      	ldr	r2, [pc, #156]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6213      	str	r3, [r2, #32]
 8001f3c:	e00b      	b.n	8001f56 <HAL_RCC_OscConfig+0x8b2>
 8001f3e:	4b25      	ldr	r3, [pc, #148]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	4a24      	ldr	r2, [pc, #144]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6213      	str	r3, [r2, #32]
 8001f4a:	4b22      	ldr	r3, [pc, #136]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	4a21      	ldr	r2, [pc, #132]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001f50:	f023 0304 	bic.w	r3, r3, #4
 8001f54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f56:	1d3b      	adds	r3, r7, #4
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d06b      	beq.n	8002038 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f60:	f7ff f908 	bl	8001174 <HAL_GetTick>
 8001f64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f68:	e00b      	b.n	8001f82 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7ff f903 	bl	8001174 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e291      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 8001f82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001f86:	2202      	movs	r2, #2
 8001f88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	fa93 f2a3 	rbit	r2, r3
 8001f94:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	fa93 f2a3 	rbit	r2, r3
 8001fac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fb0:	601a      	str	r2, [r3, #0]
  return result;
 8001fb2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001fb6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	fab3 f383 	clz	r3, r3
 8001fbc:	b2db      	uxtb	r3, r3
 8001fbe:	095b      	lsrs	r3, r3, #5
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	f043 0302 	orr.w	r3, r3, #2
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d109      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x93c>
 8001fcc:	4b01      	ldr	r3, [pc, #4]	; (8001fd4 <HAL_RCC_OscConfig+0x930>)
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	e014      	b.n	8001ffc <HAL_RCC_OscConfig+0x958>
 8001fd2:	bf00      	nop
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	10908120 	.word	0x10908120
 8001fdc:	40007000 	.word	0x40007000
 8001fe0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	fa93 f2a3 	rbit	r2, r3
 8001ff2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	4bbb      	ldr	r3, [pc, #748]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002000:	2102      	movs	r1, #2
 8002002:	6011      	str	r1, [r2, #0]
 8002004:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	fa92 f1a2 	rbit	r1, r2
 800200e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002012:	6011      	str	r1, [r2, #0]
  return result;
 8002014:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	fab2 f282 	clz	r2, r2
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	f002 021f 	and.w	r2, r2, #31
 800202a:	2101      	movs	r1, #1
 800202c:	fa01 f202 	lsl.w	r2, r1, r2
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d099      	beq.n	8001f6a <HAL_RCC_OscConfig+0x8c6>
 8002036:	e063      	b.n	8002100 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002038:	f7ff f89c 	bl	8001174 <HAL_GetTick>
 800203c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002040:	e00b      	b.n	800205a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002042:	f7ff f897 	bl	8001174 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002052:	4293      	cmp	r3, r2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e225      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 800205a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800205e:	2202      	movs	r2, #2
 8002060:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002062:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	fa93 f2a3 	rbit	r2, r3
 800206c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002076:	2202      	movs	r2, #2
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	fa93 f2a3 	rbit	r2, r3
 8002084:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002088:	601a      	str	r2, [r3, #0]
  return result;
 800208a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800208e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002090:	fab3 f383 	clz	r3, r3
 8002094:	b2db      	uxtb	r3, r3
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	b2db      	uxtb	r3, r3
 800209a:	f043 0302 	orr.w	r3, r3, #2
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d102      	bne.n	80020aa <HAL_RCC_OscConfig+0xa06>
 80020a4:	4b90      	ldr	r3, [pc, #576]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	e00d      	b.n	80020c6 <HAL_RCC_OscConfig+0xa22>
 80020aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80020ae:	2202      	movs	r2, #2
 80020b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	fa93 f2a3 	rbit	r2, r3
 80020bc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	4b89      	ldr	r3, [pc, #548]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 80020c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020ca:	2102      	movs	r1, #2
 80020cc:	6011      	str	r1, [r2, #0]
 80020ce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	fa92 f1a2 	rbit	r1, r2
 80020d8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80020dc:	6011      	str	r1, [r2, #0]
  return result;
 80020de:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	fab2 f282 	clz	r2, r2
 80020e8:	b2d2      	uxtb	r2, r2
 80020ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	f002 021f 	and.w	r2, r2, #31
 80020f4:	2101      	movs	r1, #1
 80020f6:	fa01 f202 	lsl.w	r2, r1, r2
 80020fa:	4013      	ands	r3, r2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1a0      	bne.n	8002042 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002100:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002104:	2b01      	cmp	r3, #1
 8002106:	d105      	bne.n	8002114 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002108:	4b77      	ldr	r3, [pc, #476]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	4a76      	ldr	r2, [pc, #472]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 800210e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002112:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 81c2 	beq.w	80024a4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002120:	4b71      	ldr	r3, [pc, #452]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b08      	cmp	r3, #8
 800212a:	f000 819c 	beq.w	8002466 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	2b02      	cmp	r3, #2
 8002136:	f040 8114 	bne.w	8002362 <HAL_RCC_OscConfig+0xcbe>
 800213a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800213e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002142:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002144:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	fa93 f2a3 	rbit	r2, r3
 800214e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002152:	601a      	str	r2, [r3, #0]
  return result;
 8002154:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002158:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215a:	fab3 f383 	clz	r3, r3
 800215e:	b2db      	uxtb	r3, r3
 8002160:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002164:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	461a      	mov	r2, r3
 800216c:	2300      	movs	r3, #0
 800216e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7ff f800 	bl	8001174 <HAL_GetTick>
 8002174:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002178:	e009      	b.n	800218e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800217a:	f7fe fffb 	bl	8001174 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e18b      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 800218e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002192:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	fa93 f2a3 	rbit	r2, r3
 80021a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021a6:	601a      	str	r2, [r3, #0]
  return result;
 80021a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ae:	fab3 f383 	clz	r3, r3
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d102      	bne.n	80021c8 <HAL_RCC_OscConfig+0xb24>
 80021c2:	4b49      	ldr	r3, [pc, #292]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	e01b      	b.n	8002200 <HAL_RCC_OscConfig+0xb5c>
 80021c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80021cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	fa93 f2a3 	rbit	r2, r3
 80021dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80021e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	fa93 f2a3 	rbit	r2, r3
 80021f6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	4b3a      	ldr	r3, [pc, #232]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 80021fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002200:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002204:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002208:	6011      	str	r1, [r2, #0]
 800220a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800220e:	6812      	ldr	r2, [r2, #0]
 8002210:	fa92 f1a2 	rbit	r1, r2
 8002214:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8002218:	6011      	str	r1, [r2, #0]
  return result;
 800221a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	fab2 f282 	clz	r2, r2
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	f042 0220 	orr.w	r2, r2, #32
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	f002 021f 	and.w	r2, r2, #31
 8002230:	2101      	movs	r1, #1
 8002232:	fa01 f202 	lsl.w	r2, r1, r2
 8002236:	4013      	ands	r3, r2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d19e      	bne.n	800217a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800223c:	4b2a      	ldr	r3, [pc, #168]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002244:	1d3b      	adds	r3, r7, #4
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800224a:	1d3b      	adds	r3, r7, #4
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	430b      	orrs	r3, r1
 8002252:	4925      	ldr	r1, [pc, #148]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 8002254:	4313      	orrs	r3, r2
 8002256:	604b      	str	r3, [r1, #4]
 8002258:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800225c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002262:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	fa93 f2a3 	rbit	r2, r3
 800226c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002270:	601a      	str	r2, [r3, #0]
  return result;
 8002272:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002276:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002278:	fab3 f383 	clz	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002282:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	461a      	mov	r2, r3
 800228a:	2301      	movs	r3, #1
 800228c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228e:	f7fe ff71 	bl	8001174 <HAL_GetTick>
 8002292:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002296:	e009      	b.n	80022ac <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002298:	f7fe ff6c 	bl	8001174 <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e0fc      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 80022ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	fa93 f2a3 	rbit	r2, r3
 80022c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80022c4:	601a      	str	r2, [r3, #0]
  return result;
 80022c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80022ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022cc:	fab3 f383 	clz	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d105      	bne.n	80022ec <HAL_RCC_OscConfig+0xc48>
 80022e0:	4b01      	ldr	r3, [pc, #4]	; (80022e8 <HAL_RCC_OscConfig+0xc44>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	e01e      	b.n	8002324 <HAL_RCC_OscConfig+0xc80>
 80022e6:	bf00      	nop
 80022e8:	40021000 	.word	0x40021000
 80022ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80022f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	fa93 f2a3 	rbit	r2, r3
 8002300:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800230a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	fa93 f2a3 	rbit	r2, r3
 800231a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	4b63      	ldr	r3, [pc, #396]	; (80024b0 <HAL_RCC_OscConfig+0xe0c>)
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002328:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800232c:	6011      	str	r1, [r2, #0]
 800232e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	fa92 f1a2 	rbit	r1, r2
 8002338:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800233c:	6011      	str	r1, [r2, #0]
  return result;
 800233e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	fab2 f282 	clz	r2, r2
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	f042 0220 	orr.w	r2, r2, #32
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	f002 021f 	and.w	r2, r2, #31
 8002354:	2101      	movs	r1, #1
 8002356:	fa01 f202 	lsl.w	r2, r1, r2
 800235a:	4013      	ands	r3, r2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d09b      	beq.n	8002298 <HAL_RCC_OscConfig+0xbf4>
 8002360:	e0a0      	b.n	80024a4 <HAL_RCC_OscConfig+0xe00>
 8002362:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002366:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800236a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	fa93 f2a3 	rbit	r2, r3
 8002376:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800237a:	601a      	str	r2, [r3, #0]
  return result;
 800237c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002380:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
 8002388:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800238c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	461a      	mov	r2, r3
 8002394:	2300      	movs	r3, #0
 8002396:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7fe feec 	bl	8001174 <HAL_GetTick>
 800239c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a0:	e009      	b.n	80023b6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023a2:	f7fe fee7 	bl	8001174 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e077      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
 80023b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	fa93 f2a3 	rbit	r2, r3
 80023ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ce:	601a      	str	r2, [r3, #0]
  return result;
 80023d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d6:	fab3 f383 	clz	r3, r3
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	095b      	lsrs	r3, r3, #5
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d102      	bne.n	80023f0 <HAL_RCC_OscConfig+0xd4c>
 80023ea:	4b31      	ldr	r3, [pc, #196]	; (80024b0 <HAL_RCC_OscConfig+0xe0c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	e01b      	b.n	8002428 <HAL_RCC_OscConfig+0xd84>
 80023f0:	f107 0320 	add.w	r3, r7, #32
 80023f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fa:	f107 0320 	add.w	r3, r7, #32
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	fa93 f2a3 	rbit	r2, r3
 8002404:	f107 031c 	add.w	r3, r7, #28
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	f107 0318 	add.w	r3, r7, #24
 800240e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	f107 0318 	add.w	r3, r7, #24
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	fa93 f2a3 	rbit	r2, r3
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	4b22      	ldr	r3, [pc, #136]	; (80024b0 <HAL_RCC_OscConfig+0xe0c>)
 8002426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002428:	f107 0210 	add.w	r2, r7, #16
 800242c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002430:	6011      	str	r1, [r2, #0]
 8002432:	f107 0210 	add.w	r2, r7, #16
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	fa92 f1a2 	rbit	r1, r2
 800243c:	f107 020c 	add.w	r2, r7, #12
 8002440:	6011      	str	r1, [r2, #0]
  return result;
 8002442:	f107 020c 	add.w	r2, r7, #12
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	fab2 f282 	clz	r2, r2
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	f042 0220 	orr.w	r2, r2, #32
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	f002 021f 	and.w	r2, r2, #31
 8002458:	2101      	movs	r1, #1
 800245a:	fa01 f202 	lsl.w	r2, r1, r2
 800245e:	4013      	ands	r3, r2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d19e      	bne.n	80023a2 <HAL_RCC_OscConfig+0xcfe>
 8002464:	e01e      	b.n	80024a4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69db      	ldr	r3, [r3, #28]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e018      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002474:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <HAL_RCC_OscConfig+0xe0c>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800247c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002480:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	429a      	cmp	r2, r3
 800248c:	d108      	bne.n	80024a0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800248e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002492:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002496:	1d3b      	adds	r3, r7, #4
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800249c:	429a      	cmp	r2, r3
 800249e:	d001      	beq.n	80024a4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000

080024b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b09e      	sub	sp, #120	; 0x78
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e162      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024cc:	4b90      	ldr	r3, [pc, #576]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d910      	bls.n	80024fc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b8d      	ldr	r3, [pc, #564]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 0207 	bic.w	r2, r3, #7
 80024e2:	498b      	ldr	r1, [pc, #556]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ea:	4b89      	ldr	r3, [pc, #548]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e14a      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d008      	beq.n	800251a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002508:	4b82      	ldr	r3, [pc, #520]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	497f      	ldr	r1, [pc, #508]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 8002516:	4313      	orrs	r3, r2
 8002518:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 80dc 	beq.w	80026e0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d13c      	bne.n	80025aa <HAL_RCC_ClockConfig+0xf6>
 8002530:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002534:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002538:	fa93 f3a3 	rbit	r3, r3
 800253c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800253e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002540:	fab3 f383 	clz	r3, r3
 8002544:	b2db      	uxtb	r3, r3
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	b2db      	uxtb	r3, r3
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b01      	cmp	r3, #1
 8002552:	d102      	bne.n	800255a <HAL_RCC_ClockConfig+0xa6>
 8002554:	4b6f      	ldr	r3, [pc, #444]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	e00f      	b.n	800257a <HAL_RCC_ClockConfig+0xc6>
 800255a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800255e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002560:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002562:	fa93 f3a3 	rbit	r3, r3
 8002566:	667b      	str	r3, [r7, #100]	; 0x64
 8002568:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800256c:	663b      	str	r3, [r7, #96]	; 0x60
 800256e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002570:	fa93 f3a3 	rbit	r3, r3
 8002574:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002576:	4b67      	ldr	r3, [pc, #412]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800257e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002580:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002582:	fa92 f2a2 	rbit	r2, r2
 8002586:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002588:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800258a:	fab2 f282 	clz	r2, r2
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	f042 0220 	orr.w	r2, r2, #32
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	f002 021f 	and.w	r2, r2, #31
 800259a:	2101      	movs	r1, #1
 800259c:	fa01 f202 	lsl.w	r2, r1, r2
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d17b      	bne.n	800269e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e0f3      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d13c      	bne.n	800262c <HAL_RCC_ClockConfig+0x178>
 80025b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025ba:	fa93 f3a3 	rbit	r3, r3
 80025be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80025c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025c2:	fab3 f383 	clz	r3, r3
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f043 0301 	orr.w	r3, r3, #1
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d102      	bne.n	80025dc <HAL_RCC_ClockConfig+0x128>
 80025d6:	4b4f      	ldr	r3, [pc, #316]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	e00f      	b.n	80025fc <HAL_RCC_ClockConfig+0x148>
 80025dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025e0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025e4:	fa93 f3a3 	rbit	r3, r3
 80025e8:	647b      	str	r3, [r7, #68]	; 0x44
 80025ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025ee:	643b      	str	r3, [r7, #64]	; 0x40
 80025f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025f8:	4b46      	ldr	r3, [pc, #280]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002600:	63ba      	str	r2, [r7, #56]	; 0x38
 8002602:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002604:	fa92 f2a2 	rbit	r2, r2
 8002608:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800260a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800260c:	fab2 f282 	clz	r2, r2
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	f042 0220 	orr.w	r2, r2, #32
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	f002 021f 	and.w	r2, r2, #31
 800261c:	2101      	movs	r1, #1
 800261e:	fa01 f202 	lsl.w	r2, r1, r2
 8002622:	4013      	ands	r3, r2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d13a      	bne.n	800269e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e0b2      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
 800262c:	2302      	movs	r3, #2
 800262e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002632:	fa93 f3a3 	rbit	r3, r3
 8002636:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b01      	cmp	r3, #1
 800264c:	d102      	bne.n	8002654 <HAL_RCC_ClockConfig+0x1a0>
 800264e:	4b31      	ldr	r3, [pc, #196]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	e00d      	b.n	8002670 <HAL_RCC_ClockConfig+0x1bc>
 8002654:	2302      	movs	r3, #2
 8002656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800265a:	fa93 f3a3 	rbit	r3, r3
 800265e:	627b      	str	r3, [r7, #36]	; 0x24
 8002660:	2302      	movs	r3, #2
 8002662:	623b      	str	r3, [r7, #32]
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	fa93 f3a3 	rbit	r3, r3
 800266a:	61fb      	str	r3, [r7, #28]
 800266c:	4b29      	ldr	r3, [pc, #164]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	2202      	movs	r2, #2
 8002672:	61ba      	str	r2, [r7, #24]
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	fa92 f2a2 	rbit	r2, r2
 800267a:	617a      	str	r2, [r7, #20]
  return result;
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	fab2 f282 	clz	r2, r2
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	f042 0220 	orr.w	r2, r2, #32
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	f002 021f 	and.w	r2, r2, #31
 800268e:	2101      	movs	r1, #1
 8002690:	fa01 f202 	lsl.w	r2, r1, r2
 8002694:	4013      	ands	r3, r2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e079      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800269e:	4b1d      	ldr	r3, [pc, #116]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f023 0203 	bic.w	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	491a      	ldr	r1, [pc, #104]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b0:	f7fe fd60 	bl	8001174 <HAL_GetTick>
 80026b4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b8:	f7fe fd5c 	bl	8001174 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e061      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	4b11      	ldr	r3, [pc, #68]	; (8002714 <HAL_RCC_ClockConfig+0x260>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f003 020c 	and.w	r2, r3, #12
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	429a      	cmp	r2, r3
 80026de:	d1eb      	bne.n	80026b8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d214      	bcs.n	8002718 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f023 0207 	bic.w	r2, r3, #7
 80026f6:	4906      	ldr	r1, [pc, #24]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fe:	4b04      	ldr	r3, [pc, #16]	; (8002710 <HAL_RCC_ClockConfig+0x25c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	429a      	cmp	r2, r3
 800270a:	d005      	beq.n	8002718 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e040      	b.n	8002792 <HAL_RCC_ClockConfig+0x2de>
 8002710:	40022000 	.word	0x40022000
 8002714:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002724:	4b1d      	ldr	r3, [pc, #116]	; (800279c <HAL_RCC_ClockConfig+0x2e8>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	491a      	ldr	r1, [pc, #104]	; (800279c <HAL_RCC_ClockConfig+0x2e8>)
 8002732:	4313      	orrs	r3, r2
 8002734:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0308 	and.w	r3, r3, #8
 800273e:	2b00      	cmp	r3, #0
 8002740:	d009      	beq.n	8002756 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002742:	4b16      	ldr	r3, [pc, #88]	; (800279c <HAL_RCC_ClockConfig+0x2e8>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	4912      	ldr	r1, [pc, #72]	; (800279c <HAL_RCC_ClockConfig+0x2e8>)
 8002752:	4313      	orrs	r3, r2
 8002754:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002756:	f000 f829 	bl	80027ac <HAL_RCC_GetSysClockFreq>
 800275a:	4601      	mov	r1, r0
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <HAL_RCC_ClockConfig+0x2e8>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002764:	22f0      	movs	r2, #240	; 0xf0
 8002766:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	fa92 f2a2 	rbit	r2, r2
 800276e:	60fa      	str	r2, [r7, #12]
  return result;
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	fab2 f282 	clz	r2, r2
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	40d3      	lsrs	r3, r2
 800277a:	4a09      	ldr	r2, [pc, #36]	; (80027a0 <HAL_RCC_ClockConfig+0x2ec>)
 800277c:	5cd3      	ldrb	r3, [r2, r3]
 800277e:	fa21 f303 	lsr.w	r3, r1, r3
 8002782:	4a08      	ldr	r2, [pc, #32]	; (80027a4 <HAL_RCC_ClockConfig+0x2f0>)
 8002784:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002786:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <HAL_RCC_ClockConfig+0x2f4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7fe fcae 	bl	80010ec <HAL_InitTick>
  
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3778      	adds	r7, #120	; 0x78
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	08004760 	.word	0x08004760
 80027a4:	20000000 	.word	0x20000000
 80027a8:	20000004 	.word	0x20000004

080027ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b08b      	sub	sp, #44	; 0x2c
 80027b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	2300      	movs	r3, #0
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	2300      	movs	r3, #0
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80027c6:	4b29      	ldr	r3, [pc, #164]	; (800286c <HAL_RCC_GetSysClockFreq+0xc0>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	d002      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x30>
 80027d6:	2b08      	cmp	r3, #8
 80027d8:	d003      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0x36>
 80027da:	e03c      	b.n	8002856 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027dc:	4b24      	ldr	r3, [pc, #144]	; (8002870 <HAL_RCC_GetSysClockFreq+0xc4>)
 80027de:	623b      	str	r3, [r7, #32]
      break;
 80027e0:	e03c      	b.n	800285c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80027e8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80027ec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	fa92 f2a2 	rbit	r2, r2
 80027f4:	607a      	str	r2, [r7, #4]
  return result;
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	fab2 f282 	clz	r2, r2
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	40d3      	lsrs	r3, r2
 8002800:	4a1c      	ldr	r2, [pc, #112]	; (8002874 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002802:	5cd3      	ldrb	r3, [r2, r3]
 8002804:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002806:	4b19      	ldr	r3, [pc, #100]	; (800286c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	f003 030f 	and.w	r3, r3, #15
 800280e:	220f      	movs	r2, #15
 8002810:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	fa92 f2a2 	rbit	r2, r2
 8002818:	60fa      	str	r2, [r7, #12]
  return result;
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	fab2 f282 	clz	r2, r2
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	40d3      	lsrs	r3, r2
 8002824:	4a14      	ldr	r2, [pc, #80]	; (8002878 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002826:	5cd3      	ldrb	r3, [r2, r3]
 8002828:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d008      	beq.n	8002846 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002834:	4a0e      	ldr	r2, [pc, #56]	; (8002870 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	fbb2 f2f3 	udiv	r2, r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	627b      	str	r3, [r7, #36]	; 0x24
 8002844:	e004      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	4a0c      	ldr	r2, [pc, #48]	; (800287c <HAL_RCC_GetSysClockFreq+0xd0>)
 800284a:	fb02 f303 	mul.w	r3, r2, r3
 800284e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	623b      	str	r3, [r7, #32]
      break;
 8002854:	e002      	b.n	800285c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002858:	623b      	str	r3, [r7, #32]
      break;
 800285a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800285c:	6a3b      	ldr	r3, [r7, #32]
}
 800285e:	4618      	mov	r0, r3
 8002860:	372c      	adds	r7, #44	; 0x2c
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000
 8002870:	007a1200 	.word	0x007a1200
 8002874:	08004778 	.word	0x08004778
 8002878:	08004788 	.word	0x08004788
 800287c:	003d0900 	.word	0x003d0900

08002880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002884:	4b03      	ldr	r3, [pc, #12]	; (8002894 <HAL_RCC_GetHCLKFreq+0x14>)
 8002886:	681b      	ldr	r3, [r3, #0]
}
 8002888:	4618      	mov	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	20000000 	.word	0x20000000

08002898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800289e:	f7ff ffef 	bl	8002880 <HAL_RCC_GetHCLKFreq>
 80028a2:	4601      	mov	r1, r0
 80028a4:	4b0b      	ldr	r3, [pc, #44]	; (80028d4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80028ac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80028b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	fa92 f2a2 	rbit	r2, r2
 80028b8:	603a      	str	r2, [r7, #0]
  return result;
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	fab2 f282 	clz	r2, r2
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	40d3      	lsrs	r3, r2
 80028c4:	4a04      	ldr	r2, [pc, #16]	; (80028d8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80028c6:	5cd3      	ldrb	r3, [r2, r3]
 80028c8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80028cc:	4618      	mov	r0, r3
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021000 	.word	0x40021000
 80028d8:	08004770 	.word	0x08004770

080028dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028e2:	f7ff ffcd 	bl	8002880 <HAL_RCC_GetHCLKFreq>
 80028e6:	4601      	mov	r1, r0
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80028f0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80028f4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	fa92 f2a2 	rbit	r2, r2
 80028fc:	603a      	str	r2, [r7, #0]
  return result;
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	fab2 f282 	clz	r2, r2
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	40d3      	lsrs	r3, r2
 8002908:	4a04      	ldr	r2, [pc, #16]	; (800291c <HAL_RCC_GetPCLK2Freq+0x40>)
 800290a:	5cd3      	ldrb	r3, [r2, r3]
 800290c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40021000 	.word	0x40021000
 800291c:	08004770 	.word	0x08004770

08002920 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b092      	sub	sp, #72	; 0x48
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800292c:	2300      	movs	r3, #0
 800292e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002930:	2300      	movs	r3, #0
 8002932:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 80d4 	beq.w	8002aec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002944:	4b4e      	ldr	r3, [pc, #312]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002946:	69db      	ldr	r3, [r3, #28]
 8002948:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10e      	bne.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002950:	4b4b      	ldr	r3, [pc, #300]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002952:	69db      	ldr	r3, [r3, #28]
 8002954:	4a4a      	ldr	r2, [pc, #296]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295a:	61d3      	str	r3, [r2, #28]
 800295c:	4b48      	ldr	r3, [pc, #288]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002968:	2301      	movs	r3, #1
 800296a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296e:	4b45      	ldr	r3, [pc, #276]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002976:	2b00      	cmp	r3, #0
 8002978:	d118      	bne.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800297a:	4b42      	ldr	r3, [pc, #264]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a41      	ldr	r2, [pc, #260]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002980:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002984:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002986:	f7fe fbf5 	bl	8001174 <HAL_GetTick>
 800298a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800298c:	e008      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298e:	f7fe fbf1 	bl	8001174 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b64      	cmp	r3, #100	; 0x64
 800299a:	d901      	bls.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e169      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a0:	4b38      	ldr	r3, [pc, #224]	; (8002a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0f0      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029ac:	4b34      	ldr	r3, [pc, #208]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ae:	6a1b      	ldr	r3, [r3, #32]
 80029b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 8084 	beq.w	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d07c      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029cc:	4b2c      	ldr	r3, [pc, #176]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80029e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	461a      	mov	r2, r3
 80029ee:	4b26      	ldr	r3, [pc, #152]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	461a      	mov	r2, r3
 80029f6:	2301      	movs	r3, #1
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a02:	fa93 f3a3 	rbit	r3, r3
 8002a06:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a0a:	fab3 f383 	clz	r3, r3
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b1d      	ldr	r3, [pc, #116]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002a14:	4413      	add	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	461a      	mov	r2, r3
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a1e:	4a18      	ldr	r2, [pc, #96]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a22:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d04b      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a2e:	f7fe fba1 	bl	8001174 <HAL_GetTick>
 8002a32:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a34:	e00a      	b.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a36:	f7fe fb9d 	bl	8001174 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e113      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a52:	fa93 f3a3 	rbit	r3, r3
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
 8002a58:	2302      	movs	r3, #2
 8002a5a:	623b      	str	r3, [r7, #32]
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	61fb      	str	r3, [r7, #28]
  return result;
 8002a64:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a66:	fab3 f383 	clz	r3, r3
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	095b      	lsrs	r3, r3, #5
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f043 0302 	orr.w	r3, r3, #2
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d108      	bne.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002a7a:	4b01      	ldr	r3, [pc, #4]	; (8002a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	e00d      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002a80:	40021000 	.word	0x40021000
 8002a84:	40007000 	.word	0x40007000
 8002a88:	10908100 	.word	0x10908100
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	fa93 f3a3 	rbit	r3, r3
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	4b78      	ldr	r3, [pc, #480]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	613a      	str	r2, [r7, #16]
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	fa92 f2a2 	rbit	r2, r2
 8002aa6:	60fa      	str	r2, [r7, #12]
  return result;
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	fab2 f282 	clz	r2, r2
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	f002 021f 	and.w	r2, r2, #31
 8002aba:	2101      	movs	r1, #1
 8002abc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d0b7      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002ac6:	4b6d      	ldr	r3, [pc, #436]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	496a      	ldr	r1, [pc, #424]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ad8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d105      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae0:	4b66      	ldr	r3, [pc, #408]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	4a65      	ldr	r2, [pc, #404]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002ae6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d008      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002af8:	4b60      	ldr	r3, [pc, #384]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afc:	f023 0203 	bic.w	r2, r3, #3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	495d      	ldr	r1, [pc, #372]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d008      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b16:	4b59      	ldr	r3, [pc, #356]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	4956      	ldr	r1, [pc, #344]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0304 	and.w	r3, r3, #4
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b34:	4b51      	ldr	r3, [pc, #324]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	494e      	ldr	r1, [pc, #312]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0320 	and.w	r3, r3, #32
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d008      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b52:	4b4a      	ldr	r3, [pc, #296]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	f023 0210 	bic.w	r2, r3, #16
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4947      	ldr	r1, [pc, #284]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d008      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7c:	493f      	ldr	r1, [pc, #252]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d008      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b8e:	4b3b      	ldr	r3, [pc, #236]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	f023 0220 	bic.w	r2, r3, #32
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	4938      	ldr	r1, [pc, #224]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bac:	4b33      	ldr	r3, [pc, #204]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	695b      	ldr	r3, [r3, #20]
 8002bb8:	4930      	ldr	r1, [pc, #192]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0310 	and.w	r3, r3, #16
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d008      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002bca:	4b2c      	ldr	r3, [pc, #176]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	4929      	ldr	r1, [pc, #164]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d008      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002be8:	4b24      	ldr	r3, [pc, #144]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf4:	4921      	ldr	r1, [pc, #132]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d008      	beq.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002c06:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c12:	491a      	ldr	r1, [pc, #104]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d008      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002c24:	4b15      	ldr	r3, [pc, #84]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c28:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c30:	4912      	ldr	r1, [pc, #72]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d008      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c42:	4b0e      	ldr	r3, [pc, #56]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	490b      	ldr	r1, [pc, #44]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002c60:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c64:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c6c:	4903      	ldr	r1, [pc, #12]	; (8002c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3748      	adds	r7, #72	; 0x48
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000

08002c80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e049      	b.n	8002d26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d106      	bne.n	8002cac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7fe f8fc 	bl	8000ea4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	3304      	adds	r3, #4
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	f000 faa8 	bl	8003214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d001      	beq.n	8002d48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e042      	b.n	8002dce <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a21      	ldr	r2, [pc, #132]	; (8002ddc <HAL_TIM_Base_Start+0xac>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d018      	beq.n	8002d8c <HAL_TIM_Base_Start+0x5c>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d62:	d013      	beq.n	8002d8c <HAL_TIM_Base_Start+0x5c>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a1d      	ldr	r2, [pc, #116]	; (8002de0 <HAL_TIM_Base_Start+0xb0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d00e      	beq.n	8002d8c <HAL_TIM_Base_Start+0x5c>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <HAL_TIM_Base_Start+0xb4>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d009      	beq.n	8002d8c <HAL_TIM_Base_Start+0x5c>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a1a      	ldr	r2, [pc, #104]	; (8002de8 <HAL_TIM_Base_Start+0xb8>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d004      	beq.n	8002d8c <HAL_TIM_Base_Start+0x5c>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a19      	ldr	r2, [pc, #100]	; (8002dec <HAL_TIM_Base_Start+0xbc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d115      	bne.n	8002db8 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	4b17      	ldr	r3, [pc, #92]	; (8002df0 <HAL_TIM_Base_Start+0xc0>)
 8002d94:	4013      	ands	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b06      	cmp	r3, #6
 8002d9c:	d015      	beq.n	8002dca <HAL_TIM_Base_Start+0x9a>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da4:	d011      	beq.n	8002dca <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0201 	orr.w	r2, r2, #1
 8002db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db6:	e008      	b.n	8002dca <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	e000      	b.n	8002dcc <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40012c00 	.word	0x40012c00
 8002de0:	40000400 	.word	0x40000400
 8002de4:	40000800 	.word	0x40000800
 8002de8:	40013400 	.word	0x40013400
 8002dec:	40014000 	.word	0x40014000
 8002df0:	00010007 	.word	0x00010007

08002df4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d122      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d11b      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0202 	mvn.w	r2, #2
 8002e20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f9ce 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8002e3c:	e005      	b.n	8002e4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 f9c0 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 f9d1 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d122      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b04      	cmp	r3, #4
 8002e6a:	d11b      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0204 	mvn.w	r2, #4
 8002e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f9a4 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8002e90:	e005      	b.n	8002e9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f996 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f9a7 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d122      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d11b      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0208 	mvn.w	r2, #8
 8002ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2204      	movs	r2, #4
 8002ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f97a 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8002ee4:	e005      	b.n	8002ef2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f96c 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f97d 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	f003 0310 	and.w	r3, r3, #16
 8002f02:	2b10      	cmp	r3, #16
 8002f04:	d122      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b10      	cmp	r3, #16
 8002f12:	d11b      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f06f 0210 	mvn.w	r2, #16
 8002f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2208      	movs	r2, #8
 8002f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f950 	bl	80031d8 <HAL_TIM_IC_CaptureCallback>
 8002f38:	e005      	b.n	8002f46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f942 	bl	80031c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f953 	bl	80031ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d10e      	bne.n	8002f78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d107      	bne.n	8002f78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0201 	mvn.w	r2, #1
 8002f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fd ff5a 	bl	8000e2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f82:	2b80      	cmp	r3, #128	; 0x80
 8002f84:	d10e      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f90:	2b80      	cmp	r3, #128	; 0x80
 8002f92:	d107      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 faec 	bl	800357c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb2:	d10e      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fbe:	2b80      	cmp	r3, #128	; 0x80
 8002fc0:	d107      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 fadf 	bl	8003590 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fdc:	2b40      	cmp	r3, #64	; 0x40
 8002fde:	d10e      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fea:	2b40      	cmp	r3, #64	; 0x40
 8002fec:	d107      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f901 	bl	8003200 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b20      	cmp	r3, #32
 800300a:	d10e      	bne.n	800302a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b20      	cmp	r3, #32
 8003018:	d107      	bne.n	800302a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f06f 0220 	mvn.w	r2, #32
 8003022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 fa9f 	bl	8003568 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
 800303a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_TIM_ConfigClockSource+0x1c>
 800304a:	2302      	movs	r3, #2
 800304c:	e0b6      	b.n	80031bc <HAL_TIM_ConfigClockSource+0x18a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2202      	movs	r2, #2
 800305a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003070:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003078:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68ba      	ldr	r2, [r7, #8]
 8003080:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800308a:	d03e      	beq.n	800310a <HAL_TIM_ConfigClockSource+0xd8>
 800308c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003090:	f200 8087 	bhi.w	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 8003094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003098:	f000 8086 	beq.w	80031a8 <HAL_TIM_ConfigClockSource+0x176>
 800309c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a0:	d87f      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030a2:	2b70      	cmp	r3, #112	; 0x70
 80030a4:	d01a      	beq.n	80030dc <HAL_TIM_ConfigClockSource+0xaa>
 80030a6:	2b70      	cmp	r3, #112	; 0x70
 80030a8:	d87b      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030aa:	2b60      	cmp	r3, #96	; 0x60
 80030ac:	d050      	beq.n	8003150 <HAL_TIM_ConfigClockSource+0x11e>
 80030ae:	2b60      	cmp	r3, #96	; 0x60
 80030b0:	d877      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030b2:	2b50      	cmp	r3, #80	; 0x50
 80030b4:	d03c      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0xfe>
 80030b6:	2b50      	cmp	r3, #80	; 0x50
 80030b8:	d873      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030ba:	2b40      	cmp	r3, #64	; 0x40
 80030bc:	d058      	beq.n	8003170 <HAL_TIM_ConfigClockSource+0x13e>
 80030be:	2b40      	cmp	r3, #64	; 0x40
 80030c0:	d86f      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030c2:	2b30      	cmp	r3, #48	; 0x30
 80030c4:	d064      	beq.n	8003190 <HAL_TIM_ConfigClockSource+0x15e>
 80030c6:	2b30      	cmp	r3, #48	; 0x30
 80030c8:	d86b      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030ca:	2b20      	cmp	r3, #32
 80030cc:	d060      	beq.n	8003190 <HAL_TIM_ConfigClockSource+0x15e>
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	d867      	bhi.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d05c      	beq.n	8003190 <HAL_TIM_ConfigClockSource+0x15e>
 80030d6:	2b10      	cmp	r3, #16
 80030d8:	d05a      	beq.n	8003190 <HAL_TIM_ConfigClockSource+0x15e>
 80030da:	e062      	b.n	80031a2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6899      	ldr	r1, [r3, #8]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	f000 f99c 	bl	8003428 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030fe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	609a      	str	r2, [r3, #8]
      break;
 8003108:	e04f      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6899      	ldr	r1, [r3, #8]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f000 f985 	bl	8003428 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800312c:	609a      	str	r2, [r3, #8]
      break;
 800312e:	e03c      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6818      	ldr	r0, [r3, #0]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6859      	ldr	r1, [r3, #4]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	461a      	mov	r2, r3
 800313e:	f000 f8f9 	bl	8003334 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2150      	movs	r1, #80	; 0x50
 8003148:	4618      	mov	r0, r3
 800314a:	f000 f952 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 800314e:	e02c      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6818      	ldr	r0, [r3, #0]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	6859      	ldr	r1, [r3, #4]
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	461a      	mov	r2, r3
 800315e:	f000 f918 	bl	8003392 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2160      	movs	r1, #96	; 0x60
 8003168:	4618      	mov	r0, r3
 800316a:	f000 f942 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 800316e:	e01c      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6818      	ldr	r0, [r3, #0]
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	6859      	ldr	r1, [r3, #4]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	461a      	mov	r2, r3
 800317e:	f000 f8d9 	bl	8003334 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2140      	movs	r1, #64	; 0x40
 8003188:	4618      	mov	r0, r3
 800318a:	f000 f932 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 800318e:	e00c      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	4610      	mov	r0, r2
 800319c:	f000 f929 	bl	80033f2 <TIM_ITRx_SetConfig>
      break;
 80031a0:	e003      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	73fb      	strb	r3, [r7, #15]
      break;
 80031a6:	e000      	b.n	80031aa <HAL_TIM_ConfigClockSource+0x178>
      break;
 80031a8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031cc:	bf00      	nop
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b083      	sub	sp, #12
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a3c      	ldr	r2, [pc, #240]	; (8003318 <TIM_Base_SetConfig+0x104>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d00f      	beq.n	800324c <TIM_Base_SetConfig+0x38>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003232:	d00b      	beq.n	800324c <TIM_Base_SetConfig+0x38>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a39      	ldr	r2, [pc, #228]	; (800331c <TIM_Base_SetConfig+0x108>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d007      	beq.n	800324c <TIM_Base_SetConfig+0x38>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a38      	ldr	r2, [pc, #224]	; (8003320 <TIM_Base_SetConfig+0x10c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d003      	beq.n	800324c <TIM_Base_SetConfig+0x38>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a37      	ldr	r2, [pc, #220]	; (8003324 <TIM_Base_SetConfig+0x110>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d108      	bne.n	800325e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003252:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	4313      	orrs	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a2d      	ldr	r2, [pc, #180]	; (8003318 <TIM_Base_SetConfig+0x104>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d01b      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800326c:	d017      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a2a      	ldr	r2, [pc, #168]	; (800331c <TIM_Base_SetConfig+0x108>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d013      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a29      	ldr	r2, [pc, #164]	; (8003320 <TIM_Base_SetConfig+0x10c>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00f      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a28      	ldr	r2, [pc, #160]	; (8003324 <TIM_Base_SetConfig+0x110>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00b      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a27      	ldr	r2, [pc, #156]	; (8003328 <TIM_Base_SetConfig+0x114>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d007      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a26      	ldr	r2, [pc, #152]	; (800332c <TIM_Base_SetConfig+0x118>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d003      	beq.n	800329e <TIM_Base_SetConfig+0x8a>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a25      	ldr	r2, [pc, #148]	; (8003330 <TIM_Base_SetConfig+0x11c>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d108      	bne.n	80032b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a10      	ldr	r2, [pc, #64]	; (8003318 <TIM_Base_SetConfig+0x104>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d00f      	beq.n	80032fc <TIM_Base_SetConfig+0xe8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a11      	ldr	r2, [pc, #68]	; (8003324 <TIM_Base_SetConfig+0x110>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d00b      	beq.n	80032fc <TIM_Base_SetConfig+0xe8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a10      	ldr	r2, [pc, #64]	; (8003328 <TIM_Base_SetConfig+0x114>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d007      	beq.n	80032fc <TIM_Base_SetConfig+0xe8>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a0f      	ldr	r2, [pc, #60]	; (800332c <TIM_Base_SetConfig+0x118>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d003      	beq.n	80032fc <TIM_Base_SetConfig+0xe8>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a0e      	ldr	r2, [pc, #56]	; (8003330 <TIM_Base_SetConfig+0x11c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d103      	bne.n	8003304 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	691a      	ldr	r2, [r3, #16]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	615a      	str	r2, [r3, #20]
}
 800330a:	bf00      	nop
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40012c00 	.word	0x40012c00
 800331c:	40000400 	.word	0x40000400
 8003320:	40000800 	.word	0x40000800
 8003324:	40013400 	.word	0x40013400
 8003328:	40014000 	.word	0x40014000
 800332c:	40014400 	.word	0x40014400
 8003330:	40014800 	.word	0x40014800

08003334 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	f023 0201 	bic.w	r2, r3, #1
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800335e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f023 030a 	bic.w	r3, r3, #10
 8003370:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4313      	orrs	r3, r2
 8003378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	621a      	str	r2, [r3, #32]
}
 8003386:	bf00      	nop
 8003388:	371c      	adds	r7, #28
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003392:	b480      	push	{r7}
 8003394:	b087      	sub	sp, #28
 8003396:	af00      	add	r7, sp, #0
 8003398:	60f8      	str	r0, [r7, #12]
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f023 0210 	bic.w	r2, r3, #16
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	031b      	lsls	r3, r3, #12
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033ce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	621a      	str	r2, [r3, #32]
}
 80033e6:	bf00      	nop
 80033e8:	371c      	adds	r7, #28
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr

080033f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b085      	sub	sp, #20
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003408:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	f043 0307 	orr.w	r3, r3, #7
 8003414:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	609a      	str	r2, [r3, #8]
}
 800341c:	bf00      	nop
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
 8003434:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003442:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	021a      	lsls	r2, r3, #8
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	431a      	orrs	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	4313      	orrs	r3, r2
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4313      	orrs	r3, r2
 8003454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	609a      	str	r2, [r3, #8]
}
 800345c:	bf00      	nop
 800345e:	371c      	adds	r7, #28
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800347c:	2302      	movs	r3, #2
 800347e:	e063      	b.n	8003548 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a2b      	ldr	r2, [pc, #172]	; (8003554 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d004      	beq.n	80034b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a2a      	ldr	r2, [pc, #168]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d108      	bne.n	80034c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80034ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a1b      	ldr	r2, [pc, #108]	; (8003554 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d018      	beq.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f2:	d013      	beq.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a18      	ldr	r2, [pc, #96]	; (800355c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00e      	beq.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a17      	ldr	r2, [pc, #92]	; (8003560 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d009      	beq.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a12      	ldr	r2, [pc, #72]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d004      	beq.n	800351c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a13      	ldr	r2, [pc, #76]	; (8003564 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d10c      	bne.n	8003536 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003522:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	68ba      	ldr	r2, [r7, #8]
 800352a:	4313      	orrs	r3, r2
 800352c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68ba      	ldr	r2, [r7, #8]
 8003534:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3714      	adds	r7, #20
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	40012c00 	.word	0x40012c00
 8003558:	40013400 	.word	0x40013400
 800355c:	40000400 	.word	0x40000400
 8003560:	40000800 	.word	0x40000800
 8003564:	40014000 	.word	0x40014000

08003568 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e040      	b.n	8003638 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fd fc90 	bl	8000eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	; 0x24
 80035d0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0201 	bic.w	r2, r2, #1
 80035e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f8c0 	bl	8003768 <UART_SetConfig>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e022      	b.n	8003638 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 fa88 	bl	8003b10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800360e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689a      	ldr	r2, [r3, #8]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800361e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f042 0201 	orr.w	r2, r2, #1
 800362e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 fb0f 	bl	8003c54 <UART_CheckIdleState>
 8003636:	4603      	mov	r3, r0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08a      	sub	sp, #40	; 0x28
 8003644:	af02      	add	r7, sp, #8
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	603b      	str	r3, [r7, #0]
 800364c:	4613      	mov	r3, r2
 800364e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003654:	2b20      	cmp	r3, #32
 8003656:	f040 8082 	bne.w	800375e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d002      	beq.n	8003666 <HAL_UART_Transmit+0x26>
 8003660:	88fb      	ldrh	r3, [r7, #6]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e07a      	b.n	8003760 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003670:	2b01      	cmp	r3, #1
 8003672:	d101      	bne.n	8003678 <HAL_UART_Transmit+0x38>
 8003674:	2302      	movs	r3, #2
 8003676:	e073      	b.n	8003760 <HAL_UART_Transmit+0x120>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2221      	movs	r2, #33	; 0x21
 800368c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800368e:	f7fd fd71 	bl	8001174 <HAL_GetTick>
 8003692:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	88fa      	ldrh	r2, [r7, #6]
 8003698:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ac:	d108      	bne.n	80036c0 <HAL_UART_Transmit+0x80>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d104      	bne.n	80036c0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	61bb      	str	r3, [r7, #24]
 80036be:	e003      	b.n	80036c8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036c4:	2300      	movs	r3, #0
 80036c6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80036d0:	e02d      	b.n	800372e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2200      	movs	r2, #0
 80036da:	2180      	movs	r1, #128	; 0x80
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fb02 	bl	8003ce6 <UART_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e039      	b.n	8003760 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10b      	bne.n	800370a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	881a      	ldrh	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036fe:	b292      	uxth	r2, r2
 8003700:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	3302      	adds	r3, #2
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	e008      	b.n	800371c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	b292      	uxth	r2, r2
 8003714:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	3301      	adds	r3, #1
 800371a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003734:	b29b      	uxth	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1cb      	bne.n	80036d2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	2200      	movs	r2, #0
 8003742:	2140      	movs	r1, #64	; 0x40
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 face 	bl	8003ce6 <UART_WaitOnFlagUntilTimeout>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e005      	b.n	8003760 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	3720      	adds	r7, #32
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b088      	sub	sp, #32
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	431a      	orrs	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	4313      	orrs	r3, r2
 800378a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003796:	f023 030c 	bic.w	r3, r3, #12
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6812      	ldr	r2, [r2, #0]
 800379e:	6979      	ldr	r1, [r7, #20]
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68da      	ldr	r2, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	430a      	orrs	r2, r1
 80037dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4aae      	ldr	r2, [pc, #696]	; (8003a9c <UART_SetConfig+0x334>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d120      	bne.n	800382a <UART_SetConfig+0xc2>
 80037e8:	4bad      	ldr	r3, [pc, #692]	; (8003aa0 <UART_SetConfig+0x338>)
 80037ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d817      	bhi.n	8003824 <UART_SetConfig+0xbc>
 80037f4:	a201      	add	r2, pc, #4	; (adr r2, 80037fc <UART_SetConfig+0x94>)
 80037f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037fa:	bf00      	nop
 80037fc:	0800380d 	.word	0x0800380d
 8003800:	08003819 	.word	0x08003819
 8003804:	0800381f 	.word	0x0800381f
 8003808:	08003813 	.word	0x08003813
 800380c:	2301      	movs	r3, #1
 800380e:	77fb      	strb	r3, [r7, #31]
 8003810:	e0b5      	b.n	800397e <UART_SetConfig+0x216>
 8003812:	2302      	movs	r3, #2
 8003814:	77fb      	strb	r3, [r7, #31]
 8003816:	e0b2      	b.n	800397e <UART_SetConfig+0x216>
 8003818:	2304      	movs	r3, #4
 800381a:	77fb      	strb	r3, [r7, #31]
 800381c:	e0af      	b.n	800397e <UART_SetConfig+0x216>
 800381e:	2308      	movs	r3, #8
 8003820:	77fb      	strb	r3, [r7, #31]
 8003822:	e0ac      	b.n	800397e <UART_SetConfig+0x216>
 8003824:	2310      	movs	r3, #16
 8003826:	77fb      	strb	r3, [r7, #31]
 8003828:	e0a9      	b.n	800397e <UART_SetConfig+0x216>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a9d      	ldr	r2, [pc, #628]	; (8003aa4 <UART_SetConfig+0x33c>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d124      	bne.n	800387e <UART_SetConfig+0x116>
 8003834:	4b9a      	ldr	r3, [pc, #616]	; (8003aa0 <UART_SetConfig+0x338>)
 8003836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003838:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800383c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003840:	d011      	beq.n	8003866 <UART_SetConfig+0xfe>
 8003842:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003846:	d817      	bhi.n	8003878 <UART_SetConfig+0x110>
 8003848:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800384c:	d011      	beq.n	8003872 <UART_SetConfig+0x10a>
 800384e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003852:	d811      	bhi.n	8003878 <UART_SetConfig+0x110>
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <UART_SetConfig+0xf8>
 8003858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800385c:	d006      	beq.n	800386c <UART_SetConfig+0x104>
 800385e:	e00b      	b.n	8003878 <UART_SetConfig+0x110>
 8003860:	2300      	movs	r3, #0
 8003862:	77fb      	strb	r3, [r7, #31]
 8003864:	e08b      	b.n	800397e <UART_SetConfig+0x216>
 8003866:	2302      	movs	r3, #2
 8003868:	77fb      	strb	r3, [r7, #31]
 800386a:	e088      	b.n	800397e <UART_SetConfig+0x216>
 800386c:	2304      	movs	r3, #4
 800386e:	77fb      	strb	r3, [r7, #31]
 8003870:	e085      	b.n	800397e <UART_SetConfig+0x216>
 8003872:	2308      	movs	r3, #8
 8003874:	77fb      	strb	r3, [r7, #31]
 8003876:	e082      	b.n	800397e <UART_SetConfig+0x216>
 8003878:	2310      	movs	r3, #16
 800387a:	77fb      	strb	r3, [r7, #31]
 800387c:	e07f      	b.n	800397e <UART_SetConfig+0x216>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a89      	ldr	r2, [pc, #548]	; (8003aa8 <UART_SetConfig+0x340>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d124      	bne.n	80038d2 <UART_SetConfig+0x16a>
 8003888:	4b85      	ldr	r3, [pc, #532]	; (8003aa0 <UART_SetConfig+0x338>)
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003890:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003894:	d011      	beq.n	80038ba <UART_SetConfig+0x152>
 8003896:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800389a:	d817      	bhi.n	80038cc <UART_SetConfig+0x164>
 800389c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80038a0:	d011      	beq.n	80038c6 <UART_SetConfig+0x15e>
 80038a2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80038a6:	d811      	bhi.n	80038cc <UART_SetConfig+0x164>
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <UART_SetConfig+0x14c>
 80038ac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038b0:	d006      	beq.n	80038c0 <UART_SetConfig+0x158>
 80038b2:	e00b      	b.n	80038cc <UART_SetConfig+0x164>
 80038b4:	2300      	movs	r3, #0
 80038b6:	77fb      	strb	r3, [r7, #31]
 80038b8:	e061      	b.n	800397e <UART_SetConfig+0x216>
 80038ba:	2302      	movs	r3, #2
 80038bc:	77fb      	strb	r3, [r7, #31]
 80038be:	e05e      	b.n	800397e <UART_SetConfig+0x216>
 80038c0:	2304      	movs	r3, #4
 80038c2:	77fb      	strb	r3, [r7, #31]
 80038c4:	e05b      	b.n	800397e <UART_SetConfig+0x216>
 80038c6:	2308      	movs	r3, #8
 80038c8:	77fb      	strb	r3, [r7, #31]
 80038ca:	e058      	b.n	800397e <UART_SetConfig+0x216>
 80038cc:	2310      	movs	r3, #16
 80038ce:	77fb      	strb	r3, [r7, #31]
 80038d0:	e055      	b.n	800397e <UART_SetConfig+0x216>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a75      	ldr	r2, [pc, #468]	; (8003aac <UART_SetConfig+0x344>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d124      	bne.n	8003926 <UART_SetConfig+0x1be>
 80038dc:	4b70      	ldr	r3, [pc, #448]	; (8003aa0 <UART_SetConfig+0x338>)
 80038de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80038e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038e8:	d011      	beq.n	800390e <UART_SetConfig+0x1a6>
 80038ea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038ee:	d817      	bhi.n	8003920 <UART_SetConfig+0x1b8>
 80038f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038f4:	d011      	beq.n	800391a <UART_SetConfig+0x1b2>
 80038f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038fa:	d811      	bhi.n	8003920 <UART_SetConfig+0x1b8>
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <UART_SetConfig+0x1a0>
 8003900:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003904:	d006      	beq.n	8003914 <UART_SetConfig+0x1ac>
 8003906:	e00b      	b.n	8003920 <UART_SetConfig+0x1b8>
 8003908:	2300      	movs	r3, #0
 800390a:	77fb      	strb	r3, [r7, #31]
 800390c:	e037      	b.n	800397e <UART_SetConfig+0x216>
 800390e:	2302      	movs	r3, #2
 8003910:	77fb      	strb	r3, [r7, #31]
 8003912:	e034      	b.n	800397e <UART_SetConfig+0x216>
 8003914:	2304      	movs	r3, #4
 8003916:	77fb      	strb	r3, [r7, #31]
 8003918:	e031      	b.n	800397e <UART_SetConfig+0x216>
 800391a:	2308      	movs	r3, #8
 800391c:	77fb      	strb	r3, [r7, #31]
 800391e:	e02e      	b.n	800397e <UART_SetConfig+0x216>
 8003920:	2310      	movs	r3, #16
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e02b      	b.n	800397e <UART_SetConfig+0x216>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a61      	ldr	r2, [pc, #388]	; (8003ab0 <UART_SetConfig+0x348>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d124      	bne.n	800397a <UART_SetConfig+0x212>
 8003930:	4b5b      	ldr	r3, [pc, #364]	; (8003aa0 <UART_SetConfig+0x338>)
 8003932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003934:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003938:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800393c:	d011      	beq.n	8003962 <UART_SetConfig+0x1fa>
 800393e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003942:	d817      	bhi.n	8003974 <UART_SetConfig+0x20c>
 8003944:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003948:	d011      	beq.n	800396e <UART_SetConfig+0x206>
 800394a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800394e:	d811      	bhi.n	8003974 <UART_SetConfig+0x20c>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <UART_SetConfig+0x1f4>
 8003954:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003958:	d006      	beq.n	8003968 <UART_SetConfig+0x200>
 800395a:	e00b      	b.n	8003974 <UART_SetConfig+0x20c>
 800395c:	2300      	movs	r3, #0
 800395e:	77fb      	strb	r3, [r7, #31]
 8003960:	e00d      	b.n	800397e <UART_SetConfig+0x216>
 8003962:	2302      	movs	r3, #2
 8003964:	77fb      	strb	r3, [r7, #31]
 8003966:	e00a      	b.n	800397e <UART_SetConfig+0x216>
 8003968:	2304      	movs	r3, #4
 800396a:	77fb      	strb	r3, [r7, #31]
 800396c:	e007      	b.n	800397e <UART_SetConfig+0x216>
 800396e:	2308      	movs	r3, #8
 8003970:	77fb      	strb	r3, [r7, #31]
 8003972:	e004      	b.n	800397e <UART_SetConfig+0x216>
 8003974:	2310      	movs	r3, #16
 8003976:	77fb      	strb	r3, [r7, #31]
 8003978:	e001      	b.n	800397e <UART_SetConfig+0x216>
 800397a:	2310      	movs	r3, #16
 800397c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003986:	d15c      	bne.n	8003a42 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8003988:	7ffb      	ldrb	r3, [r7, #31]
 800398a:	2b08      	cmp	r3, #8
 800398c:	d827      	bhi.n	80039de <UART_SetConfig+0x276>
 800398e:	a201      	add	r2, pc, #4	; (adr r2, 8003994 <UART_SetConfig+0x22c>)
 8003990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003994:	080039b9 	.word	0x080039b9
 8003998:	080039c1 	.word	0x080039c1
 800399c:	080039c9 	.word	0x080039c9
 80039a0:	080039df 	.word	0x080039df
 80039a4:	080039cf 	.word	0x080039cf
 80039a8:	080039df 	.word	0x080039df
 80039ac:	080039df 	.word	0x080039df
 80039b0:	080039df 	.word	0x080039df
 80039b4:	080039d7 	.word	0x080039d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039b8:	f7fe ff6e 	bl	8002898 <HAL_RCC_GetPCLK1Freq>
 80039bc:	61b8      	str	r0, [r7, #24]
        break;
 80039be:	e013      	b.n	80039e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039c0:	f7fe ff8c 	bl	80028dc <HAL_RCC_GetPCLK2Freq>
 80039c4:	61b8      	str	r0, [r7, #24]
        break;
 80039c6:	e00f      	b.n	80039e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039c8:	4b3a      	ldr	r3, [pc, #232]	; (8003ab4 <UART_SetConfig+0x34c>)
 80039ca:	61bb      	str	r3, [r7, #24]
        break;
 80039cc:	e00c      	b.n	80039e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039ce:	f7fe feed 	bl	80027ac <HAL_RCC_GetSysClockFreq>
 80039d2:	61b8      	str	r0, [r7, #24]
        break;
 80039d4:	e008      	b.n	80039e8 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039da:	61bb      	str	r3, [r7, #24]
        break;
 80039dc:	e004      	b.n	80039e8 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80039de:	2300      	movs	r3, #0
 80039e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	77bb      	strb	r3, [r7, #30]
        break;
 80039e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 8085 	beq.w	8003afa <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	005a      	lsls	r2, r3, #1
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	085b      	lsrs	r3, r3, #1
 80039fa:	441a      	add	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b0f      	cmp	r3, #15
 8003a0c:	d916      	bls.n	8003a3c <UART_SetConfig+0x2d4>
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a14:	d212      	bcs.n	8003a3c <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	f023 030f 	bic.w	r3, r3, #15
 8003a1e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	085b      	lsrs	r3, r3, #1
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	89fb      	ldrh	r3, [r7, #14]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	89fa      	ldrh	r2, [r7, #14]
 8003a38:	60da      	str	r2, [r3, #12]
 8003a3a:	e05e      	b.n	8003afa <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	77bb      	strb	r3, [r7, #30]
 8003a40:	e05b      	b.n	8003afa <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a42:	7ffb      	ldrb	r3, [r7, #31]
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	d837      	bhi.n	8003ab8 <UART_SetConfig+0x350>
 8003a48:	a201      	add	r2, pc, #4	; (adr r2, 8003a50 <UART_SetConfig+0x2e8>)
 8003a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a4e:	bf00      	nop
 8003a50:	08003a75 	.word	0x08003a75
 8003a54:	08003a7d 	.word	0x08003a7d
 8003a58:	08003a85 	.word	0x08003a85
 8003a5c:	08003ab9 	.word	0x08003ab9
 8003a60:	08003a8b 	.word	0x08003a8b
 8003a64:	08003ab9 	.word	0x08003ab9
 8003a68:	08003ab9 	.word	0x08003ab9
 8003a6c:	08003ab9 	.word	0x08003ab9
 8003a70:	08003a93 	.word	0x08003a93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a74:	f7fe ff10 	bl	8002898 <HAL_RCC_GetPCLK1Freq>
 8003a78:	61b8      	str	r0, [r7, #24]
        break;
 8003a7a:	e022      	b.n	8003ac2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a7c:	f7fe ff2e 	bl	80028dc <HAL_RCC_GetPCLK2Freq>
 8003a80:	61b8      	str	r0, [r7, #24]
        break;
 8003a82:	e01e      	b.n	8003ac2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <UART_SetConfig+0x34c>)
 8003a86:	61bb      	str	r3, [r7, #24]
        break;
 8003a88:	e01b      	b.n	8003ac2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a8a:	f7fe fe8f 	bl	80027ac <HAL_RCC_GetSysClockFreq>
 8003a8e:	61b8      	str	r0, [r7, #24]
        break;
 8003a90:	e017      	b.n	8003ac2 <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a96:	61bb      	str	r3, [r7, #24]
        break;
 8003a98:	e013      	b.n	8003ac2 <UART_SetConfig+0x35a>
 8003a9a:	bf00      	nop
 8003a9c:	40013800 	.word	0x40013800
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40004400 	.word	0x40004400
 8003aa8:	40004800 	.word	0x40004800
 8003aac:	40004c00 	.word	0x40004c00
 8003ab0:	40005000 	.word	0x40005000
 8003ab4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	77bb      	strb	r3, [r7, #30]
        break;
 8003ac0:	bf00      	nop
    }

    if (pclk != 0U)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d018      	beq.n	8003afa <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	085a      	lsrs	r2, r3, #1
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	441a      	add	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	2b0f      	cmp	r3, #15
 8003ae2:	d908      	bls.n	8003af6 <UART_SetConfig+0x38e>
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aea:	d204      	bcs.n	8003af6 <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	60da      	str	r2, [r3, #12]
 8003af4:	e001      	b.n	8003afa <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003b06:	7fbb      	ldrb	r3, [r7, #30]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3720      	adds	r7, #32
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00a      	beq.n	8003b3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	430a      	orrs	r2, r1
 8003b38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	f003 0304 	and.w	r3, r3, #4
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00a      	beq.n	8003b7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	f003 0310 	and.w	r3, r3, #16
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d00a      	beq.n	8003bc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc6:	f003 0320 	and.w	r3, r3, #32
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00a      	beq.n	8003be4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01a      	beq.n	8003c26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c0e:	d10a      	bne.n	8003c26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	605a      	str	r2, [r3, #4]
  }
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af02      	add	r7, sp, #8
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c64:	f7fd fa86 	bl	8001174 <HAL_GetTick>
 8003c68:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	d10e      	bne.n	8003c96 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c78:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f82d 	bl	8003ce6 <UART_WaitOnFlagUntilTimeout>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e023      	b.n	8003cde <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d10e      	bne.n	8003cc2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ca4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f817 	bl	8003ce6 <UART_WaitOnFlagUntilTimeout>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e00d      	b.n	8003cde <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2220      	movs	r2, #32
 8003cc6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b09c      	sub	sp, #112	; 0x70
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	60f8      	str	r0, [r7, #12]
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	603b      	str	r3, [r7, #0]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cf6:	e0a5      	b.n	8003e44 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cfe:	f000 80a1 	beq.w	8003e44 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d02:	f7fd fa37 	bl	8001174 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d302      	bcc.n	8003d18 <UART_WaitOnFlagUntilTimeout+0x32>
 8003d12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d13e      	bne.n	8003d96 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d20:	e853 3f00 	ldrex	r3, [r3]
 8003d24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d2c:	667b      	str	r3, [r7, #100]	; 0x64
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	461a      	mov	r2, r3
 8003d34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d38:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003d44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e6      	bne.n	8003d18 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3308      	adds	r3, #8
 8003d50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d54:	e853 3f00 	ldrex	r3, [r3]
 8003d58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	663b      	str	r3, [r7, #96]	; 0x60
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	3308      	adds	r3, #8
 8003d68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d6a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d72:	e841 2300 	strex	r3, r2, [r1]
 8003d76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003d78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1e5      	bne.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e067      	b.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d04f      	beq.n	8003e44 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	69db      	ldr	r3, [r3, #28]
 8003daa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003db2:	d147      	bne.n	8003e44 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003dbc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dc6:	e853 3f00 	ldrex	r3, [r3]
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003dd2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ddc:	637b      	str	r3, [r7, #52]	; 0x34
 8003dde:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003de2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003de4:	e841 2300 	strex	r3, r2, [r1]
 8003de8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1e6      	bne.n	8003dbe <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	3308      	adds	r3, #8
 8003df6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	e853 3f00 	ldrex	r3, [r3]
 8003dfe:	613b      	str	r3, [r7, #16]
   return(result);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	f023 0301 	bic.w	r3, r3, #1
 8003e06:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	3308      	adds	r3, #8
 8003e0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e10:	623a      	str	r2, [r7, #32]
 8003e12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e14:	69f9      	ldr	r1, [r7, #28]
 8003e16:	6a3a      	ldr	r2, [r7, #32]
 8003e18:	e841 2300 	strex	r3, r2, [r1]
 8003e1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e5      	bne.n	8003df0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2220      	movs	r2, #32
 8003e28:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e010      	b.n	8003e66 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	69da      	ldr	r2, [r3, #28]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	bf0c      	ite	eq
 8003e54:	2301      	moveq	r3, #1
 8003e56:	2300      	movne	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	f43f af4a 	beq.w	8003cf8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3770      	adds	r7, #112	; 0x70
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <__errno>:
 8003e70:	4b01      	ldr	r3, [pc, #4]	; (8003e78 <__errno+0x8>)
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	2000000c 	.word	0x2000000c

08003e7c <__libc_init_array>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	4d0d      	ldr	r5, [pc, #52]	; (8003eb4 <__libc_init_array+0x38>)
 8003e80:	4c0d      	ldr	r4, [pc, #52]	; (8003eb8 <__libc_init_array+0x3c>)
 8003e82:	1b64      	subs	r4, r4, r5
 8003e84:	10a4      	asrs	r4, r4, #2
 8003e86:	2600      	movs	r6, #0
 8003e88:	42a6      	cmp	r6, r4
 8003e8a:	d109      	bne.n	8003ea0 <__libc_init_array+0x24>
 8003e8c:	4d0b      	ldr	r5, [pc, #44]	; (8003ebc <__libc_init_array+0x40>)
 8003e8e:	4c0c      	ldr	r4, [pc, #48]	; (8003ec0 <__libc_init_array+0x44>)
 8003e90:	f000 fc4e 	bl	8004730 <_init>
 8003e94:	1b64      	subs	r4, r4, r5
 8003e96:	10a4      	asrs	r4, r4, #2
 8003e98:	2600      	movs	r6, #0
 8003e9a:	42a6      	cmp	r6, r4
 8003e9c:	d105      	bne.n	8003eaa <__libc_init_array+0x2e>
 8003e9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ea4:	4798      	blx	r3
 8003ea6:	3601      	adds	r6, #1
 8003ea8:	e7ee      	b.n	8003e88 <__libc_init_array+0xc>
 8003eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eae:	4798      	blx	r3
 8003eb0:	3601      	adds	r6, #1
 8003eb2:	e7f2      	b.n	8003e9a <__libc_init_array+0x1e>
 8003eb4:	080047cc 	.word	0x080047cc
 8003eb8:	080047cc 	.word	0x080047cc
 8003ebc:	080047cc 	.word	0x080047cc
 8003ec0:	080047d0 	.word	0x080047d0

08003ec4 <memset>:
 8003ec4:	4402      	add	r2, r0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d100      	bne.n	8003ece <memset+0xa>
 8003ecc:	4770      	bx	lr
 8003ece:	f803 1b01 	strb.w	r1, [r3], #1
 8003ed2:	e7f9      	b.n	8003ec8 <memset+0x4>

08003ed4 <siprintf>:
 8003ed4:	b40e      	push	{r1, r2, r3}
 8003ed6:	b500      	push	{lr}
 8003ed8:	b09c      	sub	sp, #112	; 0x70
 8003eda:	ab1d      	add	r3, sp, #116	; 0x74
 8003edc:	9002      	str	r0, [sp, #8]
 8003ede:	9006      	str	r0, [sp, #24]
 8003ee0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ee4:	4809      	ldr	r0, [pc, #36]	; (8003f0c <siprintf+0x38>)
 8003ee6:	9107      	str	r1, [sp, #28]
 8003ee8:	9104      	str	r1, [sp, #16]
 8003eea:	4909      	ldr	r1, [pc, #36]	; (8003f10 <siprintf+0x3c>)
 8003eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ef0:	9105      	str	r1, [sp, #20]
 8003ef2:	6800      	ldr	r0, [r0, #0]
 8003ef4:	9301      	str	r3, [sp, #4]
 8003ef6:	a902      	add	r1, sp, #8
 8003ef8:	f000 f868 	bl	8003fcc <_svfiprintf_r>
 8003efc:	9b02      	ldr	r3, [sp, #8]
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
 8003f02:	b01c      	add	sp, #112	; 0x70
 8003f04:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f08:	b003      	add	sp, #12
 8003f0a:	4770      	bx	lr
 8003f0c:	2000000c 	.word	0x2000000c
 8003f10:	ffff0208 	.word	0xffff0208

08003f14 <__ssputs_r>:
 8003f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f18:	688e      	ldr	r6, [r1, #8]
 8003f1a:	429e      	cmp	r6, r3
 8003f1c:	4682      	mov	sl, r0
 8003f1e:	460c      	mov	r4, r1
 8003f20:	4690      	mov	r8, r2
 8003f22:	461f      	mov	r7, r3
 8003f24:	d838      	bhi.n	8003f98 <__ssputs_r+0x84>
 8003f26:	898a      	ldrh	r2, [r1, #12]
 8003f28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003f2c:	d032      	beq.n	8003f94 <__ssputs_r+0x80>
 8003f2e:	6825      	ldr	r5, [r4, #0]
 8003f30:	6909      	ldr	r1, [r1, #16]
 8003f32:	eba5 0901 	sub.w	r9, r5, r1
 8003f36:	6965      	ldr	r5, [r4, #20]
 8003f38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003f3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003f40:	3301      	adds	r3, #1
 8003f42:	444b      	add	r3, r9
 8003f44:	106d      	asrs	r5, r5, #1
 8003f46:	429d      	cmp	r5, r3
 8003f48:	bf38      	it	cc
 8003f4a:	461d      	movcc	r5, r3
 8003f4c:	0553      	lsls	r3, r2, #21
 8003f4e:	d531      	bpl.n	8003fb4 <__ssputs_r+0xa0>
 8003f50:	4629      	mov	r1, r5
 8003f52:	f000 fb47 	bl	80045e4 <_malloc_r>
 8003f56:	4606      	mov	r6, r0
 8003f58:	b950      	cbnz	r0, 8003f70 <__ssputs_r+0x5c>
 8003f5a:	230c      	movs	r3, #12
 8003f5c:	f8ca 3000 	str.w	r3, [sl]
 8003f60:	89a3      	ldrh	r3, [r4, #12]
 8003f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f66:	81a3      	strh	r3, [r4, #12]
 8003f68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f70:	6921      	ldr	r1, [r4, #16]
 8003f72:	464a      	mov	r2, r9
 8003f74:	f000 fabe 	bl	80044f4 <memcpy>
 8003f78:	89a3      	ldrh	r3, [r4, #12]
 8003f7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003f7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f82:	81a3      	strh	r3, [r4, #12]
 8003f84:	6126      	str	r6, [r4, #16]
 8003f86:	6165      	str	r5, [r4, #20]
 8003f88:	444e      	add	r6, r9
 8003f8a:	eba5 0509 	sub.w	r5, r5, r9
 8003f8e:	6026      	str	r6, [r4, #0]
 8003f90:	60a5      	str	r5, [r4, #8]
 8003f92:	463e      	mov	r6, r7
 8003f94:	42be      	cmp	r6, r7
 8003f96:	d900      	bls.n	8003f9a <__ssputs_r+0x86>
 8003f98:	463e      	mov	r6, r7
 8003f9a:	4632      	mov	r2, r6
 8003f9c:	6820      	ldr	r0, [r4, #0]
 8003f9e:	4641      	mov	r1, r8
 8003fa0:	f000 fab6 	bl	8004510 <memmove>
 8003fa4:	68a3      	ldr	r3, [r4, #8]
 8003fa6:	6822      	ldr	r2, [r4, #0]
 8003fa8:	1b9b      	subs	r3, r3, r6
 8003faa:	4432      	add	r2, r6
 8003fac:	60a3      	str	r3, [r4, #8]
 8003fae:	6022      	str	r2, [r4, #0]
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	e7db      	b.n	8003f6c <__ssputs_r+0x58>
 8003fb4:	462a      	mov	r2, r5
 8003fb6:	f000 fb6f 	bl	8004698 <_realloc_r>
 8003fba:	4606      	mov	r6, r0
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	d1e1      	bne.n	8003f84 <__ssputs_r+0x70>
 8003fc0:	6921      	ldr	r1, [r4, #16]
 8003fc2:	4650      	mov	r0, sl
 8003fc4:	f000 fabe 	bl	8004544 <_free_r>
 8003fc8:	e7c7      	b.n	8003f5a <__ssputs_r+0x46>
	...

08003fcc <_svfiprintf_r>:
 8003fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd0:	4698      	mov	r8, r3
 8003fd2:	898b      	ldrh	r3, [r1, #12]
 8003fd4:	061b      	lsls	r3, r3, #24
 8003fd6:	b09d      	sub	sp, #116	; 0x74
 8003fd8:	4607      	mov	r7, r0
 8003fda:	460d      	mov	r5, r1
 8003fdc:	4614      	mov	r4, r2
 8003fde:	d50e      	bpl.n	8003ffe <_svfiprintf_r+0x32>
 8003fe0:	690b      	ldr	r3, [r1, #16]
 8003fe2:	b963      	cbnz	r3, 8003ffe <_svfiprintf_r+0x32>
 8003fe4:	2140      	movs	r1, #64	; 0x40
 8003fe6:	f000 fafd 	bl	80045e4 <_malloc_r>
 8003fea:	6028      	str	r0, [r5, #0]
 8003fec:	6128      	str	r0, [r5, #16]
 8003fee:	b920      	cbnz	r0, 8003ffa <_svfiprintf_r+0x2e>
 8003ff0:	230c      	movs	r3, #12
 8003ff2:	603b      	str	r3, [r7, #0]
 8003ff4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ff8:	e0d1      	b.n	800419e <_svfiprintf_r+0x1d2>
 8003ffa:	2340      	movs	r3, #64	; 0x40
 8003ffc:	616b      	str	r3, [r5, #20]
 8003ffe:	2300      	movs	r3, #0
 8004000:	9309      	str	r3, [sp, #36]	; 0x24
 8004002:	2320      	movs	r3, #32
 8004004:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004008:	f8cd 800c 	str.w	r8, [sp, #12]
 800400c:	2330      	movs	r3, #48	; 0x30
 800400e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80041b8 <_svfiprintf_r+0x1ec>
 8004012:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004016:	f04f 0901 	mov.w	r9, #1
 800401a:	4623      	mov	r3, r4
 800401c:	469a      	mov	sl, r3
 800401e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004022:	b10a      	cbz	r2, 8004028 <_svfiprintf_r+0x5c>
 8004024:	2a25      	cmp	r2, #37	; 0x25
 8004026:	d1f9      	bne.n	800401c <_svfiprintf_r+0x50>
 8004028:	ebba 0b04 	subs.w	fp, sl, r4
 800402c:	d00b      	beq.n	8004046 <_svfiprintf_r+0x7a>
 800402e:	465b      	mov	r3, fp
 8004030:	4622      	mov	r2, r4
 8004032:	4629      	mov	r1, r5
 8004034:	4638      	mov	r0, r7
 8004036:	f7ff ff6d 	bl	8003f14 <__ssputs_r>
 800403a:	3001      	adds	r0, #1
 800403c:	f000 80aa 	beq.w	8004194 <_svfiprintf_r+0x1c8>
 8004040:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004042:	445a      	add	r2, fp
 8004044:	9209      	str	r2, [sp, #36]	; 0x24
 8004046:	f89a 3000 	ldrb.w	r3, [sl]
 800404a:	2b00      	cmp	r3, #0
 800404c:	f000 80a2 	beq.w	8004194 <_svfiprintf_r+0x1c8>
 8004050:	2300      	movs	r3, #0
 8004052:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004056:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800405a:	f10a 0a01 	add.w	sl, sl, #1
 800405e:	9304      	str	r3, [sp, #16]
 8004060:	9307      	str	r3, [sp, #28]
 8004062:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004066:	931a      	str	r3, [sp, #104]	; 0x68
 8004068:	4654      	mov	r4, sl
 800406a:	2205      	movs	r2, #5
 800406c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004070:	4851      	ldr	r0, [pc, #324]	; (80041b8 <_svfiprintf_r+0x1ec>)
 8004072:	f7fc f8ad 	bl	80001d0 <memchr>
 8004076:	9a04      	ldr	r2, [sp, #16]
 8004078:	b9d8      	cbnz	r0, 80040b2 <_svfiprintf_r+0xe6>
 800407a:	06d0      	lsls	r0, r2, #27
 800407c:	bf44      	itt	mi
 800407e:	2320      	movmi	r3, #32
 8004080:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004084:	0711      	lsls	r1, r2, #28
 8004086:	bf44      	itt	mi
 8004088:	232b      	movmi	r3, #43	; 0x2b
 800408a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800408e:	f89a 3000 	ldrb.w	r3, [sl]
 8004092:	2b2a      	cmp	r3, #42	; 0x2a
 8004094:	d015      	beq.n	80040c2 <_svfiprintf_r+0xf6>
 8004096:	9a07      	ldr	r2, [sp, #28]
 8004098:	4654      	mov	r4, sl
 800409a:	2000      	movs	r0, #0
 800409c:	f04f 0c0a 	mov.w	ip, #10
 80040a0:	4621      	mov	r1, r4
 80040a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040a6:	3b30      	subs	r3, #48	; 0x30
 80040a8:	2b09      	cmp	r3, #9
 80040aa:	d94e      	bls.n	800414a <_svfiprintf_r+0x17e>
 80040ac:	b1b0      	cbz	r0, 80040dc <_svfiprintf_r+0x110>
 80040ae:	9207      	str	r2, [sp, #28]
 80040b0:	e014      	b.n	80040dc <_svfiprintf_r+0x110>
 80040b2:	eba0 0308 	sub.w	r3, r0, r8
 80040b6:	fa09 f303 	lsl.w	r3, r9, r3
 80040ba:	4313      	orrs	r3, r2
 80040bc:	9304      	str	r3, [sp, #16]
 80040be:	46a2      	mov	sl, r4
 80040c0:	e7d2      	b.n	8004068 <_svfiprintf_r+0x9c>
 80040c2:	9b03      	ldr	r3, [sp, #12]
 80040c4:	1d19      	adds	r1, r3, #4
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	9103      	str	r1, [sp, #12]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	bfbb      	ittet	lt
 80040ce:	425b      	neglt	r3, r3
 80040d0:	f042 0202 	orrlt.w	r2, r2, #2
 80040d4:	9307      	strge	r3, [sp, #28]
 80040d6:	9307      	strlt	r3, [sp, #28]
 80040d8:	bfb8      	it	lt
 80040da:	9204      	strlt	r2, [sp, #16]
 80040dc:	7823      	ldrb	r3, [r4, #0]
 80040de:	2b2e      	cmp	r3, #46	; 0x2e
 80040e0:	d10c      	bne.n	80040fc <_svfiprintf_r+0x130>
 80040e2:	7863      	ldrb	r3, [r4, #1]
 80040e4:	2b2a      	cmp	r3, #42	; 0x2a
 80040e6:	d135      	bne.n	8004154 <_svfiprintf_r+0x188>
 80040e8:	9b03      	ldr	r3, [sp, #12]
 80040ea:	1d1a      	adds	r2, r3, #4
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	9203      	str	r2, [sp, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bfb8      	it	lt
 80040f4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80040f8:	3402      	adds	r4, #2
 80040fa:	9305      	str	r3, [sp, #20]
 80040fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80041c8 <_svfiprintf_r+0x1fc>
 8004100:	7821      	ldrb	r1, [r4, #0]
 8004102:	2203      	movs	r2, #3
 8004104:	4650      	mov	r0, sl
 8004106:	f7fc f863 	bl	80001d0 <memchr>
 800410a:	b140      	cbz	r0, 800411e <_svfiprintf_r+0x152>
 800410c:	2340      	movs	r3, #64	; 0x40
 800410e:	eba0 000a 	sub.w	r0, r0, sl
 8004112:	fa03 f000 	lsl.w	r0, r3, r0
 8004116:	9b04      	ldr	r3, [sp, #16]
 8004118:	4303      	orrs	r3, r0
 800411a:	3401      	adds	r4, #1
 800411c:	9304      	str	r3, [sp, #16]
 800411e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004122:	4826      	ldr	r0, [pc, #152]	; (80041bc <_svfiprintf_r+0x1f0>)
 8004124:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004128:	2206      	movs	r2, #6
 800412a:	f7fc f851 	bl	80001d0 <memchr>
 800412e:	2800      	cmp	r0, #0
 8004130:	d038      	beq.n	80041a4 <_svfiprintf_r+0x1d8>
 8004132:	4b23      	ldr	r3, [pc, #140]	; (80041c0 <_svfiprintf_r+0x1f4>)
 8004134:	bb1b      	cbnz	r3, 800417e <_svfiprintf_r+0x1b2>
 8004136:	9b03      	ldr	r3, [sp, #12]
 8004138:	3307      	adds	r3, #7
 800413a:	f023 0307 	bic.w	r3, r3, #7
 800413e:	3308      	adds	r3, #8
 8004140:	9303      	str	r3, [sp, #12]
 8004142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004144:	4433      	add	r3, r6
 8004146:	9309      	str	r3, [sp, #36]	; 0x24
 8004148:	e767      	b.n	800401a <_svfiprintf_r+0x4e>
 800414a:	fb0c 3202 	mla	r2, ip, r2, r3
 800414e:	460c      	mov	r4, r1
 8004150:	2001      	movs	r0, #1
 8004152:	e7a5      	b.n	80040a0 <_svfiprintf_r+0xd4>
 8004154:	2300      	movs	r3, #0
 8004156:	3401      	adds	r4, #1
 8004158:	9305      	str	r3, [sp, #20]
 800415a:	4619      	mov	r1, r3
 800415c:	f04f 0c0a 	mov.w	ip, #10
 8004160:	4620      	mov	r0, r4
 8004162:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004166:	3a30      	subs	r2, #48	; 0x30
 8004168:	2a09      	cmp	r2, #9
 800416a:	d903      	bls.n	8004174 <_svfiprintf_r+0x1a8>
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0c5      	beq.n	80040fc <_svfiprintf_r+0x130>
 8004170:	9105      	str	r1, [sp, #20]
 8004172:	e7c3      	b.n	80040fc <_svfiprintf_r+0x130>
 8004174:	fb0c 2101 	mla	r1, ip, r1, r2
 8004178:	4604      	mov	r4, r0
 800417a:	2301      	movs	r3, #1
 800417c:	e7f0      	b.n	8004160 <_svfiprintf_r+0x194>
 800417e:	ab03      	add	r3, sp, #12
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	462a      	mov	r2, r5
 8004184:	4b0f      	ldr	r3, [pc, #60]	; (80041c4 <_svfiprintf_r+0x1f8>)
 8004186:	a904      	add	r1, sp, #16
 8004188:	4638      	mov	r0, r7
 800418a:	f3af 8000 	nop.w
 800418e:	1c42      	adds	r2, r0, #1
 8004190:	4606      	mov	r6, r0
 8004192:	d1d6      	bne.n	8004142 <_svfiprintf_r+0x176>
 8004194:	89ab      	ldrh	r3, [r5, #12]
 8004196:	065b      	lsls	r3, r3, #25
 8004198:	f53f af2c 	bmi.w	8003ff4 <_svfiprintf_r+0x28>
 800419c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800419e:	b01d      	add	sp, #116	; 0x74
 80041a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041a4:	ab03      	add	r3, sp, #12
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	462a      	mov	r2, r5
 80041aa:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <_svfiprintf_r+0x1f8>)
 80041ac:	a904      	add	r1, sp, #16
 80041ae:	4638      	mov	r0, r7
 80041b0:	f000 f87a 	bl	80042a8 <_printf_i>
 80041b4:	e7eb      	b.n	800418e <_svfiprintf_r+0x1c2>
 80041b6:	bf00      	nop
 80041b8:	08004798 	.word	0x08004798
 80041bc:	080047a2 	.word	0x080047a2
 80041c0:	00000000 	.word	0x00000000
 80041c4:	08003f15 	.word	0x08003f15
 80041c8:	0800479e 	.word	0x0800479e

080041cc <_printf_common>:
 80041cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041d0:	4616      	mov	r6, r2
 80041d2:	4699      	mov	r9, r3
 80041d4:	688a      	ldr	r2, [r1, #8]
 80041d6:	690b      	ldr	r3, [r1, #16]
 80041d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80041dc:	4293      	cmp	r3, r2
 80041de:	bfb8      	it	lt
 80041e0:	4613      	movlt	r3, r2
 80041e2:	6033      	str	r3, [r6, #0]
 80041e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80041e8:	4607      	mov	r7, r0
 80041ea:	460c      	mov	r4, r1
 80041ec:	b10a      	cbz	r2, 80041f2 <_printf_common+0x26>
 80041ee:	3301      	adds	r3, #1
 80041f0:	6033      	str	r3, [r6, #0]
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	0699      	lsls	r1, r3, #26
 80041f6:	bf42      	ittt	mi
 80041f8:	6833      	ldrmi	r3, [r6, #0]
 80041fa:	3302      	addmi	r3, #2
 80041fc:	6033      	strmi	r3, [r6, #0]
 80041fe:	6825      	ldr	r5, [r4, #0]
 8004200:	f015 0506 	ands.w	r5, r5, #6
 8004204:	d106      	bne.n	8004214 <_printf_common+0x48>
 8004206:	f104 0a19 	add.w	sl, r4, #25
 800420a:	68e3      	ldr	r3, [r4, #12]
 800420c:	6832      	ldr	r2, [r6, #0]
 800420e:	1a9b      	subs	r3, r3, r2
 8004210:	42ab      	cmp	r3, r5
 8004212:	dc26      	bgt.n	8004262 <_printf_common+0x96>
 8004214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004218:	1e13      	subs	r3, r2, #0
 800421a:	6822      	ldr	r2, [r4, #0]
 800421c:	bf18      	it	ne
 800421e:	2301      	movne	r3, #1
 8004220:	0692      	lsls	r2, r2, #26
 8004222:	d42b      	bmi.n	800427c <_printf_common+0xb0>
 8004224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004228:	4649      	mov	r1, r9
 800422a:	4638      	mov	r0, r7
 800422c:	47c0      	blx	r8
 800422e:	3001      	adds	r0, #1
 8004230:	d01e      	beq.n	8004270 <_printf_common+0xa4>
 8004232:	6823      	ldr	r3, [r4, #0]
 8004234:	68e5      	ldr	r5, [r4, #12]
 8004236:	6832      	ldr	r2, [r6, #0]
 8004238:	f003 0306 	and.w	r3, r3, #6
 800423c:	2b04      	cmp	r3, #4
 800423e:	bf08      	it	eq
 8004240:	1aad      	subeq	r5, r5, r2
 8004242:	68a3      	ldr	r3, [r4, #8]
 8004244:	6922      	ldr	r2, [r4, #16]
 8004246:	bf0c      	ite	eq
 8004248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800424c:	2500      	movne	r5, #0
 800424e:	4293      	cmp	r3, r2
 8004250:	bfc4      	itt	gt
 8004252:	1a9b      	subgt	r3, r3, r2
 8004254:	18ed      	addgt	r5, r5, r3
 8004256:	2600      	movs	r6, #0
 8004258:	341a      	adds	r4, #26
 800425a:	42b5      	cmp	r5, r6
 800425c:	d11a      	bne.n	8004294 <_printf_common+0xc8>
 800425e:	2000      	movs	r0, #0
 8004260:	e008      	b.n	8004274 <_printf_common+0xa8>
 8004262:	2301      	movs	r3, #1
 8004264:	4652      	mov	r2, sl
 8004266:	4649      	mov	r1, r9
 8004268:	4638      	mov	r0, r7
 800426a:	47c0      	blx	r8
 800426c:	3001      	adds	r0, #1
 800426e:	d103      	bne.n	8004278 <_printf_common+0xac>
 8004270:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004278:	3501      	adds	r5, #1
 800427a:	e7c6      	b.n	800420a <_printf_common+0x3e>
 800427c:	18e1      	adds	r1, r4, r3
 800427e:	1c5a      	adds	r2, r3, #1
 8004280:	2030      	movs	r0, #48	; 0x30
 8004282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004286:	4422      	add	r2, r4
 8004288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800428c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004290:	3302      	adds	r3, #2
 8004292:	e7c7      	b.n	8004224 <_printf_common+0x58>
 8004294:	2301      	movs	r3, #1
 8004296:	4622      	mov	r2, r4
 8004298:	4649      	mov	r1, r9
 800429a:	4638      	mov	r0, r7
 800429c:	47c0      	blx	r8
 800429e:	3001      	adds	r0, #1
 80042a0:	d0e6      	beq.n	8004270 <_printf_common+0xa4>
 80042a2:	3601      	adds	r6, #1
 80042a4:	e7d9      	b.n	800425a <_printf_common+0x8e>
	...

080042a8 <_printf_i>:
 80042a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042ac:	460c      	mov	r4, r1
 80042ae:	4691      	mov	r9, r2
 80042b0:	7e27      	ldrb	r7, [r4, #24]
 80042b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80042b4:	2f78      	cmp	r7, #120	; 0x78
 80042b6:	4680      	mov	r8, r0
 80042b8:	469a      	mov	sl, r3
 80042ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042be:	d807      	bhi.n	80042d0 <_printf_i+0x28>
 80042c0:	2f62      	cmp	r7, #98	; 0x62
 80042c2:	d80a      	bhi.n	80042da <_printf_i+0x32>
 80042c4:	2f00      	cmp	r7, #0
 80042c6:	f000 80d8 	beq.w	800447a <_printf_i+0x1d2>
 80042ca:	2f58      	cmp	r7, #88	; 0x58
 80042cc:	f000 80a3 	beq.w	8004416 <_printf_i+0x16e>
 80042d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80042d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80042d8:	e03a      	b.n	8004350 <_printf_i+0xa8>
 80042da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80042de:	2b15      	cmp	r3, #21
 80042e0:	d8f6      	bhi.n	80042d0 <_printf_i+0x28>
 80042e2:	a001      	add	r0, pc, #4	; (adr r0, 80042e8 <_printf_i+0x40>)
 80042e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80042e8:	08004341 	.word	0x08004341
 80042ec:	08004355 	.word	0x08004355
 80042f0:	080042d1 	.word	0x080042d1
 80042f4:	080042d1 	.word	0x080042d1
 80042f8:	080042d1 	.word	0x080042d1
 80042fc:	080042d1 	.word	0x080042d1
 8004300:	08004355 	.word	0x08004355
 8004304:	080042d1 	.word	0x080042d1
 8004308:	080042d1 	.word	0x080042d1
 800430c:	080042d1 	.word	0x080042d1
 8004310:	080042d1 	.word	0x080042d1
 8004314:	08004461 	.word	0x08004461
 8004318:	08004385 	.word	0x08004385
 800431c:	08004443 	.word	0x08004443
 8004320:	080042d1 	.word	0x080042d1
 8004324:	080042d1 	.word	0x080042d1
 8004328:	08004483 	.word	0x08004483
 800432c:	080042d1 	.word	0x080042d1
 8004330:	08004385 	.word	0x08004385
 8004334:	080042d1 	.word	0x080042d1
 8004338:	080042d1 	.word	0x080042d1
 800433c:	0800444b 	.word	0x0800444b
 8004340:	680b      	ldr	r3, [r1, #0]
 8004342:	1d1a      	adds	r2, r3, #4
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	600a      	str	r2, [r1, #0]
 8004348:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800434c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004350:	2301      	movs	r3, #1
 8004352:	e0a3      	b.n	800449c <_printf_i+0x1f4>
 8004354:	6825      	ldr	r5, [r4, #0]
 8004356:	6808      	ldr	r0, [r1, #0]
 8004358:	062e      	lsls	r6, r5, #24
 800435a:	f100 0304 	add.w	r3, r0, #4
 800435e:	d50a      	bpl.n	8004376 <_printf_i+0xce>
 8004360:	6805      	ldr	r5, [r0, #0]
 8004362:	600b      	str	r3, [r1, #0]
 8004364:	2d00      	cmp	r5, #0
 8004366:	da03      	bge.n	8004370 <_printf_i+0xc8>
 8004368:	232d      	movs	r3, #45	; 0x2d
 800436a:	426d      	negs	r5, r5
 800436c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004370:	485e      	ldr	r0, [pc, #376]	; (80044ec <_printf_i+0x244>)
 8004372:	230a      	movs	r3, #10
 8004374:	e019      	b.n	80043aa <_printf_i+0x102>
 8004376:	f015 0f40 	tst.w	r5, #64	; 0x40
 800437a:	6805      	ldr	r5, [r0, #0]
 800437c:	600b      	str	r3, [r1, #0]
 800437e:	bf18      	it	ne
 8004380:	b22d      	sxthne	r5, r5
 8004382:	e7ef      	b.n	8004364 <_printf_i+0xbc>
 8004384:	680b      	ldr	r3, [r1, #0]
 8004386:	6825      	ldr	r5, [r4, #0]
 8004388:	1d18      	adds	r0, r3, #4
 800438a:	6008      	str	r0, [r1, #0]
 800438c:	0628      	lsls	r0, r5, #24
 800438e:	d501      	bpl.n	8004394 <_printf_i+0xec>
 8004390:	681d      	ldr	r5, [r3, #0]
 8004392:	e002      	b.n	800439a <_printf_i+0xf2>
 8004394:	0669      	lsls	r1, r5, #25
 8004396:	d5fb      	bpl.n	8004390 <_printf_i+0xe8>
 8004398:	881d      	ldrh	r5, [r3, #0]
 800439a:	4854      	ldr	r0, [pc, #336]	; (80044ec <_printf_i+0x244>)
 800439c:	2f6f      	cmp	r7, #111	; 0x6f
 800439e:	bf0c      	ite	eq
 80043a0:	2308      	moveq	r3, #8
 80043a2:	230a      	movne	r3, #10
 80043a4:	2100      	movs	r1, #0
 80043a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80043aa:	6866      	ldr	r6, [r4, #4]
 80043ac:	60a6      	str	r6, [r4, #8]
 80043ae:	2e00      	cmp	r6, #0
 80043b0:	bfa2      	ittt	ge
 80043b2:	6821      	ldrge	r1, [r4, #0]
 80043b4:	f021 0104 	bicge.w	r1, r1, #4
 80043b8:	6021      	strge	r1, [r4, #0]
 80043ba:	b90d      	cbnz	r5, 80043c0 <_printf_i+0x118>
 80043bc:	2e00      	cmp	r6, #0
 80043be:	d04d      	beq.n	800445c <_printf_i+0x1b4>
 80043c0:	4616      	mov	r6, r2
 80043c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80043c6:	fb03 5711 	mls	r7, r3, r1, r5
 80043ca:	5dc7      	ldrb	r7, [r0, r7]
 80043cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043d0:	462f      	mov	r7, r5
 80043d2:	42bb      	cmp	r3, r7
 80043d4:	460d      	mov	r5, r1
 80043d6:	d9f4      	bls.n	80043c2 <_printf_i+0x11a>
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d10b      	bne.n	80043f4 <_printf_i+0x14c>
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	07df      	lsls	r7, r3, #31
 80043e0:	d508      	bpl.n	80043f4 <_printf_i+0x14c>
 80043e2:	6923      	ldr	r3, [r4, #16]
 80043e4:	6861      	ldr	r1, [r4, #4]
 80043e6:	4299      	cmp	r1, r3
 80043e8:	bfde      	ittt	le
 80043ea:	2330      	movle	r3, #48	; 0x30
 80043ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80043f0:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80043f4:	1b92      	subs	r2, r2, r6
 80043f6:	6122      	str	r2, [r4, #16]
 80043f8:	f8cd a000 	str.w	sl, [sp]
 80043fc:	464b      	mov	r3, r9
 80043fe:	aa03      	add	r2, sp, #12
 8004400:	4621      	mov	r1, r4
 8004402:	4640      	mov	r0, r8
 8004404:	f7ff fee2 	bl	80041cc <_printf_common>
 8004408:	3001      	adds	r0, #1
 800440a:	d14c      	bne.n	80044a6 <_printf_i+0x1fe>
 800440c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004410:	b004      	add	sp, #16
 8004412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004416:	4835      	ldr	r0, [pc, #212]	; (80044ec <_printf_i+0x244>)
 8004418:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800441c:	6823      	ldr	r3, [r4, #0]
 800441e:	680e      	ldr	r6, [r1, #0]
 8004420:	061f      	lsls	r7, r3, #24
 8004422:	f856 5b04 	ldr.w	r5, [r6], #4
 8004426:	600e      	str	r6, [r1, #0]
 8004428:	d514      	bpl.n	8004454 <_printf_i+0x1ac>
 800442a:	07d9      	lsls	r1, r3, #31
 800442c:	bf44      	itt	mi
 800442e:	f043 0320 	orrmi.w	r3, r3, #32
 8004432:	6023      	strmi	r3, [r4, #0]
 8004434:	b91d      	cbnz	r5, 800443e <_printf_i+0x196>
 8004436:	6823      	ldr	r3, [r4, #0]
 8004438:	f023 0320 	bic.w	r3, r3, #32
 800443c:	6023      	str	r3, [r4, #0]
 800443e:	2310      	movs	r3, #16
 8004440:	e7b0      	b.n	80043a4 <_printf_i+0xfc>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	f043 0320 	orr.w	r3, r3, #32
 8004448:	6023      	str	r3, [r4, #0]
 800444a:	2378      	movs	r3, #120	; 0x78
 800444c:	4828      	ldr	r0, [pc, #160]	; (80044f0 <_printf_i+0x248>)
 800444e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004452:	e7e3      	b.n	800441c <_printf_i+0x174>
 8004454:	065e      	lsls	r6, r3, #25
 8004456:	bf48      	it	mi
 8004458:	b2ad      	uxthmi	r5, r5
 800445a:	e7e6      	b.n	800442a <_printf_i+0x182>
 800445c:	4616      	mov	r6, r2
 800445e:	e7bb      	b.n	80043d8 <_printf_i+0x130>
 8004460:	680b      	ldr	r3, [r1, #0]
 8004462:	6826      	ldr	r6, [r4, #0]
 8004464:	6960      	ldr	r0, [r4, #20]
 8004466:	1d1d      	adds	r5, r3, #4
 8004468:	600d      	str	r5, [r1, #0]
 800446a:	0635      	lsls	r5, r6, #24
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	d501      	bpl.n	8004474 <_printf_i+0x1cc>
 8004470:	6018      	str	r0, [r3, #0]
 8004472:	e002      	b.n	800447a <_printf_i+0x1d2>
 8004474:	0671      	lsls	r1, r6, #25
 8004476:	d5fb      	bpl.n	8004470 <_printf_i+0x1c8>
 8004478:	8018      	strh	r0, [r3, #0]
 800447a:	2300      	movs	r3, #0
 800447c:	6123      	str	r3, [r4, #16]
 800447e:	4616      	mov	r6, r2
 8004480:	e7ba      	b.n	80043f8 <_printf_i+0x150>
 8004482:	680b      	ldr	r3, [r1, #0]
 8004484:	1d1a      	adds	r2, r3, #4
 8004486:	600a      	str	r2, [r1, #0]
 8004488:	681e      	ldr	r6, [r3, #0]
 800448a:	6862      	ldr	r2, [r4, #4]
 800448c:	2100      	movs	r1, #0
 800448e:	4630      	mov	r0, r6
 8004490:	f7fb fe9e 	bl	80001d0 <memchr>
 8004494:	b108      	cbz	r0, 800449a <_printf_i+0x1f2>
 8004496:	1b80      	subs	r0, r0, r6
 8004498:	6060      	str	r0, [r4, #4]
 800449a:	6863      	ldr	r3, [r4, #4]
 800449c:	6123      	str	r3, [r4, #16]
 800449e:	2300      	movs	r3, #0
 80044a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044a4:	e7a8      	b.n	80043f8 <_printf_i+0x150>
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	4632      	mov	r2, r6
 80044aa:	4649      	mov	r1, r9
 80044ac:	4640      	mov	r0, r8
 80044ae:	47d0      	blx	sl
 80044b0:	3001      	adds	r0, #1
 80044b2:	d0ab      	beq.n	800440c <_printf_i+0x164>
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	079b      	lsls	r3, r3, #30
 80044b8:	d413      	bmi.n	80044e2 <_printf_i+0x23a>
 80044ba:	68e0      	ldr	r0, [r4, #12]
 80044bc:	9b03      	ldr	r3, [sp, #12]
 80044be:	4298      	cmp	r0, r3
 80044c0:	bfb8      	it	lt
 80044c2:	4618      	movlt	r0, r3
 80044c4:	e7a4      	b.n	8004410 <_printf_i+0x168>
 80044c6:	2301      	movs	r3, #1
 80044c8:	4632      	mov	r2, r6
 80044ca:	4649      	mov	r1, r9
 80044cc:	4640      	mov	r0, r8
 80044ce:	47d0      	blx	sl
 80044d0:	3001      	adds	r0, #1
 80044d2:	d09b      	beq.n	800440c <_printf_i+0x164>
 80044d4:	3501      	adds	r5, #1
 80044d6:	68e3      	ldr	r3, [r4, #12]
 80044d8:	9903      	ldr	r1, [sp, #12]
 80044da:	1a5b      	subs	r3, r3, r1
 80044dc:	42ab      	cmp	r3, r5
 80044de:	dcf2      	bgt.n	80044c6 <_printf_i+0x21e>
 80044e0:	e7eb      	b.n	80044ba <_printf_i+0x212>
 80044e2:	2500      	movs	r5, #0
 80044e4:	f104 0619 	add.w	r6, r4, #25
 80044e8:	e7f5      	b.n	80044d6 <_printf_i+0x22e>
 80044ea:	bf00      	nop
 80044ec:	080047a9 	.word	0x080047a9
 80044f0:	080047ba 	.word	0x080047ba

080044f4 <memcpy>:
 80044f4:	440a      	add	r2, r1
 80044f6:	4291      	cmp	r1, r2
 80044f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80044fc:	d100      	bne.n	8004500 <memcpy+0xc>
 80044fe:	4770      	bx	lr
 8004500:	b510      	push	{r4, lr}
 8004502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004506:	f803 4f01 	strb.w	r4, [r3, #1]!
 800450a:	4291      	cmp	r1, r2
 800450c:	d1f9      	bne.n	8004502 <memcpy+0xe>
 800450e:	bd10      	pop	{r4, pc}

08004510 <memmove>:
 8004510:	4288      	cmp	r0, r1
 8004512:	b510      	push	{r4, lr}
 8004514:	eb01 0402 	add.w	r4, r1, r2
 8004518:	d902      	bls.n	8004520 <memmove+0x10>
 800451a:	4284      	cmp	r4, r0
 800451c:	4623      	mov	r3, r4
 800451e:	d807      	bhi.n	8004530 <memmove+0x20>
 8004520:	1e43      	subs	r3, r0, #1
 8004522:	42a1      	cmp	r1, r4
 8004524:	d008      	beq.n	8004538 <memmove+0x28>
 8004526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800452a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800452e:	e7f8      	b.n	8004522 <memmove+0x12>
 8004530:	4402      	add	r2, r0
 8004532:	4601      	mov	r1, r0
 8004534:	428a      	cmp	r2, r1
 8004536:	d100      	bne.n	800453a <memmove+0x2a>
 8004538:	bd10      	pop	{r4, pc}
 800453a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800453e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004542:	e7f7      	b.n	8004534 <memmove+0x24>

08004544 <_free_r>:
 8004544:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004546:	2900      	cmp	r1, #0
 8004548:	d048      	beq.n	80045dc <_free_r+0x98>
 800454a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800454e:	9001      	str	r0, [sp, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	f1a1 0404 	sub.w	r4, r1, #4
 8004556:	bfb8      	it	lt
 8004558:	18e4      	addlt	r4, r4, r3
 800455a:	f000 f8d3 	bl	8004704 <__malloc_lock>
 800455e:	4a20      	ldr	r2, [pc, #128]	; (80045e0 <_free_r+0x9c>)
 8004560:	9801      	ldr	r0, [sp, #4]
 8004562:	6813      	ldr	r3, [r2, #0]
 8004564:	4615      	mov	r5, r2
 8004566:	b933      	cbnz	r3, 8004576 <_free_r+0x32>
 8004568:	6063      	str	r3, [r4, #4]
 800456a:	6014      	str	r4, [r2, #0]
 800456c:	b003      	add	sp, #12
 800456e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004572:	f000 b8cd 	b.w	8004710 <__malloc_unlock>
 8004576:	42a3      	cmp	r3, r4
 8004578:	d90b      	bls.n	8004592 <_free_r+0x4e>
 800457a:	6821      	ldr	r1, [r4, #0]
 800457c:	1862      	adds	r2, r4, r1
 800457e:	4293      	cmp	r3, r2
 8004580:	bf04      	itt	eq
 8004582:	681a      	ldreq	r2, [r3, #0]
 8004584:	685b      	ldreq	r3, [r3, #4]
 8004586:	6063      	str	r3, [r4, #4]
 8004588:	bf04      	itt	eq
 800458a:	1852      	addeq	r2, r2, r1
 800458c:	6022      	streq	r2, [r4, #0]
 800458e:	602c      	str	r4, [r5, #0]
 8004590:	e7ec      	b.n	800456c <_free_r+0x28>
 8004592:	461a      	mov	r2, r3
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	b10b      	cbz	r3, 800459c <_free_r+0x58>
 8004598:	42a3      	cmp	r3, r4
 800459a:	d9fa      	bls.n	8004592 <_free_r+0x4e>
 800459c:	6811      	ldr	r1, [r2, #0]
 800459e:	1855      	adds	r5, r2, r1
 80045a0:	42a5      	cmp	r5, r4
 80045a2:	d10b      	bne.n	80045bc <_free_r+0x78>
 80045a4:	6824      	ldr	r4, [r4, #0]
 80045a6:	4421      	add	r1, r4
 80045a8:	1854      	adds	r4, r2, r1
 80045aa:	42a3      	cmp	r3, r4
 80045ac:	6011      	str	r1, [r2, #0]
 80045ae:	d1dd      	bne.n	800456c <_free_r+0x28>
 80045b0:	681c      	ldr	r4, [r3, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	6053      	str	r3, [r2, #4]
 80045b6:	4421      	add	r1, r4
 80045b8:	6011      	str	r1, [r2, #0]
 80045ba:	e7d7      	b.n	800456c <_free_r+0x28>
 80045bc:	d902      	bls.n	80045c4 <_free_r+0x80>
 80045be:	230c      	movs	r3, #12
 80045c0:	6003      	str	r3, [r0, #0]
 80045c2:	e7d3      	b.n	800456c <_free_r+0x28>
 80045c4:	6825      	ldr	r5, [r4, #0]
 80045c6:	1961      	adds	r1, r4, r5
 80045c8:	428b      	cmp	r3, r1
 80045ca:	bf04      	itt	eq
 80045cc:	6819      	ldreq	r1, [r3, #0]
 80045ce:	685b      	ldreq	r3, [r3, #4]
 80045d0:	6063      	str	r3, [r4, #4]
 80045d2:	bf04      	itt	eq
 80045d4:	1949      	addeq	r1, r1, r5
 80045d6:	6021      	streq	r1, [r4, #0]
 80045d8:	6054      	str	r4, [r2, #4]
 80045da:	e7c7      	b.n	800456c <_free_r+0x28>
 80045dc:	b003      	add	sp, #12
 80045de:	bd30      	pop	{r4, r5, pc}
 80045e0:	20000090 	.word	0x20000090

080045e4 <_malloc_r>:
 80045e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045e6:	1ccd      	adds	r5, r1, #3
 80045e8:	f025 0503 	bic.w	r5, r5, #3
 80045ec:	3508      	adds	r5, #8
 80045ee:	2d0c      	cmp	r5, #12
 80045f0:	bf38      	it	cc
 80045f2:	250c      	movcc	r5, #12
 80045f4:	2d00      	cmp	r5, #0
 80045f6:	4606      	mov	r6, r0
 80045f8:	db01      	blt.n	80045fe <_malloc_r+0x1a>
 80045fa:	42a9      	cmp	r1, r5
 80045fc:	d903      	bls.n	8004606 <_malloc_r+0x22>
 80045fe:	230c      	movs	r3, #12
 8004600:	6033      	str	r3, [r6, #0]
 8004602:	2000      	movs	r0, #0
 8004604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004606:	f000 f87d 	bl	8004704 <__malloc_lock>
 800460a:	4921      	ldr	r1, [pc, #132]	; (8004690 <_malloc_r+0xac>)
 800460c:	680a      	ldr	r2, [r1, #0]
 800460e:	4614      	mov	r4, r2
 8004610:	b99c      	cbnz	r4, 800463a <_malloc_r+0x56>
 8004612:	4f20      	ldr	r7, [pc, #128]	; (8004694 <_malloc_r+0xb0>)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	b923      	cbnz	r3, 8004622 <_malloc_r+0x3e>
 8004618:	4621      	mov	r1, r4
 800461a:	4630      	mov	r0, r6
 800461c:	f000 f862 	bl	80046e4 <_sbrk_r>
 8004620:	6038      	str	r0, [r7, #0]
 8004622:	4629      	mov	r1, r5
 8004624:	4630      	mov	r0, r6
 8004626:	f000 f85d 	bl	80046e4 <_sbrk_r>
 800462a:	1c43      	adds	r3, r0, #1
 800462c:	d123      	bne.n	8004676 <_malloc_r+0x92>
 800462e:	230c      	movs	r3, #12
 8004630:	6033      	str	r3, [r6, #0]
 8004632:	4630      	mov	r0, r6
 8004634:	f000 f86c 	bl	8004710 <__malloc_unlock>
 8004638:	e7e3      	b.n	8004602 <_malloc_r+0x1e>
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	1b5b      	subs	r3, r3, r5
 800463e:	d417      	bmi.n	8004670 <_malloc_r+0x8c>
 8004640:	2b0b      	cmp	r3, #11
 8004642:	d903      	bls.n	800464c <_malloc_r+0x68>
 8004644:	6023      	str	r3, [r4, #0]
 8004646:	441c      	add	r4, r3
 8004648:	6025      	str	r5, [r4, #0]
 800464a:	e004      	b.n	8004656 <_malloc_r+0x72>
 800464c:	6863      	ldr	r3, [r4, #4]
 800464e:	42a2      	cmp	r2, r4
 8004650:	bf0c      	ite	eq
 8004652:	600b      	streq	r3, [r1, #0]
 8004654:	6053      	strne	r3, [r2, #4]
 8004656:	4630      	mov	r0, r6
 8004658:	f000 f85a 	bl	8004710 <__malloc_unlock>
 800465c:	f104 000b 	add.w	r0, r4, #11
 8004660:	1d23      	adds	r3, r4, #4
 8004662:	f020 0007 	bic.w	r0, r0, #7
 8004666:	1ac2      	subs	r2, r0, r3
 8004668:	d0cc      	beq.n	8004604 <_malloc_r+0x20>
 800466a:	1a1b      	subs	r3, r3, r0
 800466c:	50a3      	str	r3, [r4, r2]
 800466e:	e7c9      	b.n	8004604 <_malloc_r+0x20>
 8004670:	4622      	mov	r2, r4
 8004672:	6864      	ldr	r4, [r4, #4]
 8004674:	e7cc      	b.n	8004610 <_malloc_r+0x2c>
 8004676:	1cc4      	adds	r4, r0, #3
 8004678:	f024 0403 	bic.w	r4, r4, #3
 800467c:	42a0      	cmp	r0, r4
 800467e:	d0e3      	beq.n	8004648 <_malloc_r+0x64>
 8004680:	1a21      	subs	r1, r4, r0
 8004682:	4630      	mov	r0, r6
 8004684:	f000 f82e 	bl	80046e4 <_sbrk_r>
 8004688:	3001      	adds	r0, #1
 800468a:	d1dd      	bne.n	8004648 <_malloc_r+0x64>
 800468c:	e7cf      	b.n	800462e <_malloc_r+0x4a>
 800468e:	bf00      	nop
 8004690:	20000090 	.word	0x20000090
 8004694:	20000094 	.word	0x20000094

08004698 <_realloc_r>:
 8004698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800469a:	4607      	mov	r7, r0
 800469c:	4614      	mov	r4, r2
 800469e:	460e      	mov	r6, r1
 80046a0:	b921      	cbnz	r1, 80046ac <_realloc_r+0x14>
 80046a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80046a6:	4611      	mov	r1, r2
 80046a8:	f7ff bf9c 	b.w	80045e4 <_malloc_r>
 80046ac:	b922      	cbnz	r2, 80046b8 <_realloc_r+0x20>
 80046ae:	f7ff ff49 	bl	8004544 <_free_r>
 80046b2:	4625      	mov	r5, r4
 80046b4:	4628      	mov	r0, r5
 80046b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046b8:	f000 f830 	bl	800471c <_malloc_usable_size_r>
 80046bc:	42a0      	cmp	r0, r4
 80046be:	d20f      	bcs.n	80046e0 <_realloc_r+0x48>
 80046c0:	4621      	mov	r1, r4
 80046c2:	4638      	mov	r0, r7
 80046c4:	f7ff ff8e 	bl	80045e4 <_malloc_r>
 80046c8:	4605      	mov	r5, r0
 80046ca:	2800      	cmp	r0, #0
 80046cc:	d0f2      	beq.n	80046b4 <_realloc_r+0x1c>
 80046ce:	4631      	mov	r1, r6
 80046d0:	4622      	mov	r2, r4
 80046d2:	f7ff ff0f 	bl	80044f4 <memcpy>
 80046d6:	4631      	mov	r1, r6
 80046d8:	4638      	mov	r0, r7
 80046da:	f7ff ff33 	bl	8004544 <_free_r>
 80046de:	e7e9      	b.n	80046b4 <_realloc_r+0x1c>
 80046e0:	4635      	mov	r5, r6
 80046e2:	e7e7      	b.n	80046b4 <_realloc_r+0x1c>

080046e4 <_sbrk_r>:
 80046e4:	b538      	push	{r3, r4, r5, lr}
 80046e6:	4d06      	ldr	r5, [pc, #24]	; (8004700 <_sbrk_r+0x1c>)
 80046e8:	2300      	movs	r3, #0
 80046ea:	4604      	mov	r4, r0
 80046ec:	4608      	mov	r0, r1
 80046ee:	602b      	str	r3, [r5, #0]
 80046f0:	f7fc fc74 	bl	8000fdc <_sbrk>
 80046f4:	1c43      	adds	r3, r0, #1
 80046f6:	d102      	bne.n	80046fe <_sbrk_r+0x1a>
 80046f8:	682b      	ldr	r3, [r5, #0]
 80046fa:	b103      	cbz	r3, 80046fe <_sbrk_r+0x1a>
 80046fc:	6023      	str	r3, [r4, #0]
 80046fe:	bd38      	pop	{r3, r4, r5, pc}
 8004700:	20000180 	.word	0x20000180

08004704 <__malloc_lock>:
 8004704:	4801      	ldr	r0, [pc, #4]	; (800470c <__malloc_lock+0x8>)
 8004706:	f000 b811 	b.w	800472c <__retarget_lock_acquire_recursive>
 800470a:	bf00      	nop
 800470c:	20000188 	.word	0x20000188

08004710 <__malloc_unlock>:
 8004710:	4801      	ldr	r0, [pc, #4]	; (8004718 <__malloc_unlock+0x8>)
 8004712:	f000 b80c 	b.w	800472e <__retarget_lock_release_recursive>
 8004716:	bf00      	nop
 8004718:	20000188 	.word	0x20000188

0800471c <_malloc_usable_size_r>:
 800471c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004720:	1f18      	subs	r0, r3, #4
 8004722:	2b00      	cmp	r3, #0
 8004724:	bfbc      	itt	lt
 8004726:	580b      	ldrlt	r3, [r1, r0]
 8004728:	18c0      	addlt	r0, r0, r3
 800472a:	4770      	bx	lr

0800472c <__retarget_lock_acquire_recursive>:
 800472c:	4770      	bx	lr

0800472e <__retarget_lock_release_recursive>:
 800472e:	4770      	bx	lr

08004730 <_init>:
 8004730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004732:	bf00      	nop
 8004734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004736:	bc08      	pop	{r3}
 8004738:	469e      	mov	lr, r3
 800473a:	4770      	bx	lr

0800473c <_fini>:
 800473c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800473e:	bf00      	nop
 8004740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004742:	bc08      	pop	{r3}
 8004744:	469e      	mov	lr, r3
 8004746:	4770      	bx	lr

08004748 <__fft_main_veneer>:
 8004748:	f85f f000 	ldr.w	pc, [pc]	; 800474c <__fft_main_veneer+0x4>
 800474c:	100003ed 	.word	0x100003ed

08004750 <__fft_init_veneer>:
 8004750:	f85f f000 	ldr.w	pc, [pc]	; 8004754 <__fft_init_veneer+0x4>
 8004754:	10000369 	.word	0x10000369

Disassembly of section .ccmram:

10000000 <fft_bit_reduct>:
{
10000000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10000004:	b085      	sub	sp, #20
10000006:	af00      	add	r7, sp, #0
10000008:	4601      	mov	r1, r0
  register int i, j = 0  ;
1000000a:	2400      	movs	r4, #0
  register int tmpr, max = 2, m, n = N_FFT << 1 ;
1000000c:	f04f 0b02 	mov.w	fp, #2
10000010:	f44f 7300 	mov.w	r3, #512	; 0x200
10000014:	469c      	mov	ip, r3
  for ( i = 0; i < ( n - 1 ) ; i += 2 ) {
10000016:	f04f 0900 	mov.w	r9, #0
1000001a:	e034      	b.n	10000086 <fft_bit_reduct+0x86>
    if ( j > i ) {
1000001c:	454c      	cmp	r4, r9
1000001e:	dd23      	ble.n	10000068 <fft_bit_reduct+0x68>
      tmpr = *( int_pointer + j ) ;
10000020:	4623      	mov	r3, r4
10000022:	009b      	lsls	r3, r3, #2
10000024:	440b      	add	r3, r1
10000026:	681e      	ldr	r6, [r3, #0]
      *( int_pointer + j ) = *( int_pointer + i ) ;
10000028:	464b      	mov	r3, r9
1000002a:	009b      	lsls	r3, r3, #2
1000002c:	18ca      	adds	r2, r1, r3
1000002e:	4623      	mov	r3, r4
10000030:	009b      	lsls	r3, r3, #2
10000032:	440b      	add	r3, r1
10000034:	6812      	ldr	r2, [r2, #0]
10000036:	601a      	str	r2, [r3, #0]
      *( int_pointer + i ) = tmpr ;
10000038:	464b      	mov	r3, r9
1000003a:	009b      	lsls	r3, r3, #2
1000003c:	440b      	add	r3, r1
1000003e:	601e      	str	r6, [r3, #0]
      tmpr = *( int_pointer + j + 1 ) ;
10000040:	4623      	mov	r3, r4
10000042:	3301      	adds	r3, #1
10000044:	009b      	lsls	r3, r3, #2
10000046:	440b      	add	r3, r1
10000048:	681e      	ldr	r6, [r3, #0]
      *( int_pointer + j + 1 ) = *( int_pointer + i + 1 ) ;
1000004a:	464b      	mov	r3, r9
1000004c:	3301      	adds	r3, #1
1000004e:	009b      	lsls	r3, r3, #2
10000050:	18ca      	adds	r2, r1, r3
10000052:	4623      	mov	r3, r4
10000054:	3301      	adds	r3, #1
10000056:	009b      	lsls	r3, r3, #2
10000058:	440b      	add	r3, r1
1000005a:	6812      	ldr	r2, [r2, #0]
1000005c:	601a      	str	r2, [r3, #0]
      *( int_pointer + i + 1 ) = tmpr ;
1000005e:	464b      	mov	r3, r9
10000060:	3301      	adds	r3, #1
10000062:	009b      	lsls	r3, r3, #2
10000064:	440b      	add	r3, r1
10000066:	601e      	str	r6, [r3, #0]
    m = N_FFT;
10000068:	f44f 7880 	mov.w	r8, #256	; 0x100
    while ( m >= 2 && j >= m ) {
1000006c:	e003      	b.n	10000076 <fft_bit_reduct+0x76>
      j -= m ;
1000006e:	eba4 0408 	sub.w	r4, r4, r8
      m >>= 1;
10000072:	ea4f 0868 	mov.w	r8, r8, asr #1
    while ( m >= 2 && j >= m ) {
10000076:	f1b8 0f01 	cmp.w	r8, #1
1000007a:	dd01      	ble.n	10000080 <fft_bit_reduct+0x80>
1000007c:	4544      	cmp	r4, r8
1000007e:	daf6      	bge.n	1000006e <fft_bit_reduct+0x6e>
    j += m ;
10000080:	4444      	add	r4, r8
  for ( i = 0; i < ( n - 1 ) ; i += 2 ) {
10000082:	f109 0902 	add.w	r9, r9, #2
10000086:	4663      	mov	r3, ip
10000088:	3b01      	subs	r3, #1
1000008a:	4599      	cmp	r9, r3
1000008c:	dbc6      	blt.n	1000001c <fft_bit_reduct+0x1c>
    register int *data_pointer = &fft_twidtable[ 0 ] ;
1000008e:	4b38      	ldr	r3, [pc, #224]	; (10000170 <fft_bit_reduct+0x170>)
10000090:	60bb      	str	r3, [r7, #8]
    register int tmpi, fr = 0, level, k, l ;
10000092:	2300      	movs	r3, #0
10000094:	469e      	mov	lr, r3
    while ( n > max ) {
10000096:	e062      	b.n	1000015e <fft_bit_reduct+0x15e>
      level = max << 1;
10000098:	ea4f 034b 	mov.w	r3, fp, lsl #1
1000009c:	60fb      	str	r3, [r7, #12]
      for ( m = 1; m < max; m += 2 ) {
1000009e:	f04f 0801 	mov.w	r8, #1
100000a2:	e04d      	b.n	10000140 <fft_bit_reduct+0x140>
        l = *( data_pointer + fr );
100000a4:	4674      	mov	r4, lr
100000a6:	4623      	mov	r3, r4
100000a8:	009b      	lsls	r3, r3, #2
100000aa:	68ba      	ldr	r2, [r7, #8]
100000ac:	4610      	mov	r0, r2
100000ae:	4403      	add	r3, r0
100000b0:	6818      	ldr	r0, [r3, #0]
100000b2:	6078      	str	r0, [r7, #4]
        k = *( data_pointer + fr + 1 ) ;
100000b4:	4623      	mov	r3, r4
100000b6:	3301      	adds	r3, #1
100000b8:	009b      	lsls	r3, r3, #2
100000ba:	4413      	add	r3, r2
100000bc:	681a      	ldr	r2, [r3, #0]
100000be:	603a      	str	r2, [r7, #0]
        fr += 2 ;
100000c0:	4623      	mov	r3, r4
100000c2:	3302      	adds	r3, #2
100000c4:	469e      	mov	lr, r3
        for ( i = m; i <= n; i += level ) {
100000c6:	46c1      	mov	r9, r8
100000c8:	e035      	b.n	10000136 <fft_bit_reduct+0x136>
          j = i + max;
100000ca:	eb09 040b 	add.w	r4, r9, fp
          p = int_pointer + j;
100000ce:	4623      	mov	r3, r4
100000d0:	009b      	lsls	r3, r3, #2
100000d2:	18cd      	adds	r5, r1, r3
          q = int_pointer + i;
100000d4:	464b      	mov	r3, r9
100000d6:	009b      	lsls	r3, r3, #2
100000d8:	eb01 0a03 	add.w	sl, r1, r3
          tmpr  = l * *( p - 1 );
100000dc:	1f2b      	subs	r3, r5, #4
100000de:	681b      	ldr	r3, [r3, #0]
100000e0:	687a      	ldr	r2, [r7, #4]
100000e2:	4610      	mov	r0, r2
100000e4:	fb03 f600 	mul.w	r6, r3, r0
          tmpr -= ( k * *p );
100000e8:	682b      	ldr	r3, [r5, #0]
100000ea:	6838      	ldr	r0, [r7, #0]
100000ec:	fb03 f300 	mul.w	r3, r3, r0
100000f0:	1af6      	subs	r6, r6, r3
          tmpi  = l * *p;
100000f2:	682b      	ldr	r3, [r5, #0]
100000f4:	fb03 f402 	mul.w	r4, r3, r2
          tmpi += ( k * *( p - 1 ) );
100000f8:	1f2b      	subs	r3, r5, #4
100000fa:	681b      	ldr	r3, [r3, #0]
100000fc:	fb03 f300 	mul.w	r3, r3, r0
10000100:	441c      	add	r4, r3
          tmpr  = tmpr >> SHIFT ;
10000102:	1376      	asrs	r6, r6, #13
          tmpi  = tmpi >> SHIFT ;
10000104:	1364      	asrs	r4, r4, #13
          *( p - 1 ) = *( q - 1 ) - tmpr ;
10000106:	f1aa 0304 	sub.w	r3, sl, #4
1000010a:	681b      	ldr	r3, [r3, #0]
1000010c:	1f2a      	subs	r2, r5, #4
1000010e:	1b9b      	subs	r3, r3, r6
10000110:	6013      	str	r3, [r2, #0]
          *p     = *q - tmpi ;
10000112:	f8da 3000 	ldr.w	r3, [sl]
10000116:	1b1b      	subs	r3, r3, r4
10000118:	602b      	str	r3, [r5, #0]
          *( q - 1 ) += tmpr ;
1000011a:	f1aa 0304 	sub.w	r3, sl, #4
1000011e:	681b      	ldr	r3, [r3, #0]
10000120:	f1aa 0204 	sub.w	r2, sl, #4
10000124:	4433      	add	r3, r6
10000126:	6013      	str	r3, [r2, #0]
          *q     += tmpi ;
10000128:	f8da 3000 	ldr.w	r3, [sl]
1000012c:	4423      	add	r3, r4
1000012e:	f8ca 3000 	str.w	r3, [sl]
        for ( i = m; i <= n; i += level ) {
10000132:	68fb      	ldr	r3, [r7, #12]
10000134:	4499      	add	r9, r3
10000136:	4663      	mov	r3, ip
10000138:	4599      	cmp	r9, r3
1000013a:	ddc6      	ble.n	100000ca <fft_bit_reduct+0xca>
      for ( m = 1; m < max; m += 2 ) {
1000013c:	f108 0802 	add.w	r8, r8, #2
10000140:	45d8      	cmp	r8, fp
10000142:	dbaf      	blt.n	100000a4 <fft_bit_reduct+0xa4>
        p = int_pointer;
10000144:	460d      	mov	r5, r1
        for ( f = 0 ; f < 2 * N_FFT; f++ ) {
10000146:	2400      	movs	r4, #0
10000148:	e004      	b.n	10000154 <fft_bit_reduct+0x154>
          *p = *p >> 1;
1000014a:	682b      	ldr	r3, [r5, #0]
1000014c:	105b      	asrs	r3, r3, #1
1000014e:	602b      	str	r3, [r5, #0]
          p++;
10000150:	3504      	adds	r5, #4
        for ( f = 0 ; f < 2 * N_FFT; f++ ) {
10000152:	3401      	adds	r4, #1
10000154:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
10000158:	dbf7      	blt.n	1000014a <fft_bit_reduct+0x14a>
      max = level;
1000015a:	f8d7 b00c 	ldr.w	fp, [r7, #12]
    while ( n > max ) {
1000015e:	4663      	mov	r3, ip
10000160:	455b      	cmp	r3, fp
10000162:	dc99      	bgt.n	10000098 <fft_bit_reduct+0x98>
}
10000164:	bf00      	nop
10000166:	bf00      	nop
10000168:	3714      	adds	r7, #20
1000016a:	46bd      	mov	sp, r7
1000016c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10000170:	10000c00 	.word	0x10000c00

10000174 <fft_exp2f>:
{
10000174:	b480      	push	{r7}
10000176:	b085      	sub	sp, #20
10000178:	af00      	add	r7, sp, #0
1000017a:	ed87 0a01 	vstr	s0, [r7, #4]
  float ret = 2.0f;
1000017e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
10000182:	60bb      	str	r3, [r7, #8]
  for ( i = 1; i < x; ++i )
10000184:	2301      	movs	r3, #1
10000186:	60fb      	str	r3, [r7, #12]
10000188:	e008      	b.n	1000019c <fft_exp2f+0x28>
    ret *= 2.0f;
1000018a:	edd7 7a02 	vldr	s15, [r7, #8]
1000018e:	ee77 7aa7 	vadd.f32	s15, s15, s15
10000192:	edc7 7a02 	vstr	s15, [r7, #8]
  for ( i = 1; i < x; ++i )
10000196:	68fb      	ldr	r3, [r7, #12]
10000198:	3301      	adds	r3, #1
1000019a:	60fb      	str	r3, [r7, #12]
1000019c:	68fb      	ldr	r3, [r7, #12]
1000019e:	ee07 3a90 	vmov	s15, r3
100001a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
100001a6:	ed97 7a01 	vldr	s14, [r7, #4]
100001aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
100001ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
100001b2:	dcea      	bgt.n	1000018a <fft_exp2f+0x16>
  return ret;
100001b4:	68bb      	ldr	r3, [r7, #8]
100001b6:	ee07 3a90 	vmov	s15, r3
}
100001ba:	eeb0 0a67 	vmov.f32	s0, s15
100001be:	3714      	adds	r7, #20
100001c0:	46bd      	mov	sp, r7
100001c2:	f85d 7b04 	ldr.w	r7, [sp], #4
100001c6:	4770      	bx	lr

100001c8 <fft_modff>:
{
100001c8:	b480      	push	{r7}
100001ca:	b083      	sub	sp, #12
100001cc:	af00      	add	r7, sp, #0
100001ce:	ed87 0a01 	vstr	s0, [r7, #4]
100001d2:	6038      	str	r0, [r7, #0]
  if ( intpart ) {
100001d4:	683b      	ldr	r3, [r7, #0]
100001d6:	2b00      	cmp	r3, #0
100001d8:	d010      	beq.n	100001fc <fft_modff+0x34>
    *intpart = ( int )x;
100001da:	edd7 7a01 	vldr	s15, [r7, #4]
100001de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
100001e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
100001e6:	683b      	ldr	r3, [r7, #0]
100001e8:	edc3 7a00 	vstr	s15, [r3]
    return x - *intpart;
100001ec:	683b      	ldr	r3, [r7, #0]
100001ee:	edd3 7a00 	vldr	s15, [r3]
100001f2:	ed97 7a01 	vldr	s14, [r7, #4]
100001f6:	ee77 7a67 	vsub.f32	s15, s14, s15
100001fa:	e001      	b.n	10000200 <fft_modff+0x38>
    return x;
100001fc:	edd7 7a01 	vldr	s15, [r7, #4]
}
10000200:	eeb0 0a67 	vmov.f32	s0, s15
10000204:	370c      	adds	r7, #12
10000206:	46bd      	mov	sp, r7
10000208:	f85d 7b04 	ldr.w	r7, [sp], #4
1000020c:	4770      	bx	lr

1000020e <fft_convert>:
{
1000020e:	b580      	push	{r7, lr}
10000210:	b08a      	sub	sp, #40	; 0x28
10000212:	af00      	add	r7, sp, #0
10000214:	ed87 0a01 	vstr	s0, [r7, #4]
  float man, t_val, frac, m, exponent = NUMBER_OF_BITS;
10000218:	4b2b      	ldr	r3, [pc, #172]	; (100002c8 <fft_convert+0xba>)
1000021a:	623b      	str	r3, [r7, #32]
  m = fft_exp2f( exponent + 1 )  - 1;
1000021c:	edd7 7a08 	vldr	s15, [r7, #32]
10000220:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
10000224:	ee77 7a87 	vadd.f32	s15, s15, s14
10000228:	eeb0 0a67 	vmov.f32	s0, s15
1000022c:	f7ff ffa2 	bl	10000174 <fft_exp2f>
10000230:	eef0 7a40 	vmov.f32	s15, s0
10000234:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
10000238:	ee77 7ac7 	vsub.f32	s15, s15, s14
1000023c:	edc7 7a07 	vstr	s15, [r7, #28]
  t_val = value * m ;
10000240:	ed97 7a01 	vldr	s14, [r7, #4]
10000244:	edd7 7a07 	vldr	s15, [r7, #28]
10000248:	ee67 7a27 	vmul.f32	s15, s14, s15
1000024c:	edc7 7a06 	vstr	s15, [r7, #24]
  frac = fft_modff( t_val, &man );
10000250:	f107 0308 	add.w	r3, r7, #8
10000254:	4618      	mov	r0, r3
10000256:	ed97 0a06 	vldr	s0, [r7, #24]
1000025a:	f7ff ffb5 	bl	100001c8 <fft_modff>
1000025e:	ed87 0a05 	vstr	s0, [r7, #20]
  if ( frac < 0.0f ) {
10000262:	edd7 7a05 	vldr	s15, [r7, #20]
10000266:	eef5 7ac0 	vcmpe.f32	s15, #0.0
1000026a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1000026e:	d50e      	bpl.n	1000028e <fft_convert+0x80>
    rnd_val = ( -1 );
10000270:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
10000274:	627b      	str	r3, [r7, #36]	; 0x24
    if ( frac > -0.5f ) rnd_val = 0;
10000276:	edd7 7a05 	vldr	s15, [r7, #20]
1000027a:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
1000027e:	eef4 7ac7 	vcmpe.f32	s15, s14
10000282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10000286:	dd0f      	ble.n	100002a8 <fft_convert+0x9a>
10000288:	2300      	movs	r3, #0
1000028a:	627b      	str	r3, [r7, #36]	; 0x24
1000028c:	e00c      	b.n	100002a8 <fft_convert+0x9a>
    rnd_val = 1;
1000028e:	2301      	movs	r3, #1
10000290:	627b      	str	r3, [r7, #36]	; 0x24
    if ( frac < 0.5f ) rnd_val = 0;
10000292:	edd7 7a05 	vldr	s15, [r7, #20]
10000296:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
1000029a:	eef4 7ac7 	vcmpe.f32	s15, s14
1000029e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
100002a2:	d501      	bpl.n	100002a8 <fft_convert+0x9a>
100002a4:	2300      	movs	r3, #0
100002a6:	627b      	str	r3, [r7, #36]	; 0x24
  int_val = (long)man + (long)rnd_val;
100002a8:	edd7 7a02 	vldr	s15, [r7, #8]
100002ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
100002b0:	ee17 2a90 	vmov	r2, s15
100002b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100002b6:	4413      	add	r3, r2
100002b8:	613b      	str	r3, [r7, #16]
  pm_val = int_val ;
100002ba:	693b      	ldr	r3, [r7, #16]
100002bc:	60fb      	str	r3, [r7, #12]
  return ( ( int ) ( pm_val ) ) ;
100002be:	68fb      	ldr	r3, [r7, #12]
}
100002c0:	4618      	mov	r0, r3
100002c2:	3728      	adds	r7, #40	; 0x28
100002c4:	46bd      	mov	sp, r7
100002c6:	bd80      	pop	{r7, pc}
100002c8:	41500000 	.word	0x41500000

100002cc <fft_float2fract>:
{
100002cc:	b580      	push	{r7, lr}
100002ce:	b084      	sub	sp, #16
100002d0:	af00      	add	r7, sp, #0
  for ( j = 0 ; j < N_FFT ; j++ ) {
100002d2:	2300      	movs	r3, #0
100002d4:	60fb      	str	r3, [r7, #12]
100002d6:	e012      	b.n	100002fe <fft_float2fract+0x32>
    f = fft_input[ j ];
100002d8:	4a0d      	ldr	r2, [pc, #52]	; (10000310 <fft_float2fract+0x44>)
100002da:	68fb      	ldr	r3, [r7, #12]
100002dc:	009b      	lsls	r3, r3, #2
100002de:	4413      	add	r3, r2
100002e0:	681b      	ldr	r3, [r3, #0]
100002e2:	60bb      	str	r3, [r7, #8]
    i = fft_convert( f );
100002e4:	ed97 0a02 	vldr	s0, [r7, #8]
100002e8:	f7ff ff91 	bl	1000020e <fft_convert>
100002ec:	6078      	str	r0, [r7, #4]
    fft_inputfract[ j ] = i;
100002ee:	4909      	ldr	r1, [pc, #36]	; (10000314 <fft_float2fract+0x48>)
100002f0:	68fb      	ldr	r3, [r7, #12]
100002f2:	687a      	ldr	r2, [r7, #4]
100002f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for ( j = 0 ; j < N_FFT ; j++ ) {
100002f8:	68fb      	ldr	r3, [r7, #12]
100002fa:	3301      	adds	r3, #1
100002fc:	60fb      	str	r3, [r7, #12]
100002fe:	68fb      	ldr	r3, [r7, #12]
10000300:	2bff      	cmp	r3, #255	; 0xff
10000302:	dde9      	ble.n	100002d8 <fft_float2fract+0xc>
}
10000304:	bf00      	nop
10000306:	bf00      	nop
10000308:	3710      	adds	r7, #16
1000030a:	46bd      	mov	sp, r7
1000030c:	bd80      	pop	{r7, pc}
1000030e:	bf00      	nop
10000310:	100013f8 	.word	0x100013f8
10000314:	100017f8 	.word	0x100017f8

10000318 <fft_pin_down>:
{
10000318:	b580      	push	{r7, lr}
1000031a:	b086      	sub	sp, #24
1000031c:	af00      	add	r7, sp, #0
1000031e:	6078      	str	r0, [r7, #4]
  fft_float2fract() ;
10000320:	f7ff ffd4 	bl	100002cc <fft_float2fract>
  pd = &input_data[ 0 ];
10000324:	687b      	ldr	r3, [r7, #4]
10000326:	617b      	str	r3, [r7, #20]
  ps = &fft_inputfract[ 0 ];
10000328:	4b0e      	ldr	r3, [pc, #56]	; (10000364 <fft_pin_down+0x4c>)
1000032a:	613b      	str	r3, [r7, #16]
  for ( f = 0; f < N_FFT; f++ ) {
1000032c:	2300      	movs	r3, #0
1000032e:	60fb      	str	r3, [r7, #12]
10000330:	e00f      	b.n	10000352 <fft_pin_down+0x3a>
    *pd++ = *ps++  ; /* fill in with real data */
10000332:	693a      	ldr	r2, [r7, #16]
10000334:	1d13      	adds	r3, r2, #4
10000336:	613b      	str	r3, [r7, #16]
10000338:	697b      	ldr	r3, [r7, #20]
1000033a:	1d19      	adds	r1, r3, #4
1000033c:	6179      	str	r1, [r7, #20]
1000033e:	6812      	ldr	r2, [r2, #0]
10000340:	601a      	str	r2, [r3, #0]
    *pd++ = 0 ;      /* imaginary data is equal zero */
10000342:	697b      	ldr	r3, [r7, #20]
10000344:	1d1a      	adds	r2, r3, #4
10000346:	617a      	str	r2, [r7, #20]
10000348:	2200      	movs	r2, #0
1000034a:	601a      	str	r2, [r3, #0]
  for ( f = 0; f < N_FFT; f++ ) {
1000034c:	68fb      	ldr	r3, [r7, #12]
1000034e:	3301      	adds	r3, #1
10000350:	60fb      	str	r3, [r7, #12]
10000352:	68fb      	ldr	r3, [r7, #12]
10000354:	2bff      	cmp	r3, #255	; 0xff
10000356:	ddec      	ble.n	10000332 <fft_pin_down+0x1a>
}
10000358:	bf00      	nop
1000035a:	bf00      	nop
1000035c:	3718      	adds	r7, #24
1000035e:	46bd      	mov	sp, r7
10000360:	bd80      	pop	{r7, pc}
10000362:	bf00      	nop
10000364:	100017f8 	.word	0x100017f8

10000368 <fft_init>:
{
10000368:	b580      	push	{r7, lr}
1000036a:	b082      	sub	sp, #8
1000036c:	af00      	add	r7, sp, #0
  volatile int x = 0;
1000036e:	2300      	movs	r3, #0
10000370:	603b      	str	r3, [r7, #0]
  fft_pin_down( &fft_input_data[ 0 ] );
10000372:	481c      	ldr	r0, [pc, #112]	; (100003e4 <fft_init+0x7c>)
10000374:	f7ff ffd0 	bl	10000318 <fft_pin_down>
  for ( i = 0; i < 2 * ( N_FFT - 1 ); i++ ) {
10000378:	2300      	movs	r3, #0
1000037a:	607b      	str	r3, [r7, #4]
1000037c:	e016      	b.n	100003ac <fft_init+0x44>
    fft_input_data[ i ] += x;
1000037e:	683a      	ldr	r2, [r7, #0]
10000380:	4918      	ldr	r1, [pc, #96]	; (100003e4 <fft_init+0x7c>)
10000382:	687b      	ldr	r3, [r7, #4]
10000384:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
10000388:	441a      	add	r2, r3
1000038a:	4916      	ldr	r1, [pc, #88]	; (100003e4 <fft_init+0x7c>)
1000038c:	687b      	ldr	r3, [r7, #4]
1000038e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    fft_twidtable[ i ] += x;
10000392:	683a      	ldr	r2, [r7, #0]
10000394:	4914      	ldr	r1, [pc, #80]	; (100003e8 <fft_init+0x80>)
10000396:	687b      	ldr	r3, [r7, #4]
10000398:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
1000039c:	441a      	add	r2, r3
1000039e:	4912      	ldr	r1, [pc, #72]	; (100003e8 <fft_init+0x80>)
100003a0:	687b      	ldr	r3, [r7, #4]
100003a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for ( i = 0; i < 2 * ( N_FFT - 1 ); i++ ) {
100003a6:	687b      	ldr	r3, [r7, #4]
100003a8:	3301      	adds	r3, #1
100003aa:	607b      	str	r3, [r7, #4]
100003ac:	687b      	ldr	r3, [r7, #4]
100003ae:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
100003b2:	dbe4      	blt.n	1000037e <fft_init+0x16>
  for ( ; i < 2 * N_FFT; i++ )
100003b4:	e00c      	b.n	100003d0 <fft_init+0x68>
    fft_input_data[ i ] += x;
100003b6:	683a      	ldr	r2, [r7, #0]
100003b8:	490a      	ldr	r1, [pc, #40]	; (100003e4 <fft_init+0x7c>)
100003ba:	687b      	ldr	r3, [r7, #4]
100003bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
100003c0:	441a      	add	r2, r3
100003c2:	4908      	ldr	r1, [pc, #32]	; (100003e4 <fft_init+0x7c>)
100003c4:	687b      	ldr	r3, [r7, #4]
100003c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for ( ; i < 2 * N_FFT; i++ )
100003ca:	687b      	ldr	r3, [r7, #4]
100003cc:	3301      	adds	r3, #1
100003ce:	607b      	str	r3, [r7, #4]
100003d0:	687b      	ldr	r3, [r7, #4]
100003d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
100003d6:	dbee      	blt.n	100003b6 <fft_init+0x4e>
}
100003d8:	bf00      	nop
100003da:	bf00      	nop
100003dc:	3708      	adds	r7, #8
100003de:	46bd      	mov	sp, r7
100003e0:	bd80      	pop	{r7, pc}
100003e2:	bf00      	nop
100003e4:	10000400 	.word	0x10000400
100003e8:	10000c00 	.word	0x10000c00

100003ec <fft_main>:
{
100003ec:	b580      	push	{r7, lr}
100003ee:	af00      	add	r7, sp, #0
  fft_bit_reduct( &fft_input_data[ 0 ] );
100003f0:	4802      	ldr	r0, [pc, #8]	; (100003fc <fft_main+0x10>)
100003f2:	f7ff fe05 	bl	10000000 <fft_bit_reduct>
}
100003f6:	bf00      	nop
100003f8:	bd80      	pop	{r7, pc}
100003fa:	bf00      	nop
100003fc:	10000400 	.word	0x10000400
