{:input (genetic.crossover/dumb-crossover 479460896 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , \\wire1_9_:missing_11 , wire2_16, wire3_18, \\wire:missing_edge , \\wire23_:missing_32 , wire24_18);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire \\wire10_:missing ;\n  wire wire12_13_15_16;\n  wire wire12_13_15_36;\n  wire \\wire12_:missing ;\n  wire \\wire14_:missing_17 ;\n  wire \\wire15_:missing ;\n  wire wire19;\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  input \\wire23_:missing_32 ;\n  wire \\wire23_:missing_32 ;\n  output wire24_18;\n  wire wire24_18;\n  wire \\wire25_39_42_:missing ;\n  wire \\wire26_40_:missing_44 ;\n  wire wire27_30;\n  wire wire27_31;\n  wire wire28_34;\n  wire wire28_35;\n  wire wire29_37_46;\n  input wire2_16;\n  wire wire2_16;\n  wire \\wire31_:missing ;\n  wire wire33_34_36;\n  wire wire33_34_36_38;\n  wire wire35_37_41;\n  wire \\wire39_10_:missing_11 ;\n  wire wire39_14;\n  wire wire39_17;\n  wire wire39_38;\n  wire wire39_41;\n  wire \\wire39_:missing_21 ;\n  wire \\wire39_:missing_30 ;\n  wire \\wire39_:missing_30_32 ;\n  output wire3_18;\n  wire wire3_18;\n  wire wire40;\n  wire wire43_18;\n  wire wire44;\n  wire \\wire5_:missing_19_20 ;\n  wire wire6_18;\n  wire \\wire6_:missing ;\n  wire wire7_11;\n  wire \\wire7_:missing ;\n  wire \\wire8_18_:missing ;\n  wire wire9_10;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_46 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_18;\n  assign \\wire15_:missing  = 4'h8 >> { wire12_13_15_16, wire12_13_15_36 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire39_:missing_21 ;\n  assign wire27_31 = 2'h1 >> wire27_30;\n  assign wire28_35 = 2'h1 >> wire28_34;\n  assign \\wire7_:missing  = 2'h1 >> wire7_11;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_37_46;\n  assign wire27_30 = 4'h8 >> { \\wire39_:missing_30_32 , \\wire39_:missing_30  };\n  assign \\wire31_:missing  = 4'h8 >> { wire27_31, \\wire:missing_edge  };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire39_:missing_30_32 , \\wire23_:missing_32  };\n  assign \\wire:missing_edge  = 4'h4 >> { wire33_34_36_38, wire33_34_36 };\n  assign wire28_34 = 4'h8 >> { wire33_34_36_38, wire33_34_36 };\n  assign \\wire:missing_35  = 4'h6 >> { wire28_35, wire35_37_41 };\n  assign wire12_13_15_36 = 4'h8 >> { wire33_34_36_38, \\wire:missing_edge  };\n  assign wire29_37_46 = 4'h8 >> { wire35_37_41, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire8_18_:missing ;\n  assign wire44 = 2'hx >> \\wire26_40_:missing_44 ;\n  assign wire9_10 = 4'h6 >> { \\wire1_9_:missing_11 , \\wire0_9_:missing  };\n  assign \\wire10_:missing  = 4'h6 >> { \\wire39_10_:missing_11 , wire9_10 };\n  assign wire7_11 = 4'h8 >> { \\wire39_10_:missing_11 , \\wire1_9_:missing_11  };\n  assign \\wire12_:missing  = 4'h6 >> { wire12_13_15_16, wire12_13_15_36 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_15_16, wire12_13_15_36 };\n  assign \\wire:missing_14  = 4'h6 >> { wire39_14, \\wire14_:missing_17  };\n  assign \\wire5_:missing_19_20  = 1'h0;\n  assign \\wire25_39_42_:missing  = 1'h0;\n  assign \\wire26_40_:missing_44  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = wire29_37_46;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire43_18;\n  assign \\wire:missing_edge  = \\wire25_39_42_:missing ;\n  assign wire35_37_41 = wire39_41;\n  assign wire40 = \\wire26_40_:missing_44 ;\n  assign \\wire39_10_:missing_11  = \\wire25_39_42_:missing ;\n  assign wire33_34_36_38 = wire39_38;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire5_:missing_19_20 ;\n  assign wire19 = \\wire5_:missing_19_20 ;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign \\wire14_:missing_17  = wire39_17;\n  assign wire12_13_15_16 = wire2_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:3.1-102.10\" *)\nmodule postsynth(\\wire0_9_:missing , \\wire1_9_:missing_11 , wire2_16, wire3_18, \\wire:missing_edge , \\wire23_:missing_32 , wire24_18);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:8.8-8.23\" *)\n  (* unused_bits = \"0\" *)\n  wire wire12_13_15_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:13.8-13.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:14.9-14.29\" *)\n  input \\wire1_9_:missing_11 ;\n  wire \\wire1_9_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:16.9-16.28\" *)\n  input \\wire23_:missing_32 ;\n  wire \\wire23_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:18.10-18.19\" *)\n  output wire24_18;\n  wire wire24_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:20.8-20.30\" *)\n  wire \\wire25_39_42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:21.8-21.30\" *)\n  wire \\wire26_40_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:27.9-27.17\" *)\n  input wire2_16;\n  wire wire2_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:33.8-33.30\" *)\n  wire \\wire39_10_:missing_11 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:41.10-41.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:43.8-43.14\" *)\n  wire wire40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:45.8-45.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:46.8-46.29\" *)\n  wire \\wire5_:missing_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:54.8-54.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/17681A2B.v:59.10-59.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13_15_16 = wire2_16;\n  assign wire19 = 1'h0;\n  assign wire24_18 = 1'hx;\n  assign \\wire25_39_42_:missing  = 1'h0;\n  assign \\wire26_40_:missing_44  = 1'h1;\n  assign \\wire39_10_:missing_11  = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign wire40 = 1'h1;\n  assign wire44 = 1'hx;\n  assign \\wire5_:missing_19_20  = 1'h0;\n  assign \\wire:missing_18  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:53:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz/src/top.v'.\nSBY  1:53:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] Copy '/tmp/fuzzmount2DDF5D8C/17681A2B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz/src/17681A2B.v'.\nSBY  1:53:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] Copy '/tmp/fuzzmount2DDF5D8C/17681A2B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz/src/17681A2B.post.v'.\nSBY  1:53:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: abc pdr\nSBY  1:53:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:82$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:82$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:76$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:76$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:71$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:71$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:67$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:67$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:63$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/17681A2B.v:63$25.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  1:53:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: Warning: Wire presynth.\\wire24_18 is used but has no driver.\nSBY  1:53:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] base: finished (returncode=0)\nSBY  1:53:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] aig: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  1:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] aig: Warning: Wire presynth.\\wire24_18 is used but has no driver.\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] aig: finished (returncode=0)\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: Warning: The network has no constraints.\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: finished (returncode=0)\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] engine_0: Status returned by engine: FAIL\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz'.\nSBY  1:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbgo4hbkz] DONE (FAIL, rc=2)\n", :err ""}}}