# WEEK - 1  
kmap_logic1: Converting a K-map simplified Boolean expression into Verilog RTL and validating it using a basic testbench.
