# Create work library
vlib work

# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
vlog "./two_one_mux.sv"
vlog "./four_one_mux.sv"
vlog "./eight_one_mux.sv"
vlog "./sixteen_one_mux.sv"
vlog "./thirtyTwo_mux.sv"
vlog "./sixtyFour_one_mux.sv"
vlog "./register_genr.sv"
vlog "./d_ff.sv"
vlog "./enable_dff.sv"
vlog "./decoderLogic.sv"
vlog "./sixteen_one_mux.sv"
vlog "./regfile.sv"
vlog "./regstim.sv"


# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
vsim -voptargs="+acc" -t 1ps -lib work regstim

# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
do regstim_wave.do

# Set the window types
view wave
view structure
view signals

# Run the simulation
run -all

# End
