INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Norbert/Vivado/Praktyki/FSM_SV/FSM_SV.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Norbert/Vivado/Praktyki/FSM_SV/FSM_SV.srcs/sim_1/new/testbech.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
