Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Apr 19 14:25:20 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             938 |          248 |
| Yes          | No                    | No                     |              87 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                 Enable Signal                |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  clk_pll/inst/clk_out1 | STM_uart/uatransmit/bit_counter/reading_reg  | serializer/counter[2]_i_1_n_0                     |                1 |              3 |         3.00 |
|  clk_pll/inst/clk_out1 | STM_uart/uareceive/clock_counter/E[0]        | STM_uart/uareceive/bit_counter/done               |                1 |              4 |         4.00 |
|  clk_pll/inst/clk_out1 | serializer/do_deq                            |                                                   |                2 |              6 |         3.00 |
|  clk_pll/inst/clk_out1 |                                              | USB_uart/uatransmit/bit_counter/SR[0]             |                2 |              8 |         4.00 |
|  clk_pll/inst/clk_out1 |                                              | STM_uart/uatransmit/clock_counter/q[7]_i_1__2_n_0 |                3 |              8 |         2.67 |
|  clk_pll/inst/clk_out1 | STM_uart/uareceive/start_reg/q_reg[0]_0[0]   | STM_uart/uareceive/bit_counter/SR[0]              |                3 |              8 |         2.67 |
|  clk_pll/inst/clk_out1 | STM_uart/uareceive/clock_counter/sample_time |                                                   |                4 |             11 |         2.75 |
|  clk_pll/inst/clk_out1 |                                              | STM_uart/uareceive/rx_shift/q_reg[5]_0            |               28 |             64 |         2.29 |
|  clk_pll/inst/clk_out1 | serializer/_GEN_1                            |                                                   |               22 |             64 |         2.91 |
|  clk_pll/inst/clk_out1 |                                              |                                                   |               35 |             88 |         2.51 |
|  clk_pll/inst/clk_out1 | UART_FIFO/ram_ext/do_enq                     |                                                   |               26 |             92 |         3.54 |
|  clk_pll/inst/clk_out1 |                                              | STM_uart/uareceive/rx_shift/qdec_rst              |              215 |            858 |         3.99 |
+------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


