[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/instruction:PipelineRegister",
    "index":0.0967741935483871
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_1",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/instruction_address:PipelineRegister_1",
    "index":0.12903225806451613
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_2",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/interrupt_flag:PipelineRegister_2",
    "index":0.16129032258064516
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_3",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/instruction:PipelineRegister",
    "index":0.25806451612903225
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_4",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/instruction_address:PipelineRegister_1",
    "index":0.2903225806451613
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_5",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_write_enable:PipelineRegister_5",
    "index":0.3225806451612903
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_8",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/reg1_data:PipelineRegister_2",
    "index":0.41935483870967744
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_9",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/reg2_data:PipelineRegister_2",
    "index":0.45161290322580644
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_10",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/immediate:PipelineRegister_2",
    "index":0.4838709677419355
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_11",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/aluop1_source:PipelineRegister_5",
    "index":0.5161290322580645
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_12",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/aluop2_source:PipelineRegister_5",
    "index":0.5483870967741935
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_13",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/csr_write_enable:PipelineRegister_5",
    "index":0.5806451612903226
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_15",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/memory_read_enable:PipelineRegister_5",
    "index":0.6451612903225806
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_16",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/memory_write_enable:PipelineRegister_5",
    "index":0.6774193548387096
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_17",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/csr_read_data:PipelineRegister_2",
    "index":0.7096774193548387
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_47",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_45",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_43",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_41",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_39",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_37",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_35",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_31",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_29",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_27",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_25",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_23",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_21",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_19",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_17",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_13",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_11",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_9",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_7",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_5",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_3",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_1",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sll":3,
      "divu":16,
      "sra":9,
      "mulhu":14,
      "div":15,
      "or":6,
      "mulh":12,
      "mulhsu":13,
      "rem":17,
      "slt":4,
      "sub":2,
      "remu":18,
      "add":1,
      "sltu":10,
      "and":7,
      "srl":8,
      "zero":0,
      "mul":11,
      "xor":5
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_debug_read_data",
    "sources":[
      "~Top|Top>io_debug_read_address",
      "~Top|Top>io_memory_bundle_read_data"
    ]
  }
]