
*** Running vivado
    with args -log posit_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source posit_mult.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source posit_mult.tcl -notrace
Command: synth_design -top posit_mult -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 410.910 ; gain = 97.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'posit_mult' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:3]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:10]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:10]
	Parameter N bound to: 32 - type: integer 
	Parameter Bs bound to: 5 - type: integer 
	Parameter es bound to: 7 - type: integer 
	Parameter in2 bound to: 1088454656 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:8]
INFO: [Synth 8-6157] synthesizing module 'data_extract' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter Bs bound to: 5 - type: integer 
	Parameter es bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:6]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:8]
INFO: [Synth 8-6157] synthesizing module 'LOD_N' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized2' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized3' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized3' (1#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized2' (1#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:29]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'LZD_N' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized0' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
	Parameter N bound to: 16 - type: integer 
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized1' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized2' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
	Parameter N bound to: 4 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LZD__parameterized3' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
	Parameter N bound to: 2 - type: integer 
	Parameter S bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized3' (3#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized2' (3#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized1' (3#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LZD__parameterized0' (3#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LZD' (3#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:22]
INFO: [Synth 8-6155] done synthesizing module 'LZD_N' (4#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'DSR_left_N_S' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_left_N_S.v:1]
	Parameter N bound to: 32 - type: integer 
	Parameter S bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_left_N_S' (5#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_left_N_S.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_extract' (6#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v:1]
INFO: [Synth 8-6157] synthesizing module 'intMult' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:24]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:30]
INFO: [Synth 8-6157] synthesizing module 'CSA' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/CSA.v:19]
INFO: [Synth 8-6157] synthesizing module 'FA' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/FA.v:19]
INFO: [Synth 8-6155] done synthesizing module 'FA' (7#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/FA.v:19]
INFO: [Synth 8-6155] done synthesizing module 'CSA' (8#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/CSA.v:19]
INFO: [Synth 8-6155] done synthesizing module 'intMult' (9#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:24]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S' [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_right_N_S.v:1]
	Parameter N bound to: 64 - type: integer 
	Parameter S bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S' (10#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_right_N_S.v:1]
INFO: [Synth 8-6155] done synthesizing module 'posit_mult' (11#1) [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v:3]
WARNING: [Synth 8-3917] design posit_mult has port zero driven by constant 0
WARNING: [Synth 8-3331] design data_extract has unconnected port in[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.113 ; gain = 151.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.113 ; gain = 151.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.113 ; gain = 151.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/project_posit_mult_dsp/project_posit_mult.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/project_posit_mult_dsp/project_posit_mult.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 861.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 861.141 ; gain = 547.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 861.141 ; gain = 547.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 861.141 ; gain = 547.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 861.141 ; gain = 547.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 128   
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module posit_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module LOD__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LOD__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LOD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LOD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module LZD__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module LZD__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module LZD__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LZD 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DSR_left_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module data_extract 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module FA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module intMult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     52 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
Module DSR_right_N_S 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x304).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x0).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP intMultinst/p_3_out, operation Mode is: A*(B:0x0).
DSP Report: operator intMultinst/p_3_out is absorbed into DSP intMultinst/p_3_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x304).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-3917] design posit_mult has port zero driven by constant 0
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][0]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][63]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][62]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][61]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][60]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][59]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][58]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][57]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][56]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][55]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][54]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][53]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][52]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][63]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][62]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][61]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][60]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][59]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][58]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][57]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][56]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][55]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][54]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][53]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][52]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][52]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][53]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][54]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][55]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][56]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][57]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][58]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][59]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][60]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][61]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][62]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][63]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][58]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][59]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][60]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][61]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][62]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][63]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][1]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][0]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][0]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][2]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][1]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][1]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][3]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][2]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][2]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][4]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][3]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][3]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][5]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][4]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][4]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][6]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][5]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][5]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][7]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][6]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][6]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][8]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][7]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][7]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][9]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][8]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][8]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][10]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][9]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][9]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][11]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][10]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][10]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][12]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][11]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][11]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][13]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][12]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][12]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][14]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][13]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][13]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][15]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][14]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][14]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][16]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[1][15]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[2][15]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][17]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][18]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][17]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][19]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][18]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][20]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][19]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[3][21]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'intMultinst/output_dsp_reg[0][20]' (FDC) to 'intMultinst/S_out_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\intMultinst/S_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][15]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][14]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][13]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][12]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][11]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][10]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][9]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][8]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][7]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][6]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][5]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][4]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][3]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][2]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][1]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[0][0]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][57]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][56]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][55]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][54]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][53]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/output_dsp_reg[3][52]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[63]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[62]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[61]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[60]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[59]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[58]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[57]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[56]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[55]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[54]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[53]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[52]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[51]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[50]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[49]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[48]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[47]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[46]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[45]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[44]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[43]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[17]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[16]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[15]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[14]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[13]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[12]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[11]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[10]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[9]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[8]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[7]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[6]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[5]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[4]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[3]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[2]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/S_out_reg[1]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[63]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[62]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[61]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[60]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[59]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[58]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[57]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[56]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[55]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[54]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[53]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[52]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[17]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[16]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[15]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[14]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[13]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[12]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[11]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[10]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[9]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[8]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[7]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[6]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[5]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[4]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[3]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[2]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[1]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_out_reg[0]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[25]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[24]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[23]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[22]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[21]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[20]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[19]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[18]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[17]) is unused and will be removed from module posit_mult.
WARNING: [Synth 8-3332] Sequential element (intMultinst/C_reg[16]) is unused and will be removed from module posit_mult.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 861.141 ; gain = 547.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|intMult     | A*(B:0x304) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intMult     | A*(B:0x0)   | 16     | 1      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intMult     | A*(B:0x0)   | 16     | 1      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|intMult     | A*(B:0x304) | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 889.883 ; gain = 576.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 891.238 ; gain = 577.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:66]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v:66]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    32|
|3     |DSP48E1 |     4|
|4     |LUT1    |    55|
|5     |LUT2    |    37|
|6     |LUT3    |   103|
|7     |LUT4    |    29|
|8     |LUT5    |   129|
|9     |LUT6    |   240|
|10    |FDCE    |    86|
|11    |FDRE    |     3|
|12    |IBUF    |    35|
|13    |OBUF    |    35|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+--------+------+
|      |Instance                |Module  |Cells |
+------+------------------------+--------+------+
|1     |top                     |        |   789|
|2     |  intMultinst           |intMult |   543|
|3     |    \CSA_LOOP[1].csau   |CSA     |     4|
|4     |      \FA_LOOP[32].fau  |FA      |     2|
|5     |      \FA_LOOP[33].fau  |FA_0    |     2|
+------+------------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 906.445 ; gain = 196.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 906.445 ; gain = 592.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 906.445 ; gain = 605.648
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/project_posit_mult_dsp/project_posit_mult.runs/synth_1/posit_mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file posit_mult_utilization_synth.rpt -pb posit_mult_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 906.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 23:46:36 2023...
