// Seed: 3578022086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd42,
    parameter id_3  = 32'd80,
    parameter id_4  = 32'd12,
    parameter id_5  = 32'd9,
    parameter id_7  = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  input wire _id_5;
  input wire _id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  wire _id_7;
  logic [-1 'h0 : id_3] id_8;
  ;
  logic [-1 : id_5] id_9;
  ;
  logic [id_7  /  1 : 1] _id_10;
  logic [1 : id_4] id_11[1 : id_5];
  ;
  wire id_12;
  wire id_13;
  supply0 [-1 : id_10] id_14;
  wire id_15;
  assign id_14 = (-1);
  uwire id_16, id_17, id_18;
  assign id_18 = id_18 !=? -1 ? 1 : -1;
  module_0 modCall_1 (
      id_13,
      id_18,
      id_8,
      id_18,
      id_13,
      id_14,
      id_6,
      id_14,
      id_12,
      id_8,
      id_11,
      id_1,
      id_15,
      id_8
  );
endmodule
