set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {openmips_min_sopc_tb.vo openmips_min_sopc_tb_v.sdo}}
}
