<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>vid_2to1_multiplexer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>vid_2to1_multiplexer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6a99cdab</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>vid_2to1_multiplexer</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6a99cdab</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>vid_2to1_multiplexer_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7dda1ac6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>port_sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pclk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HS0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DE0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout0_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout0_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pclk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HS1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DE1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout1_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout1_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>HS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vid_2to1_multiplexer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6a99cdab</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vid_2to1_multiplexer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vid_2to1_multiplexer_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vid_2to1_multiplexer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>vid_2to1_multiplexer_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vid_2to1_multiplexer_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>vid_2to1_multiplexer_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-05-31T01:46:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108f4d79_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc21675_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c545c7_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6371b2bd_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f88bc5c_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46131e69_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b139dc_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38581a5_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fce5df_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523d2a06_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b296e7_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddb234e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fa7d8_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2222d6f4_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e972f0e_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32587a13_ARCHIVE_LOCATION">/home/andreas/workdir/figkey/Desai/03_MAX96752/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317150ec_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a173e5_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae3e37e_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377f514d_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7feb92f7_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb8d7f8_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e4f076_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e7a6f_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b5ec66_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e4936d_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b021748_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216c1292_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebc52e3_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c48793_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7470eae8_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260fdf56_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536f4f23_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2bb720_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1ffc36_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cce0028_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d84f02_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e332b5d_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e9c16c_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f60fe13_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77095661_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee5d852_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bc17f0_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee08526_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63153667_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4925b243_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ee1aa3_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8c7314_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d95e4c8_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6185deda_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b89caaa_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4ddb9a_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591bd353_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5a08e_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d07add_ARCHIVE_LOCATION">/opt/workdir/figkey/projects/ZONE/ZXD1_CAT_EOL/95548466/vivado/ip_repo/ip/vid_2to1_multiplexer</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="96084128"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="53f7bc26"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d1345dd4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
