/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = celloutsig_0_43z | celloutsig_0_36z[1];
  assign celloutsig_1_2z = celloutsig_1_0z[0] | celloutsig_1_1z[9];
  assign celloutsig_1_9z = in_data[109] | celloutsig_1_4z[4];
  assign celloutsig_0_9z = celloutsig_0_5z[1] | celloutsig_0_0z[9];
  assign celloutsig_0_13z = celloutsig_0_10z[2] | celloutsig_0_11z[3];
  assign celloutsig_0_22z = celloutsig_0_3z[0] | celloutsig_0_21z[1];
  assign celloutsig_0_4z = ~(celloutsig_0_3z[0] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_43z = ~(celloutsig_0_10z[8] ^ celloutsig_0_32z[3]);
  assign celloutsig_1_8z = ~(celloutsig_1_2z ^ celloutsig_1_5z);
  assign celloutsig_1_15z = ~(celloutsig_1_3z[2] ^ celloutsig_1_12z[1]);
  assign celloutsig_0_14z = ~(_00_ ^ in_data[37]);
  reg [5:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 6'h00;
    else _13_ <= { celloutsig_0_5z[1:0], celloutsig_0_3z };
  assign { _01_[5:4], _00_, _01_[2:0] } = _13_;
  assign celloutsig_0_39z = celloutsig_0_18z[10:1] === celloutsig_0_6z[11:2];
  assign celloutsig_0_52z = { celloutsig_0_30z[3], celloutsig_0_39z, celloutsig_0_4z } === celloutsig_0_42z[4:2];
  assign celloutsig_1_5z = { in_data[179:171], celloutsig_1_2z } === { in_data[190:186], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_5z } === { celloutsig_1_1z[3], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_13z[2:1], celloutsig_1_11z } === { celloutsig_1_6z[0], celloutsig_1_10z };
  assign celloutsig_0_2z = celloutsig_0_0z[11:0] === { in_data[38:32], celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_17z[9:1] === { in_data[62:60], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[61:48] * in_data[89:76];
  assign celloutsig_0_3z = in_data[22:19] * in_data[36:33];
  assign celloutsig_0_35z = celloutsig_0_28z[2:0] * in_data[89:87];
  assign celloutsig_0_36z = { celloutsig_0_1z[4:3], celloutsig_0_14z } * { celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_11z[5:4], celloutsig_0_35z } * { in_data[7:4], celloutsig_0_24z };
  assign celloutsig_0_5z = celloutsig_0_1z[4:2] * { celloutsig_0_1z[3:2], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[138:136] * in_data[182:180];
  assign celloutsig_1_3z = celloutsig_1_1z[10:6] * celloutsig_1_1z[10:6];
  assign celloutsig_1_4z = celloutsig_1_1z[12:8] * { in_data[175:172], celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[18:7] * { in_data[18:8], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[142:139], celloutsig_1_4z } * { celloutsig_1_1z[11:10], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[2:1], celloutsig_1_8z } * { celloutsig_1_3z[1:0], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_3z[3:0], celloutsig_1_9z } * { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z[7:4], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z } * { in_data[159:158], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_14z = celloutsig_1_13z[9:6] * { celloutsig_1_12z[4:2], celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[45:35] * in_data[77:67];
  assign celloutsig_0_12z = in_data[8:1] * { in_data[51:47], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[42:38] * celloutsig_0_0z[4:0];
  assign celloutsig_0_15z = { celloutsig_0_1z[0], celloutsig_0_2z, _01_[5:4], _00_, _01_[2:0] } * celloutsig_0_0z[8:1];
  assign celloutsig_0_17z = { in_data[36], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_14z } * { _01_[5:4], _00_, _01_[2], celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_11z[5:1], celloutsig_0_12z } * { celloutsig_0_1z[4:3], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_12z[4:2], celloutsig_0_4z } * { celloutsig_0_6z[11:9], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_0z[13:1] * { celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_28z = in_data[64:61] * { celloutsig_0_10z[10:8], celloutsig_0_22z };
  assign celloutsig_0_30z = { celloutsig_0_19z[2:1], celloutsig_0_1z } * { celloutsig_0_21z[9:4], celloutsig_0_24z };
  assign celloutsig_0_32z = { _01_[4], _00_, _01_[2:0], celloutsig_0_24z, celloutsig_0_4z } * { in_data[84], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_54z = in_data[88:79] << { celloutsig_0_10z[2], celloutsig_0_4z, celloutsig_0_52z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_43z };
  assign celloutsig_1_10z = celloutsig_1_3z[4:1] << { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_0z[12:10] << celloutsig_0_3z[2:0];
  assign celloutsig_1_1z = in_data[152:135] <<< in_data[135:118];
  assign celloutsig_0_11z = { celloutsig_0_10z[8:2], celloutsig_0_4z } <<< celloutsig_0_10z[9:2];
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
