<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Register-Based Testing | DV Depot</title>
    <meta name="description" content="Casual thoughts, musings and whatever else is on the mind.">
    <meta name="generator" content="VitePress v1.3.4">
    <link rel="preload stylesheet" href="/assets/style.lPaGHwQL.css" as="style">
    
    <script type="module" src="/assets/app.DrtS5wk0.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/assets/chunks/theme.CM-h4SZx.js">
    <link rel="modulepreload" href="/assets/chunks/framework.CbP2pKAi.js">
    <link rel="modulepreload" href="/assets/notes_uvm_advanced-uvm_register-based-testing.md.BVC3ZXac.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-5d98c3a5><!--[--><!--]--><!--[--><span tabindex="-1" data-v-0f60ec36></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-0f60ec36> Skip to content </a><!--]--><!----><header class="VPNav" data-v-5d98c3a5 data-v-ae24b3ad><div class="VPNavBar" data-v-ae24b3ad data-v-6aa21345><div class="wrapper" data-v-6aa21345><div class="container" data-v-6aa21345><div class="title" data-v-6aa21345><div class="VPNavBarTitle has-sidebar" data-v-6aa21345 data-v-ab179fa1><a class="title" href="/" data-v-ab179fa1><!--[--><!--]--><!----><span data-v-ab179fa1>DV Depot</span><!--[--><!--]--></a></div></div><div class="content" data-v-6aa21345><div class="content-body" data-v-6aa21345><!--[--><!--]--><div class="VPNavBarSearch search" data-v-6aa21345><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-6aa21345 data-v-dc692963><span id="main-nav-aria-label" class="visually-hidden" data-v-dc692963> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink active" href="/notes/intro.html" tabindex="0" data-v-dc692963 data-v-9c663999><!--[--><span data-v-9c663999>Notes</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/blog/" tabindex="0" data-v-dc692963 data-v-9c663999><!--[--><span data-v-9c663999>Blogs</span><!--]--></a><!--]--><!--[--><div class="VPFlyout VPNavBarMenuGroup" data-v-dc692963 data-v-b6c34ac9><button type="button" class="button" aria-haspopup="true" aria-expanded="false" data-v-b6c34ac9><span class="text" data-v-b6c34ac9><!----><span data-v-b6c34ac9>Extras</span><span class="vpi-chevron-down text-icon" data-v-b6c34ac9></span></span></button><div class="menu" data-v-b6c34ac9><div class="VPMenu" data-v-b6c34ac9 data-v-b98bc113><div class="items" data-v-b98bc113><!--[--><!--[--><div class="VPMenuLink" data-v-b98bc113 data-v-43f1e123><a class="VPLink link" href="/extras/site-info.html" data-v-43f1e123><!--[-->About<!--]--></a></div><!--]--><!--[--><div class="VPMenuLink" data-v-b98bc113 data-v-43f1e123><a class="VPLink link" href="/extras/references.html" data-v-43f1e123><!--[-->References<!--]--></a></div><!--]--><!--]--></div><!--[--><!--]--></div></div></div><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-6aa21345 data-v-6c893767><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-6c893767 data-v-5337faa4 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-5337faa4></span><span class="vpi-moon moon" data-v-5337faa4></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-6aa21345 data-v-0394ad82 data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/yanaginx/yanaginx.github.io" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><a class="VPSocialLink no-icon" href="https://www.linkedin.com/in/chanduong-van/" aria-label="linkedin" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-linkedin" /></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-6aa21345 data-v-bb2aa2f0 data-v-b6c34ac9><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-b6c34ac9><span class="vpi-more-horizontal icon" data-v-b6c34ac9></span></button><div class="menu" data-v-b6c34ac9><div class="VPMenu" data-v-b6c34ac9 data-v-b98bc113><!----><!--[--><!--[--><!----><div class="group" data-v-bb2aa2f0><div class="item appearance" data-v-bb2aa2f0><p class="label" data-v-bb2aa2f0>Appearance</p><div class="appearance-action" data-v-bb2aa2f0><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-bb2aa2f0 data-v-5337faa4 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-5337faa4></span><span class="vpi-moon moon" data-v-5337faa4></span><!--]--></span></span></button></div></div></div><div class="group" data-v-bb2aa2f0><div class="item social-links" data-v-bb2aa2f0><div class="VPSocialLinks social-links-list" data-v-bb2aa2f0 data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/yanaginx/yanaginx.github.io" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><a class="VPSocialLink no-icon" href="https://www.linkedin.com/in/chanduong-van/" aria-label="linkedin" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-linkedin" /></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-6aa21345 data-v-e5dd9c1c><span class="container" data-v-e5dd9c1c><span class="top" data-v-e5dd9c1c></span><span class="middle" data-v-e5dd9c1c></span><span class="bottom" data-v-e5dd9c1c></span></span></button></div></div></div></div><div class="divider" data-v-6aa21345><div class="divider-line" data-v-6aa21345></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-5d98c3a5 data-v-a6f0e41e><div class="container" data-v-a6f0e41e><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-a6f0e41e><span class="vpi-align-left menu-icon" data-v-a6f0e41e></span><span class="menu-text" data-v-a6f0e41e>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-a6f0e41e data-v-17a5e62e><button data-v-17a5e62e>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-5d98c3a5 data-v-319d5ca6><div class="curtain" data-v-319d5ca6></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-319d5ca6><span class="visually-hidden" id="sidebar-aria-label" data-v-319d5ca6> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="no-transition group" data-v-c40bc020><section class="VPSidebarItem level-0 collapsible collapsed has-active" data-v-c40bc020 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h2 class="text" data-v-b7550ba0>Notes</h2><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><div class="VPSidebarItem level-1 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/intro.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Getting started</p><!--]--></a><!----></div><!----></div><section class="VPSidebarItem level-1 collapsible collapsed" data-v-b7550ba0 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h3 class="text" data-v-b7550ba0>Definitions and Concepts</h3><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><div class="VPSidebarItem level-2 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/definitions-and-concepts/circuit-and-system-perspective-notes.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>A Circuit and Systems Perspective notes</p><!--]--></a><!----></div><!----></div><!--]--></div></section><section class="VPSidebarItem level-1 collapsible collapsed" data-v-b7550ba0 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h3 class="text" data-v-b7550ba0>Protocol</h3><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><div class="VPSidebarItem level-2 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/protocol/fifo_interface.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>FIFO interface (ready/valid)</p><!--]--></a><!----></div><!----></div><!--]--></div></section><section class="VPSidebarItem level-1 collapsible collapsed" data-v-b7550ba0 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h3 class="text" data-v-b7550ba0>SystemVerilog</h3><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><div class="VPSidebarItem level-2 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/systemverilog/language-features-note.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Language features note</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-2 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/systemverilog/systemverilog-oop-for-uvm.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>SystemVerilog OOP for UVM</p><!--]--></a><!----></div><!----></div><!--]--></div></section><section class="VPSidebarItem level-1 collapsible collapsed has-active" data-v-b7550ba0 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h3 class="text" data-v-b7550ba0>UVM</h3><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><section class="VPSidebarItem level-2 collapsible collapsed has-active" data-v-b7550ba0 data-v-b7550ba0><div class="item" role="button" tabindex="0" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><h4 class="text" data-v-b7550ba0>Advanced UVM</h4><div class="caret" role="button" aria-label="toggle section" tabindex="0" data-v-b7550ba0><span class="vpi-chevron-right caret-icon" data-v-b7550ba0></span></div></div><div class="items" data-v-b7550ba0><!--[--><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/architecturing-a-uvm-testbench.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Architecting a UVM Testbench</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/how-tlm-works.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>How TLM Works</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/layered-sequences.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Layered Sequences</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/modeling-transactions.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Modeling transactions</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/register-based-testing.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Register-Based Testing</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/setting-up-the-register-layer.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Setting up the Register Layer</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/the-proper-care-and-feeding-of-sequences.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>The Proper Care and Feeding of Sequences</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/understanding-the-factory-and-configuration.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Understanding the Factory and Configuration</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/using-the-register-layer.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Using the Register Layer</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-3 is-link" data-v-b7550ba0 data-v-b7550ba0><div class="item" data-v-b7550ba0><div class="indicator" data-v-b7550ba0></div><a class="VPLink link link" href="/notes/uvm/advanced-uvm/writing-and-managing-tests.html" data-v-b7550ba0><!--[--><p class="text" data-v-b7550ba0>Writing and managing Tests</p><!--]--></a><!----></div><!----></div><!--]--></div></section><!--]--></div></section><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-5d98c3a5 data-v-1428d186><div class="VPDoc has-sidebar has-aside" data-v-1428d186 data-v-39a288b8><!--[--><!--]--><div class="container" data-v-39a288b8><div class="aside" data-v-39a288b8><div class="aside-curtain" data-v-39a288b8></div><div class="aside-container" data-v-39a288b8><div class="aside-content" data-v-39a288b8><div class="VPDocAside" data-v-39a288b8 data-v-3f215769><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-3f215769 data-v-a5bbad30><div class="content" data-v-a5bbad30><div class="outline-marker" data-v-a5bbad30></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a5bbad30>On this page</div><ul class="VPDocOutlineItem root" data-v-a5bbad30 data-v-b933a997><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-3f215769></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-39a288b8><div class="content-container" data-v-39a288b8><!--[--><!--]--><main class="main" data-v-39a288b8><div style="position:relative;" class="vp-doc _notes_uvm_advanced-uvm_register-based-testing" data-v-39a288b8><div><h1 id="register-based-testing" tabindex="-1">Register-Based Testing <a class="header-anchor" href="#register-based-testing" aria-label="Permalink to &quot;Register-Based Testing&quot;">​</a></h1><blockquote><p>Contents are extracted from the Advanced UVM sessions by <a href="https://verificationacademy.com/" target="_blank" rel="noreferrer">Verification Academy</a>.</p></blockquote><h2 id="register-based-analysis-components" tabindex="-1">Register-based analysis components <a class="header-anchor" href="#register-based-analysis-components" aria-label="Permalink to &quot;Register-based analysis components&quot;">​</a></h2><p><em>The register model mirror value is used by analysis components</em></p><ul><li>Scoreboards to check current DUT configuration <ul><li>Where this may affect the checking algorithm</li></ul></li><li>Functional coverage monitors <ul><li>What is the configuration at a triggered sample?</li></ul></li></ul><p><em>Analysis components access physical registers passively (using the backdoor accesses):</em></p><ul><li>No ability to drive the bus</li><li>Backdoor <code>read()</code> or <code>peek()</code> accesses</li></ul><p><em>They look up the register model values directly</em></p><ul><li><code>spi_rm.ctrl.get_mirrored_value(data);</code></li><li><code>spi_rm.ctrl.value</code> or <code>spi_rm.ctrl.get(data);</code></li></ul><h2 id="register-scoreboard-guidelines" tabindex="-1">Register Scoreboard guidelines <a class="header-anchor" href="#register-scoreboard-guidelines" aria-label="Permalink to &quot;Register Scoreboard guidelines&quot;">​</a></h2><p><em>Scoreboard needs a handle to the register model</em></p><p><em>Scoreboard accesses register values from model</em></p><p><strong>Scoreboard checks DUT register contents</strong></p><ul><li>Compare observed data vs. register model contents</li><li>Compare DUT contents vs. expected <ul><li>via peek access to the DUT</li></ul></li></ul><p><img src="/assets/Untitled.Bvc3KJTw.png" alt="Untitled"></p><h2 id="scoreboard-checking" tabindex="-1">Scoreboard checking <a class="header-anchor" href="#scoreboard-checking" aria-label="Permalink to &quot;Scoreboard checking&quot;">​</a></h2><p><img src="/assets/Untitled%201.Bm1SyIHi.png" alt="Untitled"></p><h2 id="functional-coverage-monitors" tabindex="-1">Functional coverage monitors <a class="header-anchor" href="#functional-coverage-monitors" aria-label="Permalink to &quot;Functional coverage monitors&quot;">​</a></h2><p><em>The register model has built-in functional coverage</em></p><p><img src="/assets/Untitled%202.55ls9BxO.png" alt="Untitled"></p><p><em>A custom functional coverage monitor can be defined to sample based on significant events</em></p><ul><li>Interrupts</li><li>Writes to certain trigger registers</li></ul><p><em>Register Assistant</em> generates ‘intelligent’ register access covergroup</p><ul><li>Included in the register package code</li></ul><h2 id="functional-coverage-monitor-example" tabindex="-1">Functional coverage monitor example <a class="header-anchor" href="#functional-coverage-monitor-example" aria-label="Permalink to &quot;Functional coverage monitor example&quot;">​</a></h2><p><img src="/assets/Untitled%203.BInFUwDL.png" alt="Untitled"></p><p><img src="/assets/Untitled%204.D7P0-53m.png" alt="Untitled"></p><h2 id="coding-guideline" tabindex="-1">Coding guideline <a class="header-anchor" href="#coding-guideline" aria-label="Permalink to &quot;Coding guideline&quot;">​</a></h2><aside><img src="https://www.notion.so/icons/info-alternate_green.svg" alt="https://www.notion.so/icons/info-alternate_green.svg" width="40px"> Always wrap a `covergroup` in a `uvm_object` wrapper </aside><blockquote><p>Allow the ability to override <code>covergroup</code> when necessary (<code>uvm_object</code> is overridden)</p></blockquote><p><img src="/assets/Untitled%205.DImgN9P0.png" alt="Untitled"></p><h2 id="monitor-with-wrapped-covergroup" tabindex="-1">Monitor with Wrapped covergroup <a class="header-anchor" href="#monitor-with-wrapped-covergroup" aria-label="Permalink to &quot;Monitor with Wrapped covergroup&quot;">​</a></h2><p><img src="/assets/Untitled%206.DQxOdEFw.png" alt="Untitled"></p><h2 id="modeling-memory" tabindex="-1">Modeling memory <a class="header-anchor" href="#modeling-memory" aria-label="Permalink to &quot;Modeling memory&quot;">​</a></h2><p><em>The register model provides access to memory region</em></p><ul><li><p><code>mem.read()</code>/<code>mem.write()</code> to location x in memory y</p></li><li><p>The memory location address offset is calculated</p><div class="language-system-verilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">system-verilog</span><pre class="shiki shiki-themes vitesse-light vitesse-black vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">mem</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">.</span><span style="--shiki-light:#59873A;--shiki-dark:#80A665;">read</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">(</span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">status</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, </span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">offset_addr</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, </span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">data</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, ...);</span></span>
<span class="line"><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">mem</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">.</span><span style="--shiki-light:#59873A;--shiki-dark:#80A665;">write</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">(</span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">status</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, </span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">offset_addr</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, </span><span style="--shiki-light:#B07D48;--shiki-dark:#BD976A;">data</span><span style="--shiki-light:#393A34;--shiki-dark:#DBD7CACC;">, ...);</span></span></code></pre></div></li></ul><p><em>The model does not shadow memory regions</em></p><ul><li>DUT memories are usually modelled separately</li><li>Maintaining a memory shadow is expensive</li><li>No <code>set()</code> / <code>get()</code> functions available</li></ul><p><em>Memory accesses can support bursts</em></p><ul><li><code>mem.burst_read()</code></li><li><code>mem.burst_write()</code></li></ul><h3 id="example-memory-based-sequence" tabindex="-1">Example memory based sequence <a class="header-anchor" href="#example-memory-based-sequence" aria-label="Permalink to &quot;Example memory based sequence&quot;">​</a></h3><p><img src="/assets/Untitled%207.DrXSXrwp.png" alt="Untitled"></p><p><img src="/assets/Untitled%208.6YpFN5m4.png" alt="Untitled"></p><h2 id="built-in-memory-sequences" tabindex="-1">Built-in Memory sequences <a class="header-anchor" href="#built-in-memory-sequences" aria-label="Permalink to &quot;Built-in Memory sequences&quot;">​</a></h2><p><img src="/assets/Untitled%209.Cpt0jPPf.png" alt="Untitled"></p><h2 id="register-summary" tabindex="-1">Register Summary <a class="header-anchor" href="#register-summary" aria-label="Permalink to &quot;Register Summary&quot;">​</a></h2><p><em>Register block contains</em></p><ul><li>Register model <ul><li>Fields</li></ul></li><li>Address Map</li><li>Sub-blocks</li></ul><p><em>Register analysis components have register block pointer</em></p><ul><li>Access via <code>get()</code> or backdoor read/peek</li><li>Use <code>model.reg.value</code> directly</li></ul><p><em>Wrap covergroups to increase flexibility</em></p><p><em>Use built-in test sequences for sanity checking</em></p><ul><li>Registers and memories</li></ul></div></div></main><footer class="VPDocFooter" data-v-39a288b8 data-v-e257564d><!--[--><!--]--><div class="edit-info" data-v-e257564d><div class="edit-link" data-v-e257564d><a class="VPLink link vp-external-link-icon no-icon edit-link-button" href="https://github.com/yanaginx/yanaginx.github.io/edit/vitepress_ver/docs/notes/uvm/advanced-uvm/register-based-testing.md" target="_blank" rel="noreferrer" data-v-e257564d><!--[--><span class="vpi-square-pen edit-link-icon" data-v-e257564d></span> Edit this page on GitHub<!--]--></a></div><div class="last-updated" data-v-e257564d><p class="VPLastUpdated" data-v-e257564d data-v-e98dd255>Last updated: <time datetime="2024-10-06T09:40:59.000Z" data-v-e98dd255></time></p></div></div><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-e257564d><span class="visually-hidden" id="doc-footer-aria-label" data-v-e257564d>Pager</span><div class="pager" data-v-e257564d><a class="VPLink link pager-link prev" href="/notes/uvm/advanced-uvm/modeling-transactions.html" data-v-e257564d><!--[--><span class="desc" data-v-e257564d>Previous page</span><span class="title" data-v-e257564d>Modeling transactions</span><!--]--></a></div><div class="pager" data-v-e257564d><a class="VPLink link pager-link next" href="/notes/uvm/advanced-uvm/setting-up-the-register-layer.html" data-v-e257564d><!--[--><span class="desc" data-v-e257564d>Next page</span><span class="title" data-v-e257564d>Setting up the Register Layer</span><!--]--></a></div></nav></footer><!--[--><!--[--><!--[--><div class="giscus m-3"><script src="https://giscus.app/client.js" data-repo="yanaginx/yanaginx.github.io" data-repo-id="R_kgDOI_Z_iw" data-category="Announcements" data-category-id="DIC_kwDOI_Z_i84CjG2S" data-mapping="pathname" data-strict="0" data-reactions-enabled="1" data-emit-metadata="0" data-input-position="top" data-lang="en" data-theme="transparent_dark" data-loading="lazy" async></script></div><!--]--><!--]--><!--]--></div></div></div><!--[--><!--]--></div></div><footer class="VPFooter has-sidebar" data-v-5d98c3a5 data-v-e315a0ad><div class="container" data-v-e315a0ad><p class="message" data-v-e315a0ad>DV Depot</p><p class="copyright" data-v-e315a0ad>Copyright © 2022-2024 Duong Van</p></div></footer><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"blog_authors_duong-van.md\":\"BRKub0oS\",\"blog_index.md\":\"n5IiJ3Yu\",\"blog_posts_uvm-module-access.md\":\"DnT_vcmy\",\"extras_references.md\":\"BylKTH3s\",\"extras_site-info.md\":\"qDOWD7ZW\",\"index.md\":\"D6ofYaQ0\",\"notes_definitions-and-concepts_circuit-and-system-perspective-notes.md\":\"Do4L9yJ4\",\"notes_definitions-and-concepts_index.md\":\"BOSo3qjB\",\"notes_intro.md\":\"B0brZlNl\",\"notes_protocol_fifo_interface.md\":\"CvoIbhc8\",\"notes_systemverilog_index.md\":\"CSF0XKI-\",\"notes_systemverilog_language-features-note.md\":\"CqJRqL5O\",\"notes_systemverilog_systemverilog-oop-for-uvm.md\":\"Cc4kpI74\",\"notes_uvm_advanced-uvm_architecturing-a-uvm-testbench.md\":\"Dxm8pHJL\",\"notes_uvm_advanced-uvm_how-tlm-works.md\":\"jh4OToa5\",\"notes_uvm_advanced-uvm_index.md\":\"Cc5nmO4m\",\"notes_uvm_advanced-uvm_layered-sequences.md\":\"c8mqZM9A\",\"notes_uvm_advanced-uvm_modeling-transactions.md\":\"16VaGaB6\",\"notes_uvm_advanced-uvm_register-based-testing.md\":\"BVC3ZXac\",\"notes_uvm_advanced-uvm_setting-up-the-register-layer.md\":\"Q7aO6vkm\",\"notes_uvm_advanced-uvm_the-proper-care-and-feeding-of-sequences.md\":\"CsOZf_6a\",\"notes_uvm_advanced-uvm_understanding-the-factory-and-configuration.md\":\"D2iwhM9H\",\"notes_uvm_advanced-uvm_using-the-register-layer.md\":\"BbxWmmEo\",\"notes_uvm_advanced-uvm_writing-and-managing-tests.md\":\"Cq3gF5PF\",\"notes_uvm_index.md\":\"D21hsUCx\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"DV Depot\",\"description\":\"Casual thoughts, musings and whatever else is on the mind.\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"footer\":{\"message\":\"DV Depot\",\"copyright\":\"Copyright © 2022-2024 Duong Van\"},\"editLink\":{\"pattern\":\"https://github.com/yanaginx/yanaginx.github.io/edit/vitepress_ver/docs/:path\",\"text\":\"Edit this page on GitHub\"},\"nav\":[{\"text\":\"Notes\",\"link\":\"/notes/intro\",\"activeMatch\":\"/notes/\"},{\"text\":\"Blogs\",\"link\":\"/blog/\",\"activeMatch\":\"/blog/\"},{\"text\":\"Extras\",\"items\":[{\"text\":\"About\",\"link\":\"/extras/site-info\"},{\"text\":\"References\",\"link\":\"/extras/references\"}]}],\"sidebar\":[{\"text\":\"Notes\",\"items\":[{\"text\":\"Getting started\",\"link\":\"/notes/intro\"},{\"text\":\"Definitions and Concepts\",\"items\":[{\"text\":\"A Circuit and Systems Perspective notes\",\"link\":\"/notes/definitions-and-concepts/circuit-and-system-perspective-notes\"}],\"collapsed\":true},{\"text\":\"Protocol\",\"items\":[{\"text\":\"FIFO interface (ready/valid)\",\"link\":\"/notes/protocol/fifo_interface\"}],\"collapsed\":true},{\"text\":\"SystemVerilog\",\"items\":[{\"text\":\"Language features note\",\"link\":\"/notes/systemverilog/language-features-note\"},{\"text\":\"SystemVerilog OOP for UVM\",\"link\":\"/notes/systemverilog/systemverilog-oop-for-uvm\"}],\"collapsed\":true},{\"text\":\"UVM\",\"items\":[{\"text\":\"Advanced UVM\",\"items\":[{\"text\":\"Architecting a UVM Testbench\",\"link\":\"/notes/uvm/advanced-uvm/architecturing-a-uvm-testbench\"},{\"text\":\"How TLM Works\",\"link\":\"/notes/uvm/advanced-uvm/how-tlm-works\"},{\"text\":\"Layered Sequences\",\"link\":\"/notes/uvm/advanced-uvm/layered-sequences\"},{\"text\":\"Modeling transactions\",\"link\":\"/notes/uvm/advanced-uvm/modeling-transactions\"},{\"text\":\"Register-Based Testing\",\"link\":\"/notes/uvm/advanced-uvm/register-based-testing\"},{\"text\":\"Setting up the Register Layer\",\"link\":\"/notes/uvm/advanced-uvm/setting-up-the-register-layer\"},{\"text\":\"The Proper Care and Feeding of Sequences\",\"link\":\"/notes/uvm/advanced-uvm/the-proper-care-and-feeding-of-sequences\"},{\"text\":\"Understanding the Factory and Configuration\",\"link\":\"/notes/uvm/advanced-uvm/understanding-the-factory-and-configuration\"},{\"text\":\"Using the Register Layer\",\"link\":\"/notes/uvm/advanced-uvm/using-the-register-layer\"},{\"text\":\"Writing and managing Tests\",\"link\":\"/notes/uvm/advanced-uvm/writing-and-managing-tests\"}],\"collapsed\":true}],\"collapsed\":true}],\"collapsed\":true}],\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/yanaginx/yanaginx.github.io\"},{\"icon\":\"linkedin\",\"link\":\"https://www.linkedin.com/in/chanduong-van/\"}],\"search\":{\"provider\":\"local\"},\"blog\":{\"title\":\"The Blogs\",\"description\":\"Random thought and implementation on the go.\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>