#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_1_cy_psoc4_sar */
ADC_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_1_intClock */
ADC_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_1_intClock__MASK EQU 0x80000000
ADC_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_1_IRQ */
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x4000
ADC_1_IRQ__INTC_NUMBER EQU 14
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_1_SCB */
I2C_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
I2C_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_1_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_1_SCBCLK__MASK EQU 0x80000000
I2C_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* I2C_1_scl */
I2C_1_scl__0__DM__MASK EQU 0x07
I2C_1_scl__0__DM__SHIFT EQU 0
I2C_1_scl__0__DR EQU CYREG_PRT4_DR
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_1_scl__0__HSIOM_SHIFT EQU 0
I2C_1_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__0__MASK EQU 0x01
I2C_1_scl__0__PC EQU CYREG_PRT4_PC
I2C_1_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__0__PORT EQU 4
I2C_1_scl__0__PS EQU CYREG_PRT4_PS
I2C_1_scl__0__SHIFT EQU 0
I2C_1_scl__DR EQU CYREG_PRT4_DR
I2C_1_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__MASK EQU 0x01
I2C_1_scl__PC EQU CYREG_PRT4_PC
I2C_1_scl__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__PORT EQU 4
I2C_1_scl__PS EQU CYREG_PRT4_PS
I2C_1_scl__SHIFT EQU 0

/* I2C_1_sda */
I2C_1_sda__0__DM__MASK EQU 0x38
I2C_1_sda__0__DM__SHIFT EQU 3
I2C_1_sda__0__DR EQU CYREG_PRT4_DR
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_1_sda__0__HSIOM_SHIFT EQU 4
I2C_1_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__0__MASK EQU 0x02
I2C_1_sda__0__PC EQU CYREG_PRT4_PC
I2C_1_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__0__PORT EQU 4
I2C_1_sda__0__PS EQU CYREG_PRT4_PS
I2C_1_sda__0__SHIFT EQU 1
I2C_1_sda__DR EQU CYREG_PRT4_DR
I2C_1_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__MASK EQU 0x02
I2C_1_sda__PC EQU CYREG_PRT4_PC
I2C_1_sda__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__PORT EQU 4
I2C_1_sda__PS EQU CYREG_PRT4_PS
I2C_1_sda__SHIFT EQU 1

/* Pin_1 */
Pin_1__0__DM__MASK EQU 0x7000
Pin_1__0__DM__SHIFT EQU 12
Pin_1__0__DR EQU CYREG_PRT2_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1__0__HSIOM_MASK EQU 0x000F0000
Pin_1__0__HSIOM_SHIFT EQU 16
Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__0__MASK EQU 0x10
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__0__PC EQU CYREG_PRT2_PC
Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__PS EQU CYREG_PRT2_PS
Pin_1__0__SHIFT EQU 4
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1__MASK EQU 0x10
Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1__PC EQU CYREG_PRT2_PC
Pin_1__PC2 EQU CYREG_PRT2_PC2
Pin_1__PORT EQU 2
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 4

/* Shoot */
Shoot__0__DM__MASK EQU 0x38000
Shoot__0__DM__SHIFT EQU 15
Shoot__0__DR EQU CYREG_PRT3_DR
Shoot__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Shoot__0__HSIOM_MASK EQU 0x00F00000
Shoot__0__HSIOM_SHIFT EQU 20
Shoot__0__INTCFG EQU CYREG_PRT3_INTCFG
Shoot__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Shoot__0__MASK EQU 0x20
Shoot__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Shoot__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Shoot__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Shoot__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Shoot__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Shoot__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Shoot__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Shoot__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Shoot__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Shoot__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Shoot__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Shoot__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Shoot__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Shoot__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Shoot__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Shoot__0__PC EQU CYREG_PRT3_PC
Shoot__0__PC2 EQU CYREG_PRT3_PC2
Shoot__0__PORT EQU 3
Shoot__0__PS EQU CYREG_PRT3_PS
Shoot__0__SHIFT EQU 5
Shoot__DR EQU CYREG_PRT3_DR
Shoot__INTCFG EQU CYREG_PRT3_INTCFG
Shoot__INTSTAT EQU CYREG_PRT3_INTSTAT
Shoot__MASK EQU 0x20
Shoot__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Shoot__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Shoot__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Shoot__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Shoot__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Shoot__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Shoot__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Shoot__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Shoot__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Shoot__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Shoot__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Shoot__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Shoot__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Shoot__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Shoot__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Shoot__PC EQU CYREG_PRT3_PC
Shoot__PC2 EQU CYREG_PRT3_PC2
Shoot__PORT EQU 3
Shoot__PS EQU CYREG_PRT3_PS
Shoot__SHIFT EQU 5

/* PWM_Y_UP_PWMUDB */
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Y_UP_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Y_UP_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Y_UP_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Y_UP_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Y_UP_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Y_UP_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Y_UP_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Y_UP_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Y_UP_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Y_UP_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* PWM_X_LEFT_PWMUDB */
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_X_LEFT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_X_LEFT_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_X_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_X_LEFT_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_X_LEFT_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_X_LEFT_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_X_LEFT_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_X_LEFT_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_X_LEFT_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_X_LEFT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* PWM_Y_DOWN_PWMUDB */
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Y_DOWN_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Y_DOWN_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Y_DOWN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* Clock_PWM_1 */
Clock_PWM_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_PWM_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_PWM_1__ENABLE_MASK EQU 0x80000000
Clock_PWM_1__MASK EQU 0x80000000
Clock_PWM_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* DebugLEDRed */
DebugLEDRed__0__DM__MASK EQU 0x1C0000
DebugLEDRed__0__DM__SHIFT EQU 18
DebugLEDRed__0__DR EQU CYREG_PRT1_DR
DebugLEDRed__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DebugLEDRed__0__HSIOM_MASK EQU 0x0F000000
DebugLEDRed__0__HSIOM_SHIFT EQU 24
DebugLEDRed__0__INTCFG EQU CYREG_PRT1_INTCFG
DebugLEDRed__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DebugLEDRed__0__MASK EQU 0x40
DebugLEDRed__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DebugLEDRed__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DebugLEDRed__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DebugLEDRed__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DebugLEDRed__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DebugLEDRed__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DebugLEDRed__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DebugLEDRed__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DebugLEDRed__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DebugLEDRed__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DebugLEDRed__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DebugLEDRed__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DebugLEDRed__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DebugLEDRed__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DebugLEDRed__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DebugLEDRed__0__PC EQU CYREG_PRT1_PC
DebugLEDRed__0__PC2 EQU CYREG_PRT1_PC2
DebugLEDRed__0__PORT EQU 1
DebugLEDRed__0__PS EQU CYREG_PRT1_PS
DebugLEDRed__0__SHIFT EQU 6
DebugLEDRed__DR EQU CYREG_PRT1_DR
DebugLEDRed__INTCFG EQU CYREG_PRT1_INTCFG
DebugLEDRed__INTSTAT EQU CYREG_PRT1_INTSTAT
DebugLEDRed__MASK EQU 0x40
DebugLEDRed__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DebugLEDRed__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DebugLEDRed__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DebugLEDRed__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DebugLEDRed__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DebugLEDRed__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DebugLEDRed__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DebugLEDRed__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DebugLEDRed__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DebugLEDRed__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DebugLEDRed__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DebugLEDRed__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DebugLEDRed__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DebugLEDRed__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DebugLEDRed__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DebugLEDRed__PC EQU CYREG_PRT1_PC
DebugLEDRed__PC2 EQU CYREG_PRT1_PC2
DebugLEDRed__PORT EQU 1
DebugLEDRed__PS EQU CYREG_PRT1_PS
DebugLEDRed__SHIFT EQU 6

/* PWM_X_RIGHT_PWMUDB */
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_X_RIGHT_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_X_RIGHT_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_X_RIGHT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

/* DebugLEDBlue */
DebugLEDBlue__0__DM__MASK EQU 0xE00
DebugLEDBlue__0__DM__SHIFT EQU 9
DebugLEDBlue__0__DR EQU CYREG_PRT0_DR
DebugLEDBlue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DebugLEDBlue__0__HSIOM_MASK EQU 0x0000F000
DebugLEDBlue__0__HSIOM_SHIFT EQU 12
DebugLEDBlue__0__INTCFG EQU CYREG_PRT0_INTCFG
DebugLEDBlue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DebugLEDBlue__0__MASK EQU 0x08
DebugLEDBlue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DebugLEDBlue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DebugLEDBlue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DebugLEDBlue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DebugLEDBlue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DebugLEDBlue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DebugLEDBlue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DebugLEDBlue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DebugLEDBlue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DebugLEDBlue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DebugLEDBlue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DebugLEDBlue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DebugLEDBlue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DebugLEDBlue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DebugLEDBlue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DebugLEDBlue__0__PC EQU CYREG_PRT0_PC
DebugLEDBlue__0__PC2 EQU CYREG_PRT0_PC2
DebugLEDBlue__0__PORT EQU 0
DebugLEDBlue__0__PS EQU CYREG_PRT0_PS
DebugLEDBlue__0__SHIFT EQU 3
DebugLEDBlue__DR EQU CYREG_PRT0_DR
DebugLEDBlue__INTCFG EQU CYREG_PRT0_INTCFG
DebugLEDBlue__INTSTAT EQU CYREG_PRT0_INTSTAT
DebugLEDBlue__MASK EQU 0x08
DebugLEDBlue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DebugLEDBlue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DebugLEDBlue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DebugLEDBlue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DebugLEDBlue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DebugLEDBlue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DebugLEDBlue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DebugLEDBlue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DebugLEDBlue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DebugLEDBlue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DebugLEDBlue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DebugLEDBlue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DebugLEDBlue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DebugLEDBlue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DebugLEDBlue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DebugLEDBlue__PC EQU CYREG_PRT0_PC
DebugLEDBlue__PC2 EQU CYREG_PRT0_PC2
DebugLEDBlue__PORT EQU 0
DebugLEDBlue__PS EQU CYREG_PRT0_PS
DebugLEDBlue__SHIFT EQU 3

/* DebugLEDGreen */
DebugLEDGreen__0__DM__MASK EQU 0x1C0
DebugLEDGreen__0__DM__SHIFT EQU 6
DebugLEDGreen__0__DR EQU CYREG_PRT0_DR
DebugLEDGreen__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DebugLEDGreen__0__HSIOM_MASK EQU 0x00000F00
DebugLEDGreen__0__HSIOM_SHIFT EQU 8
DebugLEDGreen__0__INTCFG EQU CYREG_PRT0_INTCFG
DebugLEDGreen__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DebugLEDGreen__0__MASK EQU 0x04
DebugLEDGreen__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DebugLEDGreen__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DebugLEDGreen__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DebugLEDGreen__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DebugLEDGreen__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DebugLEDGreen__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DebugLEDGreen__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DebugLEDGreen__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DebugLEDGreen__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DebugLEDGreen__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DebugLEDGreen__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DebugLEDGreen__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DebugLEDGreen__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DebugLEDGreen__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DebugLEDGreen__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DebugLEDGreen__0__PC EQU CYREG_PRT0_PC
DebugLEDGreen__0__PC2 EQU CYREG_PRT0_PC2
DebugLEDGreen__0__PORT EQU 0
DebugLEDGreen__0__PS EQU CYREG_PRT0_PS
DebugLEDGreen__0__SHIFT EQU 2
DebugLEDGreen__DR EQU CYREG_PRT0_DR
DebugLEDGreen__INTCFG EQU CYREG_PRT0_INTCFG
DebugLEDGreen__INTSTAT EQU CYREG_PRT0_INTSTAT
DebugLEDGreen__MASK EQU 0x04
DebugLEDGreen__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DebugLEDGreen__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DebugLEDGreen__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DebugLEDGreen__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DebugLEDGreen__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DebugLEDGreen__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DebugLEDGreen__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DebugLEDGreen__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DebugLEDGreen__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DebugLEDGreen__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DebugLEDGreen__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DebugLEDGreen__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DebugLEDGreen__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DebugLEDGreen__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DebugLEDGreen__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DebugLEDGreen__PC EQU CYREG_PRT0_PC
DebugLEDGreen__PC2 EQU CYREG_PRT0_PC2
DebugLEDGreen__PORT EQU 0
DebugLEDGreen__PS EQU CYREG_PRT0_PS
DebugLEDGreen__SHIFT EQU 2

/* MotorYAxisDirectionUp */
MotorYAxisDirectionUp__0__DM__MASK EQU 0xE00000
MotorYAxisDirectionUp__0__DM__SHIFT EQU 21
MotorYAxisDirectionUp__0__DR EQU CYREG_PRT3_DR
MotorYAxisDirectionUp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MotorYAxisDirectionUp__0__HSIOM_MASK EQU 0xF0000000
MotorYAxisDirectionUp__0__HSIOM_SHIFT EQU 28
MotorYAxisDirectionUp__0__INTCFG EQU CYREG_PRT3_INTCFG
MotorYAxisDirectionUp__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MotorYAxisDirectionUp__0__MASK EQU 0x80
MotorYAxisDirectionUp__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
MotorYAxisDirectionUp__0__OUT_SEL_SHIFT EQU 14
MotorYAxisDirectionUp__0__OUT_SEL_VAL EQU 1
MotorYAxisDirectionUp__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MotorYAxisDirectionUp__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MotorYAxisDirectionUp__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MotorYAxisDirectionUp__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MotorYAxisDirectionUp__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MotorYAxisDirectionUp__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MotorYAxisDirectionUp__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MotorYAxisDirectionUp__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MotorYAxisDirectionUp__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MotorYAxisDirectionUp__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MotorYAxisDirectionUp__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MotorYAxisDirectionUp__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MotorYAxisDirectionUp__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MotorYAxisDirectionUp__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MotorYAxisDirectionUp__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MotorYAxisDirectionUp__0__PC EQU CYREG_PRT3_PC
MotorYAxisDirectionUp__0__PC2 EQU CYREG_PRT3_PC2
MotorYAxisDirectionUp__0__PORT EQU 3
MotorYAxisDirectionUp__0__PS EQU CYREG_PRT3_PS
MotorYAxisDirectionUp__0__SHIFT EQU 7
MotorYAxisDirectionUp__DR EQU CYREG_PRT3_DR
MotorYAxisDirectionUp__INTCFG EQU CYREG_PRT3_INTCFG
MotorYAxisDirectionUp__INTSTAT EQU CYREG_PRT3_INTSTAT
MotorYAxisDirectionUp__MASK EQU 0x80
MotorYAxisDirectionUp__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MotorYAxisDirectionUp__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MotorYAxisDirectionUp__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MotorYAxisDirectionUp__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MotorYAxisDirectionUp__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MotorYAxisDirectionUp__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MotorYAxisDirectionUp__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MotorYAxisDirectionUp__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MotorYAxisDirectionUp__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MotorYAxisDirectionUp__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MotorYAxisDirectionUp__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MotorYAxisDirectionUp__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MotorYAxisDirectionUp__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MotorYAxisDirectionUp__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MotorYAxisDirectionUp__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MotorYAxisDirectionUp__PC EQU CYREG_PRT3_PC
MotorYAxisDirectionUp__PC2 EQU CYREG_PRT3_PC2
MotorYAxisDirectionUp__PORT EQU 3
MotorYAxisDirectionUp__PS EQU CYREG_PRT3_PS
MotorYAxisDirectionUp__SHIFT EQU 7

/* MotorXAxisDirectionLeft */
MotorXAxisDirectionLeft__0__DM__MASK EQU 0xE00000
MotorXAxisDirectionLeft__0__DM__SHIFT EQU 21
MotorXAxisDirectionLeft__0__DR EQU CYREG_PRT2_DR
MotorXAxisDirectionLeft__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MotorXAxisDirectionLeft__0__HSIOM_MASK EQU 0xF0000000
MotorXAxisDirectionLeft__0__HSIOM_SHIFT EQU 28
MotorXAxisDirectionLeft__0__INTCFG EQU CYREG_PRT2_INTCFG
MotorXAxisDirectionLeft__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MotorXAxisDirectionLeft__0__MASK EQU 0x80
MotorXAxisDirectionLeft__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
MotorXAxisDirectionLeft__0__OUT_SEL_SHIFT EQU 14
MotorXAxisDirectionLeft__0__OUT_SEL_VAL EQU 0
MotorXAxisDirectionLeft__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MotorXAxisDirectionLeft__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MotorXAxisDirectionLeft__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MotorXAxisDirectionLeft__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MotorXAxisDirectionLeft__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MotorXAxisDirectionLeft__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MotorXAxisDirectionLeft__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MotorXAxisDirectionLeft__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MotorXAxisDirectionLeft__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MotorXAxisDirectionLeft__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MotorXAxisDirectionLeft__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MotorXAxisDirectionLeft__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MotorXAxisDirectionLeft__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MotorXAxisDirectionLeft__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MotorXAxisDirectionLeft__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MotorXAxisDirectionLeft__0__PC EQU CYREG_PRT2_PC
MotorXAxisDirectionLeft__0__PC2 EQU CYREG_PRT2_PC2
MotorXAxisDirectionLeft__0__PORT EQU 2
MotorXAxisDirectionLeft__0__PS EQU CYREG_PRT2_PS
MotorXAxisDirectionLeft__0__SHIFT EQU 7
MotorXAxisDirectionLeft__DR EQU CYREG_PRT2_DR
MotorXAxisDirectionLeft__INTCFG EQU CYREG_PRT2_INTCFG
MotorXAxisDirectionLeft__INTSTAT EQU CYREG_PRT2_INTSTAT
MotorXAxisDirectionLeft__MASK EQU 0x80
MotorXAxisDirectionLeft__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MotorXAxisDirectionLeft__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MotorXAxisDirectionLeft__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MotorXAxisDirectionLeft__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MotorXAxisDirectionLeft__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MotorXAxisDirectionLeft__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MotorXAxisDirectionLeft__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MotorXAxisDirectionLeft__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MotorXAxisDirectionLeft__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MotorXAxisDirectionLeft__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MotorXAxisDirectionLeft__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MotorXAxisDirectionLeft__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MotorXAxisDirectionLeft__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MotorXAxisDirectionLeft__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MotorXAxisDirectionLeft__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MotorXAxisDirectionLeft__PC EQU CYREG_PRT2_PC
MotorXAxisDirectionLeft__PC2 EQU CYREG_PRT2_PC2
MotorXAxisDirectionLeft__PORT EQU 2
MotorXAxisDirectionLeft__PS EQU CYREG_PRT2_PS
MotorXAxisDirectionLeft__SHIFT EQU 7

/* MotorYAxisDirectionDown */
MotorYAxisDirectionDown__0__DM__MASK EQU 0x07
MotorYAxisDirectionDown__0__DM__SHIFT EQU 0
MotorYAxisDirectionDown__0__DR EQU CYREG_PRT0_DR
MotorYAxisDirectionDown__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MotorYAxisDirectionDown__0__HSIOM_MASK EQU 0x0000000F
MotorYAxisDirectionDown__0__HSIOM_SHIFT EQU 0
MotorYAxisDirectionDown__0__INTCFG EQU CYREG_PRT0_INTCFG
MotorYAxisDirectionDown__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorYAxisDirectionDown__0__MASK EQU 0x01
MotorYAxisDirectionDown__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MotorYAxisDirectionDown__0__OUT_SEL_SHIFT EQU 0
MotorYAxisDirectionDown__0__OUT_SEL_VAL EQU 0
MotorYAxisDirectionDown__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorYAxisDirectionDown__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorYAxisDirectionDown__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorYAxisDirectionDown__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorYAxisDirectionDown__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorYAxisDirectionDown__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorYAxisDirectionDown__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorYAxisDirectionDown__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorYAxisDirectionDown__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorYAxisDirectionDown__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorYAxisDirectionDown__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorYAxisDirectionDown__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorYAxisDirectionDown__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorYAxisDirectionDown__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorYAxisDirectionDown__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorYAxisDirectionDown__0__PC EQU CYREG_PRT0_PC
MotorYAxisDirectionDown__0__PC2 EQU CYREG_PRT0_PC2
MotorYAxisDirectionDown__0__PORT EQU 0
MotorYAxisDirectionDown__0__PS EQU CYREG_PRT0_PS
MotorYAxisDirectionDown__0__SHIFT EQU 0
MotorYAxisDirectionDown__DR EQU CYREG_PRT0_DR
MotorYAxisDirectionDown__INTCFG EQU CYREG_PRT0_INTCFG
MotorYAxisDirectionDown__INTSTAT EQU CYREG_PRT0_INTSTAT
MotorYAxisDirectionDown__MASK EQU 0x01
MotorYAxisDirectionDown__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MotorYAxisDirectionDown__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MotorYAxisDirectionDown__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MotorYAxisDirectionDown__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MotorYAxisDirectionDown__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MotorYAxisDirectionDown__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MotorYAxisDirectionDown__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MotorYAxisDirectionDown__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MotorYAxisDirectionDown__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MotorYAxisDirectionDown__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MotorYAxisDirectionDown__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MotorYAxisDirectionDown__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MotorYAxisDirectionDown__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MotorYAxisDirectionDown__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MotorYAxisDirectionDown__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MotorYAxisDirectionDown__PC EQU CYREG_PRT0_PC
MotorYAxisDirectionDown__PC2 EQU CYREG_PRT0_PC2
MotorYAxisDirectionDown__PORT EQU 0
MotorYAxisDirectionDown__PS EQU CYREG_PRT0_PS
MotorYAxisDirectionDown__SHIFT EQU 0

/* MotorXAxisDirectionRight */
MotorXAxisDirectionRight__0__DM__MASK EQU 0x07
MotorXAxisDirectionRight__0__DM__SHIFT EQU 0
MotorXAxisDirectionRight__0__DR EQU CYREG_PRT1_DR
MotorXAxisDirectionRight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MotorXAxisDirectionRight__0__HSIOM_MASK EQU 0x0000000F
MotorXAxisDirectionRight__0__HSIOM_SHIFT EQU 0
MotorXAxisDirectionRight__0__INTCFG EQU CYREG_PRT1_INTCFG
MotorXAxisDirectionRight__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorXAxisDirectionRight__0__MASK EQU 0x01
MotorXAxisDirectionRight__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MotorXAxisDirectionRight__0__OUT_SEL_SHIFT EQU 0
MotorXAxisDirectionRight__0__OUT_SEL_VAL EQU 3
MotorXAxisDirectionRight__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorXAxisDirectionRight__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorXAxisDirectionRight__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorXAxisDirectionRight__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorXAxisDirectionRight__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorXAxisDirectionRight__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorXAxisDirectionRight__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorXAxisDirectionRight__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorXAxisDirectionRight__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorXAxisDirectionRight__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorXAxisDirectionRight__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorXAxisDirectionRight__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorXAxisDirectionRight__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorXAxisDirectionRight__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorXAxisDirectionRight__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorXAxisDirectionRight__0__PC EQU CYREG_PRT1_PC
MotorXAxisDirectionRight__0__PC2 EQU CYREG_PRT1_PC2
MotorXAxisDirectionRight__0__PORT EQU 1
MotorXAxisDirectionRight__0__PS EQU CYREG_PRT1_PS
MotorXAxisDirectionRight__0__SHIFT EQU 0
MotorXAxisDirectionRight__DR EQU CYREG_PRT1_DR
MotorXAxisDirectionRight__INTCFG EQU CYREG_PRT1_INTCFG
MotorXAxisDirectionRight__INTSTAT EQU CYREG_PRT1_INTSTAT
MotorXAxisDirectionRight__MASK EQU 0x01
MotorXAxisDirectionRight__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MotorXAxisDirectionRight__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MotorXAxisDirectionRight__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MotorXAxisDirectionRight__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MotorXAxisDirectionRight__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MotorXAxisDirectionRight__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MotorXAxisDirectionRight__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MotorXAxisDirectionRight__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MotorXAxisDirectionRight__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MotorXAxisDirectionRight__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MotorXAxisDirectionRight__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MotorXAxisDirectionRight__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MotorXAxisDirectionRight__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MotorXAxisDirectionRight__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MotorXAxisDirectionRight__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MotorXAxisDirectionRight__PC EQU CYREG_PRT1_PC
MotorXAxisDirectionRight__PC2 EQU CYREG_PRT1_PC2
MotorXAxisDirectionRight__PORT EQU 1
MotorXAxisDirectionRight__PS EQU CYREG_PRT1_PS
MotorXAxisDirectionRight__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
