s1(01Feb2023:15:59:58):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s2(01Feb2023:16:00:44):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s3(01Feb2023:16:01:31):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s4(01Feb2023:16:17:28):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s5(01Feb2023:16:23:12):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s6(01Feb2023:16:24:20):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s7(01Feb2023:16:25:53):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s8(01Feb2023:16:27:32):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s9(01Feb2023:16:28:08):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s10(01Feb2023:16:30:00):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s11(01Feb2023:16:36:14):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s12(01Feb2023:16:38:28):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s13(01Feb2023:16:38:50):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s14(01Feb2023:16:39:42):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s15(01Feb2023:16:40:28):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s16(01Feb2023:16:58:32):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s17(01Feb2023:17:00:40):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s18(01Feb2023:17:01:01):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s19(01Feb2023:17:01:30):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s20(01Feb2023:17:02:41):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s21(01Feb2023:17:03:27):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s22(01Feb2023:17:04:49):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s23(01Feb2023:17:05:32):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s24(01Feb2023:17:07:31):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
s25(01Feb2023:17:08:13):  ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2022/sim/tb.sv /home/YuChengWang/Verilog_pratice/2023_Winter/2022/src/JAM.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2022/src +nc64bit +access+r +define+FSDB_FILE="JAM.fsdb" 
