xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
gig_ethernet_pcs_pma_v16_2_rfs.vhd,vhdl,gig_ethernet_pcs_pma_v16_2_21,../../../ipstatic/hdl/gig_ethernet_pcs_pma_v16_2_rfs.vhd,
gig_ethernet_pcs_pma_v16_2_rfs.v,verilog,gig_ethernet_pcs_pma_v16_2_21,../../../ipstatic/hdl/gig_ethernet_pcs_pma_v16_2_rfs.v,
gig_ethernet_pcs_pma_0_clk_gen.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd,
gig_ethernet_pcs_pma_0_johnson_cntr.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd,
gig_ethernet_pcs_pma_0_reset_sync.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd,
gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd,
gig_ethernet_pcs_pma_0_sgmii_adapt.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd,
gig_ethernet_pcs_pma_0_sync_block.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd,
gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd,
gig_ethernet_pcs_pma_0_block.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd,
gig_ethernet_pcs_pma_0.vhd,vhdl,xil_defaultlib,../../../../gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
