
Quadro_32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e7c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408e7c  00408e7c  00010e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008b4  20000000  00408e84  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a898  200008b8  00409740  000188b8  2**3
                  ALLOC
  4 .stack        00003000  2000b150  00413fd8  000188b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000188b4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188de  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015a3a  00000000  00000000  00018939  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000041c0  00000000  00000000  0002e373  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a62d  00000000  00000000  00032533  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f68  00000000  00000000  0003cb60  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e88  00000000  00000000  0003dac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000f7fe  00000000  00000000  0003e950  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001981a  00000000  00000000  0004e14e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000660f7  00000000  00000000  00067968  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002efc  00000000  00000000  000cda60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	2000e150 	.word	0x2000e150
  400004:	0040375d 	.word	0x0040375d
  400008:	00403759 	.word	0x00403759
  40000c:	00403ad5 	.word	0x00403ad5
  400010:	00403759 	.word	0x00403759
  400014:	00403759 	.word	0x00403759
  400018:	00403759 	.word	0x00403759
	...
  40002c:	00401b31 	.word	0x00401b31
  400030:	00403759 	.word	0x00403759
  400034:	00000000 	.word	0x00000000
  400038:	00401bad 	.word	0x00401bad
  40003c:	00401be9 	.word	0x00401be9
  400040:	00403759 	.word	0x00403759
  400044:	00403759 	.word	0x00403759
  400048:	00403759 	.word	0x00403759
  40004c:	00403759 	.word	0x00403759
  400050:	00403759 	.word	0x00403759
  400054:	00403759 	.word	0x00403759
  400058:	00403759 	.word	0x00403759
  40005c:	00403759 	.word	0x00403759
  400060:	00403759 	.word	0x00403759
  400064:	00403759 	.word	0x00403759
  400068:	00000000 	.word	0x00000000
  40006c:	004035d5 	.word	0x004035d5
  400070:	004035e9 	.word	0x004035e9
  400074:	004035fd 	.word	0x004035fd
  400078:	00403759 	.word	0x00403759
  40007c:	00403759 	.word	0x00403759
	...
  400088:	00403759 	.word	0x00403759
  40008c:	00400355 	.word	0x00400355
  400090:	00400365 	.word	0x00400365
  400094:	00403759 	.word	0x00403759
  400098:	00403759 	.word	0x00403759
  40009c:	00403759 	.word	0x00403759
  4000a0:	00403759 	.word	0x00403759
  4000a4:	00403759 	.word	0x00403759
  4000a8:	00403759 	.word	0x00403759
  4000ac:	00403759 	.word	0x00403759
  4000b0:	00403759 	.word	0x00403759
  4000b4:	00403759 	.word	0x00403759
  4000b8:	00403759 	.word	0x00403759
  4000bc:	00403759 	.word	0x00403759
  4000c0:	00403759 	.word	0x00403759
  4000c4:	00403759 	.word	0x00403759
  4000c8:	00403759 	.word	0x00403759

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008b8 	.word	0x200008b8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00408e84 	.word	0x00408e84

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00408e84 	.word	0x00408e84
  40011c:	200008bc 	.word	0x200008bc
  400120:	00408e84 	.word	0x00408e84
  400124:	00000000 	.word	0x00000000

00400128 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  400128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012c:	b082      	sub	sp, #8
  40012e:	4607      	mov	r7, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  400130:	2300      	movs	r3, #0
  400132:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  400134:	0103      	lsls	r3, r0, #4
  400136:	4a7d      	ldr	r2, [pc, #500]	; (40032c <local_twi_handler+0x204>)
  400138:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
  40013a:	4628      	mov	r0, r5
  40013c:	4b7c      	ldr	r3, [pc, #496]	; (400330 <local_twi_handler+0x208>)
  40013e:	4798      	blx	r3
  400140:	4606      	mov	r6, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
  400142:	4628      	mov	r0, r5
  400144:	4b7b      	ldr	r3, [pc, #492]	; (400334 <local_twi_handler+0x20c>)
  400146:	4798      	blx	r3
  400148:	4006      	ands	r6, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  40014a:	f416 5f00 	tst.w	r6, #8192	; 0x2000
  40014e:	d04a      	beq.n	4001e6 <local_twi_handler+0xbe>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  400150:	4b76      	ldr	r3, [pc, #472]	; (40032c <local_twi_handler+0x204>)
  400152:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  400156:	6858      	ldr	r0, [r3, #4]
  400158:	f44f 7100 	mov.w	r1, #512	; 0x200
  40015c:	4b76      	ldr	r3, [pc, #472]	; (400338 <local_twi_handler+0x210>)
  40015e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  400160:	4628      	mov	r0, r5
  400162:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400166:	4b75      	ldr	r3, [pc, #468]	; (40033c <local_twi_handler+0x214>)
  400168:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  40016a:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40016c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
  40016e:	f013 0f04 	tst.w	r3, #4
  400172:	d106      	bne.n	400182 <local_twi_handler+0x5a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400174:	3401      	adds	r4, #1
  400176:	f1b4 3fff 	cmp.w	r4, #4294967295
  40017a:	d1f7      	bne.n	40016c <local_twi_handler+0x44>
				transfer_timeout = true;
  40017c:	f04f 0801 	mov.w	r8, #1
  400180:	e001      	b.n	400186 <local_twi_handler+0x5e>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  400182:	f04f 0800 	mov.w	r8, #0
				transfer_timeout = true;
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  400186:	2302      	movs	r3, #2
  400188:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  40018a:	4b6d      	ldr	r3, [pc, #436]	; (400340 <local_twi_handler+0x218>)
  40018c:	f853 2037 	ldr.w	r2, [r3, r7, lsl #3]
  400190:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400194:	685b      	ldr	r3, [r3, #4]
  400196:	4413      	add	r3, r2
  400198:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40019c:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  40019e:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
  4001a0:	f013 0f01 	tst.w	r3, #1
  4001a4:	d104      	bne.n	4001b0 <local_twi_handler+0x88>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4001a6:	3401      	adds	r4, #1
  4001a8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001ac:	d1f7      	bne.n	40019e <local_twi_handler+0x76>
  4001ae:	e09f      	b.n	4002f0 <local_twi_handler+0x1c8>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4001b0:	4b64      	ldr	r3, [pc, #400]	; (400344 <local_twi_handler+0x21c>)
  4001b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4001b6:	6858      	ldr	r0, [r3, #4]
  4001b8:	b910      	cbnz	r0, 4001c0 <local_twi_handler+0x98>
  4001ba:	e007      	b.n	4001cc <local_twi_handler+0xa4>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4001bc:	f04f 0801 	mov.w	r8, #1
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
			xSemaphoreGiveFromISR(
  4001c0:	2100      	movs	r1, #0
  4001c2:	aa01      	add	r2, sp, #4
  4001c4:	460b      	mov	r3, r1
  4001c6:	f8df c180 	ldr.w	ip, [pc, #384]	; 400348 <local_twi_handler+0x220>
  4001ca:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4001cc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4001d0:	d00b      	beq.n	4001ea <local_twi_handler+0xc2>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4001d2:	4b5c      	ldr	r3, [pc, #368]	; (400344 <local_twi_handler+0x21c>)
  4001d4:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  4001d8:	b138      	cbz	r0, 4001ea <local_twi_handler+0xc2>
				xSemaphoreGiveFromISR(
  4001da:	2100      	movs	r1, #0
  4001dc:	aa01      	add	r2, sp, #4
  4001de:	460b      	mov	r3, r1
  4001e0:	4c59      	ldr	r4, [pc, #356]	; (400348 <local_twi_handler+0x220>)
  4001e2:	47a0      	blx	r4
  4001e4:	e001      	b.n	4001ea <local_twi_handler+0xc2>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4001e6:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4001ea:	f416 5f80 	tst.w	r6, #4096	; 0x1000
  4001ee:	d054      	beq.n	40029a <local_twi_handler+0x172>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4001f0:	4b4e      	ldr	r3, [pc, #312]	; (40032c <local_twi_handler+0x204>)
  4001f2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4001f6:	6858      	ldr	r0, [r3, #4]
  4001f8:	2102      	movs	r1, #2
  4001fa:	4b4f      	ldr	r3, [pc, #316]	; (400338 <local_twi_handler+0x210>)
  4001fc:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4001fe:	4628      	mov	r0, r5
  400200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400204:	4b4d      	ldr	r3, [pc, #308]	; (40033c <local_twi_handler+0x214>)
  400206:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
  400208:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40020a:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  40020c:	f013 0f02 	tst.w	r3, #2
  400210:	d103      	bne.n	40021a <local_twi_handler+0xf2>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400212:	3401      	adds	r4, #1
  400214:	f1b4 3fff 	cmp.w	r4, #4294967295
  400218:	d1f7      	bne.n	40020a <local_twi_handler+0xe2>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  40021a:	2302      	movs	r3, #2
  40021c:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40021e:	4b48      	ldr	r3, [pc, #288]	; (400340 <local_twi_handler+0x218>)
  400220:	f853 1037 	ldr.w	r1, [r3, r7, lsl #3]
  400224:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  400228:	685a      	ldr	r2, [r3, #4]
  40022a:	6b28      	ldr	r0, [r5, #48]	; 0x30
  40022c:	188b      	adds	r3, r1, r2
  40022e:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  400232:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
  400234:	f013 0f02 	tst.w	r3, #2
  400238:	d104      	bne.n	400244 <local_twi_handler+0x11c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40023a:	3401      	adds	r4, #1
  40023c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400240:	d1f7      	bne.n	400232 <local_twi_handler+0x10a>
  400242:	e068      	b.n	400316 <local_twi_handler+0x1ee>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400244:	f1b4 3fff 	cmp.w	r4, #4294967295
  400248:	d05e      	beq.n	400308 <local_twi_handler+0x1e0>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  40024a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40024c:	440a      	add	r2, r1
  40024e:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
  400252:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  400254:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
  400256:	f013 0f01 	tst.w	r3, #1
  40025a:	d104      	bne.n	400266 <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40025c:	3401      	adds	r4, #1
  40025e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400262:	d1f7      	bne.n	400254 <local_twi_handler+0x12c>
  400264:	e04e      	b.n	400304 <local_twi_handler+0x1dc>
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400266:	4b37      	ldr	r3, [pc, #220]	; (400344 <local_twi_handler+0x21c>)
  400268:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40026c:	6858      	ldr	r0, [r3, #4]
  40026e:	b910      	cbnz	r0, 400276 <local_twi_handler+0x14e>
  400270:	e007      	b.n	400282 <local_twi_handler+0x15a>
  400272:	f04f 34ff 	mov.w	r4, #4294967295
			xSemaphoreGiveFromISR(
  400276:	2100      	movs	r1, #0
  400278:	aa01      	add	r2, sp, #4
  40027a:	460b      	mov	r3, r1
  40027c:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 400348 <local_twi_handler+0x220>
  400280:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  400282:	f1b4 3fff 	cmp.w	r4, #4294967295
  400286:	d008      	beq.n	40029a <local_twi_handler+0x172>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  400288:	4b30      	ldr	r3, [pc, #192]	; (40034c <local_twi_handler+0x224>)
  40028a:	f853 0037 	ldr.w	r0, [r3, r7, lsl #3]
  40028e:	b120      	cbz	r0, 40029a <local_twi_handler+0x172>
				xSemaphoreGiveFromISR(
  400290:	2100      	movs	r1, #0
  400292:	aa01      	add	r2, sp, #4
  400294:	460b      	mov	r3, r1
  400296:	4c2c      	ldr	r4, [pc, #176]	; (400348 <local_twi_handler+0x220>)
  400298:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  40029a:	f416 7f50 	tst.w	r6, #832	; 0x340
  40029e:	d102      	bne.n	4002a6 <local_twi_handler+0x17e>
  4002a0:	f1b8 0f00 	cmp.w	r8, #0
  4002a4:	d01f      	beq.n	4002e6 <local_twi_handler+0x1be>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  4002a6:	4b21      	ldr	r3, [pc, #132]	; (40032c <local_twi_handler+0x204>)
  4002a8:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  4002ac:	6858      	ldr	r0, [r3, #4]
  4002ae:	f240 2102 	movw	r1, #514	; 0x202
  4002b2:	4b21      	ldr	r3, [pc, #132]	; (400338 <local_twi_handler+0x210>)
  4002b4:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  4002b6:	f416 7f80 	tst.w	r6, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  4002ba:	bf04      	itt	eq
  4002bc:	2302      	moveq	r3, #2
  4002be:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  4002c0:	4628      	mov	r0, r5
  4002c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4002c6:	4c1d      	ldr	r4, [pc, #116]	; (40033c <local_twi_handler+0x214>)
  4002c8:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4002ca:	4628      	mov	r0, r5
  4002cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4002d0:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002d2:	4b1c      	ldr	r3, [pc, #112]	; (400344 <local_twi_handler+0x21c>)
  4002d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
  4002d8:	6878      	ldr	r0, [r7, #4]
  4002da:	b120      	cbz	r0, 4002e6 <local_twi_handler+0x1be>
			xSemaphoreGiveFromISR(
  4002dc:	2100      	movs	r1, #0
  4002de:	aa01      	add	r2, sp, #4
  4002e0:	460b      	mov	r3, r1
  4002e2:	4c19      	ldr	r4, [pc, #100]	; (400348 <local_twi_handler+0x220>)
  4002e4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4002e6:	9b01      	ldr	r3, [sp, #4]
  4002e8:	b1e3      	cbz	r3, 400324 <local_twi_handler+0x1fc>
  4002ea:	4b19      	ldr	r3, [pc, #100]	; (400350 <local_twi_handler+0x228>)
  4002ec:	4798      	blx	r3
  4002ee:	e019      	b.n	400324 <local_twi_handler+0x1fc>
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4002f0:	4b14      	ldr	r3, [pc, #80]	; (400344 <local_twi_handler+0x21c>)
  4002f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  4002f6:	6858      	ldr	r0, [r3, #4]
  4002f8:	2800      	cmp	r0, #0
  4002fa:	f47f af5f 	bne.w	4001bc <local_twi_handler+0x94>
			if (status & TWI_SR_TXCOMP) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
  4002fe:	f04f 0801 	mov.w	r8, #1
  400302:	e772      	b.n	4001ea <local_twi_handler+0xc2>
				if (status & TWI_SR_TXCOMP) {
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
					transfer_timeout = true;
  400304:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  400308:	4b0e      	ldr	r3, [pc, #56]	; (400344 <local_twi_handler+0x21c>)
  40030a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40030e:	6858      	ldr	r0, [r3, #4]
  400310:	2800      	cmp	r0, #0
  400312:	d1ae      	bne.n	400272 <local_twi_handler+0x14a>
  400314:	e7c1      	b.n	40029a <local_twi_handler+0x172>
  400316:	4b0b      	ldr	r3, [pc, #44]	; (400344 <local_twi_handler+0x21c>)
  400318:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
  40031c:	6858      	ldr	r0, [r3, #4]
  40031e:	2800      	cmp	r0, #0
  400320:	d1a9      	bne.n	400276 <local_twi_handler+0x14e>
  400322:	e7ba      	b.n	40029a <local_twi_handler+0x172>
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
}
  400324:	b002      	add	sp, #8
  400326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40032a:	bf00      	nop
  40032c:	00408bec 	.word	0x00408bec
  400330:	0040085d 	.word	0x0040085d
  400334:	00400861 	.word	0x00400861
  400338:	004031cd 	.word	0x004031cd
  40033c:	00400855 	.word	0x00400855
  400340:	200008e4 	.word	0x200008e4
  400344:	200008f4 	.word	0x200008f4
  400348:	004020c9 	.word	0x004020c9
  40034c:	200008d4 	.word	0x200008d4
  400350:	00401b51 	.word	0x00401b51

00400354 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  400354:	b508      	push	{r3, lr}
	local_twi_handler(0);
  400356:	2000      	movs	r0, #0
  400358:	4b01      	ldr	r3, [pc, #4]	; (400360 <TWI0_Handler+0xc>)
  40035a:	4798      	blx	r3
  40035c:	bd08      	pop	{r3, pc}
  40035e:	bf00      	nop
  400360:	00400129 	.word	0x00400129

00400364 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  400364:	b508      	push	{r3, lr}
	local_twi_handler(1);
  400366:	2001      	movs	r0, #1
  400368:	4b01      	ldr	r3, [pc, #4]	; (400370 <TWI1_Handler+0xc>)
  40036a:	4798      	blx	r3
  40036c:	bd08      	pop	{r3, pc}
  40036e:	bf00      	nop
  400370:	00400129 	.word	0x00400129

00400374 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400374:	b510      	push	{r4, lr}
  400376:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400378:	4b10      	ldr	r3, [pc, #64]	; (4003bc <spi_master_init+0x48>)
  40037a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40037c:	2380      	movs	r3, #128	; 0x80
  40037e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400380:	6863      	ldr	r3, [r4, #4]
  400382:	f043 0301 	orr.w	r3, r3, #1
  400386:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400388:	6863      	ldr	r3, [r4, #4]
  40038a:	f043 0310 	orr.w	r3, r3, #16
  40038e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400390:	6863      	ldr	r3, [r4, #4]
  400392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400396:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400398:	4620      	mov	r0, r4
  40039a:	2100      	movs	r1, #0
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <spi_master_init+0x4c>)
  40039e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4003a0:	6863      	ldr	r3, [r4, #4]
  4003a2:	f023 0302 	bic.w	r3, r3, #2
  4003a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4003a8:	6863      	ldr	r3, [r4, #4]
  4003aa:	f023 0304 	bic.w	r3, r3, #4
  4003ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4003b0:	4620      	mov	r0, r4
  4003b2:	2100      	movs	r1, #0
  4003b4:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <spi_master_init+0x50>)
  4003b6:	4798      	blx	r3
  4003b8:	bd10      	pop	{r4, pc}
  4003ba:	bf00      	nop
  4003bc:	0040051d 	.word	0x0040051d
  4003c0:	0040052d 	.word	0x0040052d
  4003c4:	00400545 	.word	0x00400545

004003c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4003c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4003ca:	4605      	mov	r5, r0
  4003cc:	460c      	mov	r4, r1
  4003ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4003d0:	4618      	mov	r0, r3
  4003d2:	4914      	ldr	r1, [pc, #80]	; (400424 <spi_master_setup_device+0x5c>)
  4003d4:	4b14      	ldr	r3, [pc, #80]	; (400428 <spi_master_setup_device+0x60>)
  4003d6:	4798      	blx	r3
  4003d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4003da:	4628      	mov	r0, r5
  4003dc:	6821      	ldr	r1, [r4, #0]
  4003de:	2200      	movs	r2, #0
  4003e0:	4613      	mov	r3, r2
  4003e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400440 <spi_master_setup_device+0x78>
  4003e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4003e8:	4628      	mov	r0, r5
  4003ea:	6821      	ldr	r1, [r4, #0]
  4003ec:	2208      	movs	r2, #8
  4003ee:	4b0f      	ldr	r3, [pc, #60]	; (40042c <spi_master_setup_device+0x64>)
  4003f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4003f2:	4628      	mov	r0, r5
  4003f4:	6821      	ldr	r1, [r4, #0]
  4003f6:	b2fa      	uxtb	r2, r7
  4003f8:	4b0d      	ldr	r3, [pc, #52]	; (400430 <spi_master_setup_device+0x68>)
  4003fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4003fc:	4628      	mov	r0, r5
  4003fe:	6821      	ldr	r1, [r4, #0]
  400400:	2208      	movs	r2, #8
  400402:	4b0c      	ldr	r3, [pc, #48]	; (400434 <spi_master_setup_device+0x6c>)
  400404:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400406:	4628      	mov	r0, r5
  400408:	6821      	ldr	r1, [r4, #0]
  40040a:	0872      	lsrs	r2, r6, #1
  40040c:	4b0a      	ldr	r3, [pc, #40]	; (400438 <spi_master_setup_device+0x70>)
  40040e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400410:	f086 0201 	eor.w	r2, r6, #1
  400414:	4628      	mov	r0, r5
  400416:	6821      	ldr	r1, [r4, #0]
  400418:	f002 0201 	and.w	r2, r2, #1
  40041c:	4b07      	ldr	r3, [pc, #28]	; (40043c <spi_master_setup_device+0x74>)
  40041e:	4798      	blx	r3
  400420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400422:	bf00      	nop
  400424:	07270e00 	.word	0x07270e00
  400428:	004005f1 	.word	0x004005f1
  40042c:	004005dd 	.word	0x004005dd
  400430:	00400609 	.word	0x00400609
  400434:	00400599 	.word	0x00400599
  400438:	00400559 	.word	0x00400559
  40043c:	00400579 	.word	0x00400579
  400440:	00400621 	.word	0x00400621

00400444 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400444:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400446:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400448:	f013 0f04 	tst.w	r3, #4
  40044c:	d005      	beq.n	40045a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40044e:	6809      	ldr	r1, [r1, #0]
  400450:	290f      	cmp	r1, #15
  400452:	d80a      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400454:	4b05      	ldr	r3, [pc, #20]	; (40046c <spi_select_device+0x28>)
  400456:	4798      	blx	r3
  400458:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40045a:	680b      	ldr	r3, [r1, #0]
  40045c:	2b03      	cmp	r3, #3
  40045e:	d804      	bhi.n	40046a <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400460:	2101      	movs	r1, #1
  400462:	4099      	lsls	r1, r3
  400464:	43c9      	mvns	r1, r1
  400466:	4b01      	ldr	r3, [pc, #4]	; (40046c <spi_select_device+0x28>)
  400468:	4798      	blx	r3
  40046a:	bd08      	pop	{r3, pc}
  40046c:	0040052d 	.word	0x0040052d

00400470 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  400470:	b510      	push	{r4, lr}
  400472:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  400474:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  400476:	f413 7f00 	tst.w	r3, #512	; 0x200
  40047a:	d0fb      	beq.n	400474 <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  40047c:	4620      	mov	r0, r4
  40047e:	210f      	movs	r1, #15
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <spi_deselect_device+0x1c>)
  400482:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400488:	6023      	str	r3, [r4, #0]
  40048a:	bd10      	pop	{r4, pc}
  40048c:	0040052d 	.word	0x0040052d

00400490 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400490:	b92a      	cbnz	r2, 40049e <spi_write_packet+0xe>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400492:	2000      	movs	r0, #0
}
  400494:	b240      	sxtb	r0, r0
  400496:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400498:	3b01      	subs	r3, #1
  40049a:	d106      	bne.n	4004aa <spi_write_packet+0x1a>
  40049c:	e010      	b.n	4004c0 <spi_write_packet+0x30>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  40049e:	b430      	push	{r4, r5}
  4004a0:	4614      	mov	r4, r2
  4004a2:	3901      	subs	r1, #1
  4004a4:	f643 2599 	movw	r5, #15001	; 0x3a99
  4004a8:	462b      	mov	r3, r5
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004aa:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ac:	f012 0f02 	tst.w	r2, #2
  4004b0:	d0f2      	beq.n	400498 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4004b6:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  4004b8:	3c01      	subs	r4, #1
  4004ba:	d1f5      	bne.n	4004a8 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4004bc:	2000      	movs	r0, #0
  4004be:	e000      	b.n	4004c2 <spi_write_packet+0x32>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  4004c0:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  4004c2:	b240      	sxtb	r0, r0
  4004c4:	bc30      	pop	{r4, r5}
  4004c6:	4770      	bx	lr

004004c8 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4004c8:	b92a      	cbnz	r2, 4004d6 <spi_read_packet+0xe>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4004ca:	2000      	movs	r0, #0
}
  4004cc:	b240      	sxtb	r0, r0
  4004ce:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  4004d0:	3b01      	subs	r3, #1
  4004d2:	d109      	bne.n	4004e8 <spi_read_packet+0x20>
  4004d4:	e01c      	b.n	400510 <spi_read_packet+0x48>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  4004d6:	b4f0      	push	{r4, r5, r6, r7}
  4004d8:	4615      	mov	r5, r2
  4004da:	3901      	subs	r1, #1
  4004dc:	f643 2699 	movw	r6, #15001	; 0x3a99
  4004e0:	27ff      	movs	r7, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004e2:	f240 2401 	movw	r4, #513	; 0x201
  4004e6:	4633      	mov	r3, r6
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4004e8:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  4004ea:	f012 0f02 	tst.w	r2, #2
  4004ee:	d0ef      	beq.n	4004d0 <spi_read_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4004f0:	60c7      	str	r7, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004f2:	4632      	mov	r2, r6
  4004f4:	e001      	b.n	4004fa <spi_read_packet+0x32>
			if (!timeout--) {
  4004f6:	3a01      	subs	r2, #1
  4004f8:	d00c      	beq.n	400514 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4004fa:	6903      	ldr	r3, [r0, #16]
  4004fc:	4023      	ands	r3, r4
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  4004fe:	42a3      	cmp	r3, r4
  400500:	d1f9      	bne.n	4004f6 <spi_read_packet+0x2e>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400502:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400504:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400508:	3d01      	subs	r5, #1
  40050a:	d1ec      	bne.n	4004e6 <spi_read_packet+0x1e>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  40050c:	2000      	movs	r0, #0
  40050e:	e002      	b.n	400516 <spi_read_packet+0x4e>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400510:	20fd      	movs	r0, #253	; 0xfd
  400512:	e000      	b.n	400516 <spi_read_packet+0x4e>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400514:	20fd      	movs	r0, #253	; 0xfd
		i++;
		len--;
	}

	return STATUS_OK;
}
  400516:	b240      	sxtb	r0, r0
  400518:	bcf0      	pop	{r4, r5, r6, r7}
  40051a:	4770      	bx	lr

0040051c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40051c:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40051e:	2015      	movs	r0, #21
  400520:	4b01      	ldr	r3, [pc, #4]	; (400528 <spi_enable_clock+0xc>)
  400522:	4798      	blx	r3
  400524:	bd08      	pop	{r3, pc}
  400526:	bf00      	nop
  400528:	004036fd 	.word	0x004036fd

0040052c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40052c:	6843      	ldr	r3, [r0, #4]
  40052e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400532:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400534:	6843      	ldr	r3, [r0, #4]
  400536:	0409      	lsls	r1, r1, #16
  400538:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40053c:	430b      	orrs	r3, r1
  40053e:	6043      	str	r3, [r0, #4]
  400540:	4770      	bx	lr
  400542:	bf00      	nop

00400544 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400544:	6843      	ldr	r3, [r0, #4]
  400546:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40054a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40054c:	6843      	ldr	r3, [r0, #4]
  40054e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400552:	6041      	str	r1, [r0, #4]
  400554:	4770      	bx	lr
  400556:	bf00      	nop

00400558 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400558:	b132      	cbz	r2, 400568 <spi_set_clock_polarity+0x10>
  40055a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40055e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400560:	f043 0301 	orr.w	r3, r3, #1
  400564:	6303      	str	r3, [r0, #48]	; 0x30
  400566:	4770      	bx	lr
  400568:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40056c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40056e:	f023 0301 	bic.w	r3, r3, #1
  400572:	6303      	str	r3, [r0, #48]	; 0x30
  400574:	4770      	bx	lr
  400576:	bf00      	nop

00400578 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400578:	b132      	cbz	r2, 400588 <spi_set_clock_phase+0x10>
  40057a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40057e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400580:	f043 0302 	orr.w	r3, r3, #2
  400584:	6303      	str	r3, [r0, #48]	; 0x30
  400586:	4770      	bx	lr
  400588:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40058c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40058e:	f023 0302 	bic.w	r3, r3, #2
  400592:	6303      	str	r3, [r0, #48]	; 0x30
  400594:	4770      	bx	lr
  400596:	bf00      	nop

00400598 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400598:	2a04      	cmp	r2, #4
  40059a:	d10a      	bne.n	4005b2 <spi_configure_cs_behavior+0x1a>
  40059c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005a0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005a2:	f023 0308 	bic.w	r3, r3, #8
  4005a6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4005a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005aa:	f043 0304 	orr.w	r3, r3, #4
  4005ae:	6303      	str	r3, [r0, #48]	; 0x30
  4005b0:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4005b2:	b952      	cbnz	r2, 4005ca <spi_configure_cs_behavior+0x32>
  4005b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ba:	f023 0308 	bic.w	r3, r3, #8
  4005be:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4005c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005c2:	f023 0304 	bic.w	r3, r3, #4
  4005c6:	6303      	str	r3, [r0, #48]	; 0x30
  4005c8:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005ca:	2a08      	cmp	r2, #8
  4005cc:	d105      	bne.n	4005da <spi_configure_cs_behavior+0x42>
  4005ce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005d4:	f043 0308 	orr.w	r3, r3, #8
  4005d8:	6303      	str	r3, [r0, #48]	; 0x30
  4005da:	4770      	bx	lr

004005dc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005e0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4005e6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005e8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005ea:	431a      	orrs	r2, r3
  4005ec:	630a      	str	r2, [r1, #48]	; 0x30
  4005ee:	4770      	bx	lr

004005f0 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  4005f0:	1e43      	subs	r3, r0, #1
	int baud_div = div_ceil(mck, baudrate);
  4005f2:	4419      	add	r1, r3
  4005f4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4005f8:	1e43      	subs	r3, r0, #1
  4005fa:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4005fc:	bf94      	ite	ls
  4005fe:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400600:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400604:	b200      	sxth	r0, r0
  400606:	4770      	bx	lr

00400608 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400608:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40060c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40060e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400612:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400614:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400616:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40061a:	630a      	str	r2, [r1, #48]	; 0x30
  40061c:	4770      	bx	lr
  40061e:	bf00      	nop

00400620 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400620:	b410      	push	{r4}
  400622:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400626:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400628:	b280      	uxth	r0, r0
  40062a:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40062c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  40062e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  400632:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400636:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  400638:	f85d 4b04 	ldr.w	r4, [sp], #4
  40063c:	4770      	bx	lr
  40063e:	bf00      	nop

00400640 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400640:	2308      	movs	r3, #8
  400642:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400644:	2320      	movs	r3, #32
  400646:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400648:	2304      	movs	r3, #4
  40064a:	6003      	str	r3, [r0, #0]
  40064c:	4770      	bx	lr
  40064e:	bf00      	nop

00400650 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400650:	4b0f      	ldr	r3, [pc, #60]	; (400690 <twi_set_speed+0x40>)
  400652:	4299      	cmp	r1, r3
  400654:	d819      	bhi.n	40068a <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400656:	0049      	lsls	r1, r1, #1
  400658:	fbb2 f2f1 	udiv	r2, r2, r1
  40065c:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40065e:	2aff      	cmp	r2, #255	; 0xff
  400660:	d907      	bls.n	400672 <twi_set_speed+0x22>
  400662:	2300      	movs	r3, #0
		/* Increase clock divider */
		ckdiv++;
  400664:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400666:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400668:	2aff      	cmp	r2, #255	; 0xff
  40066a:	d903      	bls.n	400674 <twi_set_speed+0x24>
  40066c:	2b07      	cmp	r3, #7
  40066e:	d1f9      	bne.n	400664 <twi_set_speed+0x14>
  400670:	e000      	b.n	400674 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400672:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400674:	0211      	lsls	r1, r2, #8
  400676:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400678:	041b      	lsls	r3, r3, #16
  40067a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40067e:	430b      	orrs	r3, r1
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400680:	b2d2      	uxtb	r2, r2
  400682:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400684:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400686:	2000      	movs	r0, #0
  400688:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  40068a:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  40068c:	4770      	bx	lr
  40068e:	bf00      	nop
  400690:	00061a80 	.word	0x00061a80

00400694 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400694:	b538      	push	{r3, r4, r5, lr}
  400696:	4604      	mov	r4, r0
  400698:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  40069a:	f04f 33ff 	mov.w	r3, #4294967295
  40069e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4006a0:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4006a2:	2380      	movs	r3, #128	; 0x80
  4006a4:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4006a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4006a8:	2308      	movs	r3, #8
  4006aa:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4006ac:	2320      	movs	r3, #32
  4006ae:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4006b0:	2304      	movs	r3, #4
  4006b2:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4006b4:	6849      	ldr	r1, [r1, #4]
  4006b6:	682a      	ldr	r2, [r5, #0]
  4006b8:	4b05      	ldr	r3, [pc, #20]	; (4006d0 <twi_master_init+0x3c>)
  4006ba:	4798      	blx	r3
  4006bc:	2801      	cmp	r0, #1
  4006be:	bf14      	ite	ne
  4006c0:	2000      	movne	r0, #0
  4006c2:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4006c4:	7a6b      	ldrb	r3, [r5, #9]
  4006c6:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4006c8:	bf04      	itt	eq
  4006ca:	2340      	moveq	r3, #64	; 0x40
  4006cc:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4006ce:	bd38      	pop	{r3, r4, r5, pc}
  4006d0:	00400651 	.word	0x00400651

004006d4 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4006d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4006d8:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4006da:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4006dc:	2a00      	cmp	r2, #0
  4006de:	d048      	beq.n	400772 <twi_master_read+0x9e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4006e0:	2600      	movs	r6, #0
  4006e2:	6046      	str	r6, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4006e4:	684b      	ldr	r3, [r1, #4]
  4006e6:	021b      	lsls	r3, r3, #8
  4006e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4006ec:	f443 5480 	orr.w	r4, r3, #4096	; 0x1000
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4006f0:	7c0b      	ldrb	r3, [r1, #16]
  4006f2:	041b      	lsls	r3, r3, #16
  4006f4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4006f8:	4323      	orrs	r3, r4
  4006fa:	6043      	str	r3, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4006fc:	60c6      	str	r6, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4006fe:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400700:	b15c      	cbz	r4, 40071a <twi_master_read+0x46>
		return 0;

	val = addr[0];
  400702:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  400704:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  400706:	bfc4      	itt	gt
  400708:	784e      	ldrbgt	r6, [r1, #1]
  40070a:	ea46 2303 	orrgt.w	r3, r6, r3, lsl #8
	}
	if (len > 2) {
  40070e:	2c02      	cmp	r4, #2
  400710:	dd04      	ble.n	40071c <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  400712:	7889      	ldrb	r1, [r1, #2]
  400714:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400718:	e000      	b.n	40071c <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  40071a:	2300      	movs	r3, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40071c:	60c3      	str	r3, [r0, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40071e:	2a01      	cmp	r2, #1
  400720:	d103      	bne.n	40072a <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400722:	2303      	movs	r3, #3
  400724:	6003      	str	r3, [r0, #0]
		stop_sent = 1;
  400726:	2701      	movs	r7, #1
  400728:	e02f      	b.n	40078a <twi_master_read+0xb6>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  40072a:	2301      	movs	r3, #1
  40072c:	6003      	str	r3, [r0, #0]
		stop_sent = 0;
  40072e:	2700      	movs	r7, #0
  400730:	e02b      	b.n	40078a <twi_master_read+0xb6>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  400732:	4621      	mov	r1, r4
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400734:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  400736:	f413 7f80 	tst.w	r3, #256	; 0x100
  40073a:	d11d      	bne.n	400778 <twi_master_read+0xa4>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  40073c:	1e4c      	subs	r4, r1, #1
  40073e:	b1f1      	cbz	r1, 40077e <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400740:	2a01      	cmp	r2, #1
  400742:	d104      	bne.n	40074e <twi_master_read+0x7a>
  400744:	bb77      	cbnz	r7, 4007a4 <twi_master_read+0xd0>
			p_twi->TWI_CR = TWI_CR_STOP;
  400746:	f8c0 8000 	str.w	r8, [r0]
			stop_sent = 1;
  40074a:	4667      	mov	r7, ip
  40074c:	e02a      	b.n	4007a4 <twi_master_read+0xd0>
		}

		if (!(status & TWI_SR_RXRDY)) {
  40074e:	f013 0f02 	tst.w	r3, #2
  400752:	d005      	beq.n	400760 <twi_master_read+0x8c>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400754:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400756:	702b      	strb	r3, [r5, #0]

		cnt--;
  400758:	3a01      	subs	r2, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40075a:	3501      	adds	r5, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40075c:	4631      	mov	r1, r6
  40075e:	e000      	b.n	400762 <twi_master_read+0x8e>
  400760:	4621      	mov	r1, r4
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  400762:	2a00      	cmp	r2, #0
  400764:	d1e6      	bne.n	400734 <twi_master_read+0x60>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400766:	6a03      	ldr	r3, [r0, #32]
  400768:	f013 0f01 	tst.w	r3, #1
  40076c:	d0fb      	beq.n	400766 <twi_master_read+0x92>
	}

	p_twi->TWI_SR;
  40076e:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
  400770:	e01c      	b.n	4007ac <twi_master_read+0xd8>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400772:	f04f 0e01 	mov.w	lr, #1
  400776:	e019      	b.n	4007ac <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400778:	f04f 0e05 	mov.w	lr, #5
  40077c:	e016      	b.n	4007ac <twi_master_read+0xd8>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40077e:	f04f 0e09 	mov.w	lr, #9
  400782:	e013      	b.n	4007ac <twi_master_read+0xd8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400784:	f04f 0e05 	mov.w	lr, #5
  400788:	e010      	b.n	4007ac <twi_master_read+0xd8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40078a:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
  40078c:	f413 7e80 	ands.w	lr, r3, #256	; 0x100
  400790:	d1f8      	bne.n	400784 <twi_master_read+0xb0>
  400792:	f643 2497 	movw	r4, #14999	; 0x3a97
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400796:	f643 2698 	movw	r6, #15000	; 0x3a98
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40079a:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40079e:	f04f 0c01 	mov.w	ip, #1
  4007a2:	e7cd      	b.n	400740 <twi_master_read+0x6c>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4007a4:	f013 0f02 	tst.w	r3, #2
  4007a8:	d0c3      	beq.n	400732 <twi_master_read+0x5e>
  4007aa:	e7d3      	b.n	400754 <twi_master_read+0x80>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4007ac:	4670      	mov	r0, lr
  4007ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007b2:	bf00      	nop

004007b4 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4007b4:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4007b6:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4007b8:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4007ba:	2a00      	cmp	r2, #0
  4007bc:	d040      	beq.n	400840 <twi_master_write+0x8c>
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4007be:	b470      	push	{r4, r5, r6}
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4007c0:	2600      	movs	r6, #0
  4007c2:	605e      	str	r6, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007c4:	7c0c      	ldrb	r4, [r1, #16]
  4007c6:	0424      	lsls	r4, r4, #16
  4007c8:	f404 05fe 	and.w	r5, r4, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4007cc:	684c      	ldr	r4, [r1, #4]
  4007ce:	0224      	lsls	r4, r4, #8
  4007d0:	f404 7440 	and.w	r4, r4, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007d4:	432c      	orrs	r4, r5
  4007d6:	605c      	str	r4, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4007d8:	60de      	str	r6, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007da:	684d      	ldr	r5, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4007dc:	b15d      	cbz	r5, 4007f6 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4007de:	780c      	ldrb	r4, [r1, #0]
	if (len > 1) {
  4007e0:	2d01      	cmp	r5, #1
		val <<= 8;
		val |= addr[1];
  4007e2:	bfc4      	itt	gt
  4007e4:	784e      	ldrbgt	r6, [r1, #1]
  4007e6:	ea46 2404 	orrgt.w	r4, r6, r4, lsl #8
	}
	if (len > 2) {
  4007ea:	2d02      	cmp	r5, #2
  4007ec:	dd04      	ble.n	4007f8 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4007ee:	7889      	ldrb	r1, [r1, #2]
  4007f0:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
  4007f4:	e000      	b.n	4007f8 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4007f6:	2400      	movs	r4, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007f8:	60dc      	str	r4, [r3, #12]
  4007fa:	e00b      	b.n	400814 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4007fc:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4007fe:	f411 7f80 	tst.w	r1, #256	; 0x100
  400802:	d11f      	bne.n	400844 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400804:	f011 0f04 	tst.w	r1, #4
  400808:	d0f8      	beq.n	4007fc <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  40080a:	f810 1b01 	ldrb.w	r1, [r0], #1
  40080e:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400810:	3a01      	subs	r2, #1
  400812:	d007      	beq.n	400824 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400814:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400816:	f411 7f80 	tst.w	r1, #256	; 0x100
  40081a:	d115      	bne.n	400848 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  40081c:	f011 0f04 	tst.w	r1, #4
  400820:	d0ec      	beq.n	4007fc <twi_master_write+0x48>
  400822:	e7f2      	b.n	40080a <twi_master_write+0x56>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400824:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400826:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  40082a:	d10f      	bne.n	40084c <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  40082c:	f012 0f04 	tst.w	r2, #4
  400830:	d0f8      	beq.n	400824 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400832:	2202      	movs	r2, #2
  400834:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400836:	6a1a      	ldr	r2, [r3, #32]
  400838:	f012 0f01 	tst.w	r2, #1
  40083c:	d0fb      	beq.n	400836 <twi_master_write+0x82>
  40083e:	e006      	b.n	40084e <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400840:	2001      	movs	r0, #1

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400842:	4770      	bx	lr

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400844:	2005      	movs	r0, #5
  400846:	e002      	b.n	40084e <twi_master_write+0x9a>
  400848:	2005      	movs	r0, #5
  40084a:	e000      	b.n	40084e <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40084c:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40084e:	bc70      	pop	{r4, r5, r6}
  400850:	4770      	bx	lr
  400852:	bf00      	nop

00400854 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  400854:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  400856:	6a03      	ldr	r3, [r0, #32]
  400858:	4770      	bx	lr
  40085a:	bf00      	nop

0040085c <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
  40085c:	6a00      	ldr	r0, [r0, #32]
}
  40085e:	4770      	bx	lr

00400860 <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
  400860:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400862:	4770      	bx	lr

00400864 <twi_init>:
#define TWI_SPEED				100000//100KHZ default


/********/
void twi_init(void)
{
  400864:	b530      	push	{r4, r5, lr}
  400866:	b085      	sub	sp, #20

		
	 twi_master_options_t opt = {
  400868:	2300      	movs	r3, #0
  40086a:	9303      	str	r3, [sp, #12]
  40086c:	4b0c      	ldr	r3, [pc, #48]	; (4008a0 <twi_init+0x3c>)
  40086e:	9302      	str	r3, [sp, #8]
  400870:	2319      	movs	r3, #25
  400872:	f88d 300c 	strb.w	r3, [sp, #12]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
  400876:	ac04      	add	r4, sp, #16
  400878:	4b0a      	ldr	r3, [pc, #40]	; (4008a4 <twi_init+0x40>)
  40087a:	f844 3d0c 	str.w	r3, [r4, #-12]!
  40087e:	2013      	movs	r0, #19
  400880:	4b09      	ldr	r3, [pc, #36]	; (4008a8 <twi_init+0x44>)
  400882:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
  400884:	4d09      	ldr	r5, [pc, #36]	; (4008ac <twi_init+0x48>)
  400886:	4628      	mov	r0, r5
  400888:	4621      	mov	r1, r4
  40088a:	4b09      	ldr	r3, [pc, #36]	; (4008b0 <twi_init+0x4c>)
  40088c:	4798      	blx	r3
		 .speed = TWI_SPEED,
		 .chip  = 0x19,
	 };
	 
	twi_master_setup(TWI0, &opt);
	delay_ms(10);
  40088e:	4809      	ldr	r0, [pc, #36]	; (4008b4 <twi_init+0x50>)
  400890:	4b09      	ldr	r3, [pc, #36]	; (4008b8 <twi_init+0x54>)
  400892:	4798      	blx	r3
 //	twi_master_init(&TWI0, &opt);
 	twi_master_enable(TWI0);
  400894:	4628      	mov	r0, r5
  400896:	4b09      	ldr	r3, [pc, #36]	; (4008bc <twi_init+0x58>)
  400898:	4798      	blx	r3
}
  40089a:	b005      	add	sp, #20
  40089c:	bd30      	pop	{r4, r5, pc}
  40089e:	bf00      	nop
  4008a0:	000186a0 	.word	0x000186a0
  4008a4:	07270e00 	.word	0x07270e00
  4008a8:	004036fd 	.word	0x004036fd
  4008ac:	40018000 	.word	0x40018000
  4008b0:	00400695 	.word	0x00400695
  4008b4:	00014ed3 	.word	0x00014ed3
  4008b8:	20000001 	.word	0x20000001
  4008bc:	00400641 	.word	0x00400641

004008c0 <eic_setup>:



 void eic_setup(void)	//external inerrupt
 {	
  4008c0:	b530      	push	{r4, r5, lr}
  4008c2:	b083      	sub	sp, #12
	 
	pmc_enable_periph_clk(ID_PIOA);
  4008c4:	200b      	movs	r0, #11
  4008c6:	4b10      	ldr	r3, [pc, #64]	; (400908 <eic_setup+0x48>)
  4008c8:	4798      	blx	r3
	
	//pio_set_input(PIOA, PIO_PA17, PIO_PULLUP);
	pio_set_input(PIOA, PIO_PA18, PIO_PULLUP);
  4008ca:	4c10      	ldr	r4, [pc, #64]	; (40090c <eic_setup+0x4c>)
  4008cc:	4620      	mov	r0, r4
  4008ce:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4008d2:	2201      	movs	r2, #1
  4008d4:	4b0e      	ldr	r3, [pc, #56]	; (400910 <eic_setup+0x50>)
  4008d6:	4798      	blx	r3
	//pio_set_input(PIOA, PIO_PA24, PIO_PULLUP);
	
	pio_handler_set(PIOA, ID_PIOA, PIO_PA18, PIO_IT_RISE_EDGE, Semtech_IRQ0);
  4008d8:	4b0e      	ldr	r3, [pc, #56]	; (400914 <eic_setup+0x54>)
  4008da:	9300      	str	r3, [sp, #0]
  4008dc:	4620      	mov	r0, r4
  4008de:	210b      	movs	r1, #11
  4008e0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4008e4:	2370      	movs	r3, #112	; 0x70
  4008e6:	4d0c      	ldr	r5, [pc, #48]	; (400918 <eic_setup+0x58>)
  4008e8:	47a8      	blx	r5
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA17, PIO_IT_RISE_EDGE, Semtech_IRQ1);
	//pio_handler_set(PIOA, ID_PIOA, PIO_PA24, PIO_IT_RISE_EDGE, Semtech_IRQ2);
	
	//pio_enable_interrupt(PIOA, PIO_PA17);
	pio_enable_interrupt(PIOA, PIO_PA18);
  4008ea:	4620      	mov	r0, r4
  4008ec:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4008f0:	4b0a      	ldr	r3, [pc, #40]	; (40091c <eic_setup+0x5c>)
  4008f2:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4008f4:	4b0a      	ldr	r3, [pc, #40]	; (400920 <eic_setup+0x60>)
  4008f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008fa:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4008fc:	2200      	movs	r2, #0
  4008fe:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
	
	NVIC_EnableIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn,0);

 	
  400902:	b003      	add	sp, #12
  400904:	bd30      	pop	{r4, r5, pc}
  400906:	bf00      	nop
  400908:	004036fd 	.word	0x004036fd
  40090c:	400e0e00 	.word	0x400e0e00
  400910:	00403335 	.word	0x00403335
  400914:	004039e9 	.word	0x004039e9
  400918:	00403595 	.word	0x00403595
  40091c:	004033c1 	.word	0x004033c1
  400920:	e000e100 	.word	0xe000e100

00400924 <RX_done_LR>:



/****************************************************************************/
void RX_done_LR(RF_Queue *Semtech,short *crc)
{	
  400924:	b530      	push	{r4, r5, lr}
  400926:	b083      	sub	sp, #12
  400928:	9001      	str	r0, [sp, #4]
  40092a:	460d      	mov	r5, r1
	static double RxPacketRssiValue;
	static char RxGain = 1;
	static long RxTimeoutTimer = 0;
	static char RFBuffer[RF_BUFFER_SIZE];
	
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  40092c:	2001      	movs	r0, #1
  40092e:	4b58      	ldr	r3, [pc, #352]	; (400a90 <RX_done_LR+0x16c>)
  400930:	4798      	blx	r3
		
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR.RegIrqFlags );
  400932:	4c58      	ldr	r4, [pc, #352]	; (400a94 <RX_done_LR+0x170>)
  400934:	2012      	movs	r0, #18
  400936:	4621      	mov	r1, r4
  400938:	4b57      	ldr	r3, [pc, #348]	; (400a98 <RX_done_LR+0x174>)
  40093a:	4798      	blx	r3
	
	if( ( SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
  40093c:	7823      	ldrb	r3, [r4, #0]
  40093e:	f013 0f20 	tst.w	r3, #32
  400942:	d009      	beq.n	400958 <RX_done_LR+0x34>
	{
		// Clear Irq
		 SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK  );
  400944:	2012      	movs	r0, #18
  400946:	2120      	movs	r1, #32
  400948:	4b54      	ldr	r3, [pc, #336]	; (400a9c <RX_done_LR+0x178>)
  40094a:	4798      	blx	r3
		gpio_set_pin_high(LED0);
  40094c:	2057      	movs	r0, #87	; 0x57
  40094e:	4b54      	ldr	r3, [pc, #336]	; (400aa0 <RX_done_LR+0x17c>)
  400950:	4798      	blx	r3
		//Semtech->State = RFLR_STATE_RX_INIT;
		*crc=CRC_FALSE;
  400952:	2364      	movs	r3, #100	; 0x64
  400954:	802b      	strh	r3, [r5, #0]
  400956:	e071      	b.n	400a3c <RX_done_LR+0x118>
		//Semtech->Rssi=SX1276LoRaReadRssi();
				
	}
	else if ((SX1276LR.RegIrqFlags & RFLR_IRQFLAGS_RXDONE ) == RFLR_IRQFLAGS_RXDONE)
  400958:	f013 0f40 	tst.w	r3, #64	; 0x40
  40095c:	d06a      	beq.n	400a34 <RX_done_LR+0x110>
	{
		*crc=CRC_OK;
  40095e:	2363      	movs	r3, #99	; 0x63
  400960:	802b      	strh	r3, [r5, #0]
		SX1276Write( REG_LR_IRQFLAGS,RFLR_IRQFLAGS_RXDONE_MASK );
  400962:	2012      	movs	r0, #18
  400964:	2140      	movs	r1, #64	; 0x40
  400966:	4b4d      	ldr	r3, [pc, #308]	; (400a9c <RX_done_LR+0x178>)
  400968:	4798      	blx	r3
		gpio_toggle_pin(LED0);
  40096a:	2057      	movs	r0, #87	; 0x57
  40096c:	4b4d      	ldr	r3, [pc, #308]	; (400aa4 <RX_done_LR+0x180>)
  40096e:	4798      	blx	r3
				
		RxPacketRssiValue=SX1276LoRaReadRssi();
  400970:	4b4d      	ldr	r3, [pc, #308]	; (400aa8 <RX_done_LR+0x184>)
  400972:	4798      	blx	r3
  400974:	4b4d      	ldr	r3, [pc, #308]	; (400aac <RX_done_LR+0x188>)
  400976:	e9c3 0100 	strd	r0, r1, [r3]
		
		if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  40097a:	4b4d      	ldr	r3, [pc, #308]	; (400ab0 <RX_done_LR+0x18c>)
  40097c:	7a9b      	ldrb	r3, [r3, #10]
  40097e:	b1eb      	cbz	r3, 4009bc <RX_done_LR+0x98>
		{	
		
			SX1276LR.RegFifoAddrPtr =SX1276LR.RegFifoRxBaseAddr;;
  400980:	4b4c      	ldr	r3, [pc, #304]	; (400ab4 <RX_done_LR+0x190>)
  400982:	7bd9      	ldrb	r1, [r3, #15]
  400984:	7359      	strb	r1, [r3, #13]
			SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  400986:	200d      	movs	r0, #13
  400988:	4b44      	ldr	r3, [pc, #272]	; (400a9c <RX_done_LR+0x178>)
  40098a:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  40098c:	4b48      	ldr	r3, [pc, #288]	; (400ab0 <RX_done_LR+0x18c>)
  40098e:	7a5b      	ldrb	r3, [r3, #9]
  400990:	b143      	cbz	r3, 4009a4 <RX_done_LR+0x80>
			{	
				RxPacketSize = SX1276LR.RegPayloadLength;
  400992:	4b48      	ldr	r3, [pc, #288]	; (400ab4 <RX_done_LR+0x190>)
  400994:	f893 1022 	ldrb.w	r1, [r3, #34]	; 0x22
  400998:	4b47      	ldr	r3, [pc, #284]	; (400ab8 <RX_done_LR+0x194>)
  40099a:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength 
  40099c:	4847      	ldr	r0, [pc, #284]	; (400abc <RX_done_LR+0x198>)
  40099e:	4b48      	ldr	r3, [pc, #288]	; (400ac0 <RX_done_LR+0x19c>)
  4009a0:	4798      	blx	r3
  4009a2:	e038      	b.n	400a16 <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );	//Nuber of recieved bytes
  4009a4:	4c47      	ldr	r4, [pc, #284]	; (400ac4 <RX_done_LR+0x1a0>)
  4009a6:	2013      	movs	r0, #19
  4009a8:	4621      	mov	r1, r4
  4009aa:	4b3b      	ldr	r3, [pc, #236]	; (400a98 <RX_done_LR+0x174>)
  4009ac:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  4009ae:	7821      	ldrb	r1, [r4, #0]
  4009b0:	4b41      	ldr	r3, [pc, #260]	; (400ab8 <RX_done_LR+0x194>)
  4009b2:	8019      	strh	r1, [r3, #0]
				SX1276ReadFifo( RFBuffer, RxPacketSize); //
  4009b4:	4841      	ldr	r0, [pc, #260]	; (400abc <RX_done_LR+0x198>)
  4009b6:	4b42      	ldr	r3, [pc, #264]	; (400ac0 <RX_done_LR+0x19c>)
  4009b8:	4798      	blx	r3
  4009ba:	e02c      	b.n	400a16 <RX_done_LR+0xf2>
			}
		}
		else // Rx continuous mode
		{	
			SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR.RegFifoRxCurrentAddr );
  4009bc:	2010      	movs	r0, #16
  4009be:	4942      	ldr	r1, [pc, #264]	; (400ac8 <RX_done_LR+0x1a4>)
  4009c0:	4b35      	ldr	r3, [pc, #212]	; (400a98 <RX_done_LR+0x174>)
  4009c2:	4798      	blx	r3

			if( LoRaSettings.ImplicitHeaderOn == true )
  4009c4:	4b3a      	ldr	r3, [pc, #232]	; (400ab0 <RX_done_LR+0x18c>)
  4009c6:	7a5b      	ldrb	r3, [r3, #9]
  4009c8:	b18b      	cbz	r3, 4009ee <RX_done_LR+0xca>
			{
				RxPacketSize = SX1276LR.RegPayloadLength;
  4009ca:	4c3a      	ldr	r4, [pc, #232]	; (400ab4 <RX_done_LR+0x190>)
  4009cc:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  4009d0:	4b39      	ldr	r3, [pc, #228]	; (400ab8 <RX_done_LR+0x194>)
  4009d2:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegPayloadLength;
  4009d4:	7c23      	ldrb	r3, [r4, #16]
  4009d6:	1a59      	subs	r1, r3, r1
  4009d8:	b2c9      	uxtb	r1, r1
  4009da:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  4009dc:	200d      	movs	r0, #13
  4009de:	4b2f      	ldr	r3, [pc, #188]	; (400a9c <RX_done_LR+0x178>)
  4009e0:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegPayloadLength );
  4009e2:	4836      	ldr	r0, [pc, #216]	; (400abc <RX_done_LR+0x198>)
  4009e4:	f894 1022 	ldrb.w	r1, [r4, #34]	; 0x22
  4009e8:	4b35      	ldr	r3, [pc, #212]	; (400ac0 <RX_done_LR+0x19c>)
  4009ea:	4798      	blx	r3
  4009ec:	e013      	b.n	400a16 <RX_done_LR+0xf2>
			}
			else
			{
				SX1276Read( REG_LR_NBRXBYTES, &SX1276LR.RegNbRxBytes );
  4009ee:	4c35      	ldr	r4, [pc, #212]	; (400ac4 <RX_done_LR+0x1a0>)
  4009f0:	2013      	movs	r0, #19
  4009f2:	4621      	mov	r1, r4
  4009f4:	4b28      	ldr	r3, [pc, #160]	; (400a98 <RX_done_LR+0x174>)
  4009f6:	4798      	blx	r3
				RxPacketSize = SX1276LR.RegNbRxBytes;
  4009f8:	f814 1913 	ldrb.w	r1, [r4], #-19
  4009fc:	4b2e      	ldr	r3, [pc, #184]	; (400ab8 <RX_done_LR+0x194>)
  4009fe:	8019      	strh	r1, [r3, #0]
				SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxCurrentAddr - SX1276LR.RegNbRxBytes;
  400a00:	7c23      	ldrb	r3, [r4, #16]
  400a02:	1a59      	subs	r1, r3, r1
  400a04:	b2c9      	uxtb	r1, r1
  400a06:	7361      	strb	r1, [r4, #13]
				SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  400a08:	200d      	movs	r0, #13
  400a0a:	4b24      	ldr	r3, [pc, #144]	; (400a9c <RX_done_LR+0x178>)
  400a0c:	4798      	blx	r3
				SX1276ReadFifo( RFBuffer, SX1276LR.RegNbRxBytes );
  400a0e:	482b      	ldr	r0, [pc, #172]	; (400abc <RX_done_LR+0x198>)
  400a10:	7ce1      	ldrb	r1, [r4, #19]
  400a12:	4b2b      	ldr	r3, [pc, #172]	; (400ac0 <RX_done_LR+0x19c>)
  400a14:	4798      	blx	r3
			}
		}
	
	
		RFBuffer[RxPacketSize+1]=0;
  400a16:	4b28      	ldr	r3, [pc, #160]	; (400ab8 <RX_done_LR+0x194>)
  400a18:	f9b3 3000 	ldrsh.w	r3, [r3]
  400a1c:	4a27      	ldr	r2, [pc, #156]	; (400abc <RX_done_LR+0x198>)
  400a1e:	4413      	add	r3, r2
  400a20:	2200      	movs	r2, #0
  400a22:	705a      	strb	r2, [r3, #1]
		
		Semtech->Rssi=RxPacketRssiValue;
  400a24:	9c01      	ldr	r4, [sp, #4]
  400a26:	4b21      	ldr	r3, [pc, #132]	; (400aac <RX_done_LR+0x188>)
  400a28:	e9d3 0100 	ldrd	r0, r1, [r3]
  400a2c:	4b27      	ldr	r3, [pc, #156]	; (400acc <RX_done_LR+0x1a8>)
  400a2e:	4798      	blx	r3
  400a30:	8020      	strh	r0, [r4, #0]
  400a32:	e003      	b.n	400a3c <RX_done_LR+0x118>
		
	
	//Clear all irqs in SEMTECH
	}else
	{
		SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  400a34:	2012      	movs	r0, #18
  400a36:	21ff      	movs	r1, #255	; 0xff
  400a38:	4b18      	ldr	r3, [pc, #96]	; (400a9c <RX_done_LR+0x178>)
  400a3a:	4798      	blx	r3
	//	RxPacketSize = SX1276LR.RegPayloadLength;
	//	SX1276ReadFifo( RFBuffer,RxPacketSize); //SX1276LR->RegPayloadLength 
			
	}
	
	SX1276Read(0xC,&Semtech->AGC);
  400a3c:	200c      	movs	r0, #12
  400a3e:	9901      	ldr	r1, [sp, #4]
  400a40:	f501 7181 	add.w	r1, r1, #258	; 0x102
  400a44:	4b14      	ldr	r3, [pc, #80]	; (400a98 <RX_done_LR+0x174>)
  400a46:	4798      	blx	r3
	Semtech->AGC>>=5;
  400a48:	9a01      	ldr	r2, [sp, #4]
  400a4a:	f892 3102 	ldrb.w	r3, [r2, #258]	; 0x102
  400a4e:	095b      	lsrs	r3, r3, #5
  400a50:	f882 3102 	strb.w	r3, [r2, #258]	; 0x102
  400a54:	4c19      	ldr	r4, [pc, #100]	; (400abc <RX_done_LR+0x198>)
  400a56:	f104 05ff 	add.w	r5, r4, #255	; 0xff
  400a5a:	4623      	mov	r3, r4
  400a5c:	1b1a      	subs	r2, r3, r4
		
	for (char i=0;i<255;i++)
	{
		Semtech->Buffer[i]=RFBuffer[i];
  400a5e:	f813 1b01 	ldrb.w	r1, [r3], #1
  400a62:	9801      	ldr	r0, [sp, #4]
  400a64:	4402      	add	r2, r0
  400a66:	7091      	strb	r1, [r2, #2]
	}
	
	SX1276Read(0xC,&Semtech->AGC);
	Semtech->AGC>>=5;
		
	for (char i=0;i<255;i++)
  400a68:	42ab      	cmp	r3, r5
  400a6a:	d1f7      	bne.n	400a5c <RX_done_LR+0x138>
	{
		Semtech->Buffer[i]=RFBuffer[i];
	}
	
	Semtech->Stat.Data_State=RFLR_STATE_RX_INIT;
  400a6c:	a902      	add	r1, sp, #8
  400a6e:	f851 3d04 	ldr.w	r3, [r1, #-4]!
  400a72:	2201      	movs	r2, #1
  400a74:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
	Semtech->Stat.Cmd=STAY_IN_STATE;
  400a78:	22cb      	movs	r2, #203	; 0xcb
  400a7a:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	if(xQueueSend(Queue_RF_Task,&Semtech,5000)!=pdPASS)
  400a7e:	4b14      	ldr	r3, [pc, #80]	; (400ad0 <RX_done_LR+0x1ac>)
  400a80:	6818      	ldr	r0, [r3, #0]
  400a82:	f241 3288 	movw	r2, #5000	; 0x1388
  400a86:	2300      	movs	r3, #0
  400a88:	4c12      	ldr	r4, [pc, #72]	; (400ad4 <RX_done_LR+0x1b0>)
  400a8a:	47a0      	blx	r4
	}
	
//	NVIC_EnableIRQ(GPS_IRQ);
	
	
}
  400a8c:	b003      	add	sp, #12
  400a8e:	bd30      	pop	{r4, r5, pc}
  400a90:	004012c9 	.word	0x004012c9
  400a94:	2000b0d6 	.word	0x2000b0d6
  400a98:	004011d9 	.word	0x004011d9
  400a9c:	00401175 	.word	0x00401175
  400aa0:	004033d1 	.word	0x004033d1
  400aa4:	004033e9 	.word	0x004033e9
  400aa8:	00401415 	.word	0x00401415
  400aac:	20000a08 	.word	0x20000a08
  400ab0:	20000010 	.word	0x20000010
  400ab4:	2000b0c4 	.word	0x2000b0c4
  400ab8:	20000904 	.word	0x20000904
  400abc:	20000908 	.word	0x20000908
  400ac0:	004011fd 	.word	0x004011fd
  400ac4:	2000b0d7 	.word	0x2000b0d7
  400ac8:	2000b0d4 	.word	0x2000b0d4
  400acc:	0040440d 	.word	0x0040440d
  400ad0:	2000b13c 	.word	0x2000b13c
  400ad4:	00401fa9 	.word	0x00401fa9

00400ad8 <Start_RX_LR>:
/************************************************************************/

void Start_RX_LR(void)
{	
  400ad8:	b570      	push	{r4, r5, r6, lr}
	
	static uint8_t RFBuffer[RF_BUFFER_SIZE];
	//RF_STAT Semtech;
	
	/* Clear all Flags IRQ */
	SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  400ada:	2012      	movs	r0, #18
  400adc:	21ff      	movs	r1, #255	; 0xff
  400ade:	4e16      	ldr	r6, [pc, #88]	; (400b38 <Start_RX_LR+0x60>)
  400ae0:	47b0      	blx	r6


	SX1276LR.RegIrqFlagsMask = 	
  400ae2:	4c16      	ldr	r4, [pc, #88]	; (400b3c <Start_RX_LR+0x64>)
  400ae4:	219f      	movs	r1, #159	; 0x9f
  400ae6:	7461      	strb	r1, [r4, #17]
	RFLR_IRQFLAGS_TXDONE |
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	RFLR_IRQFLAGS_CADDETECTED;
	 
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  400ae8:	2011      	movs	r0, #17
  400aea:	47b0      	blx	r6

	SX1276LR.RegHopPeriod = 0;	//Datasheet says 0 ... nebo stara verze 255?
  400aec:	2500      	movs	r5, #0
  400aee:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );
  400af2:	2024      	movs	r0, #36	; 0x24
  400af4:	4629      	mov	r1, r5
  400af6:	47b0      	blx	r6
	 								// RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00;// | 
  400af8:	f884 503f 	strb.w	r5, [r4, #63]	; 0x3f
								//RFLR_DIOMAPPING1_DIO1_00;// | 	//RXTimeout
								// RFLR_DIOMAPPING1_DIO2_00 | 
								// RFLR_DIOMAPPING1_DIO3_10; //CRC error
								// CadDetected               ModeReady
	SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  400afc:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  400b00:	2040      	movs	r0, #64	; 0x40
  400b02:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  400b06:	2202      	movs	r2, #2
  400b08:	4b0d      	ldr	r3, [pc, #52]	; (400b40 <Start_RX_LR+0x68>)
  400b0a:	4798      	blx	r3

// 	 // see errata note
 	//SX1276Write( 0x2F, 0x14 );
	SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  400b0c:	4d0d      	ldr	r5, [pc, #52]	; (400b44 <Start_RX_LR+0x6c>)
  400b0e:	7e28      	ldrb	r0, [r5, #24]
  400b10:	4621      	mov	r1, r4
  400b12:	4b0d      	ldr	r3, [pc, #52]	; (400b48 <Start_RX_LR+0x70>)
  400b14:	4798      	blx	r3
	 
	 if( LoRaSettings.RxSingleOn == true ) // Rx single mode
  400b16:	7aab      	ldrb	r3, [r5, #10]
  400b18:	b11b      	cbz	r3, 400b22 <Start_RX_LR+0x4a>
	 {
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
  400b1a:	2006      	movs	r0, #6
  400b1c:	4b0b      	ldr	r3, [pc, #44]	; (400b4c <Start_RX_LR+0x74>)
  400b1e:	4798      	blx	r3
  400b20:	bd70      	pop	{r4, r5, r6, pc}
	 }
	 else // Rx continuous mode
	 {
		 SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoRxBaseAddr;
  400b22:	4b06      	ldr	r3, [pc, #24]	; (400b3c <Start_RX_LR+0x64>)
  400b24:	7bd9      	ldrb	r1, [r3, #15]
  400b26:	7359      	strb	r1, [r3, #13]
		 SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  400b28:	200d      	movs	r0, #13
  400b2a:	4b03      	ldr	r3, [pc, #12]	; (400b38 <Start_RX_LR+0x60>)
  400b2c:	4798      	blx	r3
		 
		 SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
  400b2e:	2005      	movs	r0, #5
  400b30:	4b06      	ldr	r3, [pc, #24]	; (400b4c <Start_RX_LR+0x74>)
  400b32:	4798      	blx	r3
  400b34:	bd70      	pop	{r4, r5, r6, pc}
  400b36:	bf00      	nop
  400b38:	00401175 	.word	0x00401175
  400b3c:	2000b0c4 	.word	0x2000b0c4
  400b40:	0040112d 	.word	0x0040112d
  400b44:	20000010 	.word	0x20000010
  400b48:	00401095 	.word	0x00401095
  400b4c:	004012c9 	.word	0x004012c9

00400b50 <Send_data_LR>:
		
}

/************************************************************************/
void Send_data_LR(uint8_t *data,uint8_t Length)
{
  400b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400b54:	4681      	mov	r9, r0
  400b56:	460f      	mov	r7, r1
	uint8_t Temp=0;
	uint16_t Timeout=2600;	// u kzadeho oboju musi byt jinak ?!?!?
				
	// see errata note
	//SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  400b58:	2001      	movs	r0, #1
  400b5a:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400bc8 <Send_data_LR+0x78>
  400b5e:	47c0      	blx	r8
	
// 	SX1276Read(REG_LR_IRQFLAGSMASK,&Temp);
 //	SX1276Write( REG_LR_IRQFLAGS, 0xFF  );
	
	SX1276LR.RegIrqFlagsMask =
  400b60:	4c15      	ldr	r4, [pc, #84]	; (400bb8 <Send_data_LR+0x68>)
  400b62:	23f7      	movs	r3, #247	; 0xf7
  400b64:	7463      	strb	r3, [r4, #17]
	RFLR_IRQFLAGS_CADDONE |
	RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL
	|RFLR_IRQFLAGS_CADDETECTED
	;
	
	SX1276LR.RegHopPeriod = 0;
  400b66:	2500      	movs	r5, #0
  400b68:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	
	SX1276Write(REG_LR_HOPPERIOD, SX1276LR.RegHopPeriod );	//0x1C
  400b6c:	2024      	movs	r0, #36	; 0x24
  400b6e:	4629      	mov	r1, r5
  400b70:	4e12      	ldr	r6, [pc, #72]	; (400bbc <Send_data_LR+0x6c>)
  400b72:	47b0      	blx	r6
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR.RegIrqFlagsMask );
  400b74:	2011      	movs	r0, #17
  400b76:	7c61      	ldrb	r1, [r4, #17]
  400b78:	47b0      	blx	r6

	// Initializes the payload size
	SX1276LR.RegPayloadLength = Length;
  400b7a:	f884 7022 	strb.w	r7, [r4, #34]	; 0x22
	SX1276Write(REG_LR_PAYLOADLENGTH, SX1276LR.RegPayloadLength );	//0x17
  400b7e:	2022      	movs	r0, #34	; 0x22
  400b80:	4639      	mov	r1, r7
  400b82:	47b0      	blx	r6
	
	SX1276LR.RegFifoTxBaseAddr = 0x00; // Full buffer used for Tx
  400b84:	73a5      	strb	r5, [r4, #14]
	SX1276Write( REG_LR_FIFOTXBASEADDR, SX1276LR.RegFifoTxBaseAddr );
  400b86:	200e      	movs	r0, #14
  400b88:	4629      	mov	r1, r5
  400b8a:	47b0      	blx	r6

	SX1276LR.RegFifoAddrPtr = SX1276LR.RegFifoTxBaseAddr;
  400b8c:	7ba1      	ldrb	r1, [r4, #14]
  400b8e:	7361      	strb	r1, [r4, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR.RegFifoAddrPtr );
  400b90:	200d      	movs	r0, #13
  400b92:	47b0      	blx	r6
	
	// Write payload buffer to LORA modem
	SX1276WriteFifo(data,Length);
  400b94:	4648      	mov	r0, r9
  400b96:	4639      	mov	r1, r7
  400b98:	4b09      	ldr	r3, [pc, #36]	; (400bc0 <Send_data_LR+0x70>)
  400b9a:	4798      	blx	r3
	
	///TX done						//CAD DONE							//Detected CAD
	SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_01;// | RFLR_DIOMAPPING1_DIO0_10 |RFLR_DIOMAPPING1_DIO1_10 ;//| RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_01;
  400b9c:	2040      	movs	r0, #64	; 0x40
  400b9e:	f884 003f 	strb.w	r0, [r4, #63]	; 0x3f
	// PllLock              Mode Ready
	SX1276LR.RegDioMapping2 = 0;//RFLR_DIOMAPPING2_DIO4_01 | RFLR_DIOMAPPING2_DIO5_00;
  400ba2:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  400ba6:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  400baa:	2202      	movs	r2, #2
  400bac:	4b05      	ldr	r3, [pc, #20]	; (400bc4 <Send_data_LR+0x74>)
  400bae:	4798      	blx	r3

	
	SX1276LoRaSetOpMode( RFLR_OPMODE_TRANSMITTER );
  400bb0:	2003      	movs	r0, #3
  400bb2:	47c0      	blx	r8
  400bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400bb8:	2000b0c4 	.word	0x2000b0c4
  400bbc:	00401175 	.word	0x00401175
  400bc0:	004011e9 	.word	0x004011e9
  400bc4:	0040112d 	.word	0x0040112d
  400bc8:	004012c9 	.word	0x004012c9

00400bcc <Check_status>:
{
	uint8_t Temp;
	RF_Queue Semtech;
		
		
		if (Line==0)
  400bcc:	b180      	cbz	r0, 400bf0 <Check_status+0x24>
	
}
/**************************************************************************/

uint8_t Check_status(char Line)
{
  400bce:	b508      	push	{r3, lr}
		if (Line==0)
		{
			//SX1276Write( 0x12, RFLR_IRQFLAGS_RXDONE_MASK);
			return	RFLR_STATE_TX_DONE;
			 
		}else if(Line==1)
  400bd0:	2801      	cmp	r0, #1
  400bd2:	d105      	bne.n	400be0 <Check_status+0x14>
		{
			 SX1276Write( 0x12, RFLR_IRQFLAGS_RXTIMEOUT_MASK);//
  400bd4:	2012      	movs	r0, #18
  400bd6:	2180      	movs	r1, #128	; 0x80
  400bd8:	4b07      	ldr	r3, [pc, #28]	; (400bf8 <Check_status+0x2c>)
  400bda:	4798      	blx	r3
			 return	RFLR_STATE_RX_TIMEOUT;
  400bdc:	2007      	movs	r0, #7
  400bde:	bd08      	pop	{r3, pc}
			 
		}else if(Line==2)
  400be0:	2802      	cmp	r0, #2
  400be2:	d107      	bne.n	400bf4 <Check_status+0x28>
		{
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
  400be4:	2012      	movs	r0, #18
  400be6:	2120      	movs	r1, #32
  400be8:	4b03      	ldr	r3, [pc, #12]	; (400bf8 <Check_status+0x2c>)
  400bea:	4798      	blx	r3
			return RFLR_STATE_CRC_ERROR;
  400bec:	200a      	movs	r0, #10
  400bee:	bd08      	pop	{r3, pc}
		
		
		if (Line==0)
		{
			//SX1276Write( 0x12, RFLR_IRQFLAGS_RXDONE_MASK);
			return	RFLR_STATE_TX_DONE;
  400bf0:	2006      	movs	r0, #6
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
		}
	
}
  400bf2:	4770      	bx	lr
			SX1276Write( 0x12,RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK);
			return RFLR_STATE_CRC_ERROR;
		}else
		{
		 	//SX1276Write( 0x12, 0);
		 	return 0x66;
  400bf4:	2066      	movs	r0, #102	; 0x66
		}
	
}
  400bf6:	bd08      	pop	{r3, pc}
  400bf8:	00401175 	.word	0x00401175

00400bfc <Rf_mode>:

void Rf_mode(RF_Queue *Sem_in)
{	
  400bfc:	b510      	push	{r4, lr}
  400bfe:	b0c4      	sub	sp, #272	; 0x110
	RF_Queue Semtech;
	short Valid_packet=0;
  400c00:	2300      	movs	r3, #0
  400c02:	f8ad 3006 	strh.w	r3, [sp, #6]
	static uint8_t TX_READY=1;

	switch (Sem_in->Stat.Data_State)
  400c06:	f9b0 3106 	ldrsh.w	r3, [r0, #262]	; 0x106
  400c0a:	3b01      	subs	r3, #1
  400c0c:	2b0a      	cmp	r3, #10
  400c0e:	d85e      	bhi.n	400cce <Rf_mode+0xd2>
  400c10:	e8df f003 	tbb	[pc, r3]
  400c14:	4a185d15 	.word	0x4a185d15
  400c18:	5d2c5d5d 	.word	0x5d2c5d5d
  400c1c:	3b5d      	.short	0x3b5d
  400c1e:	06          	.byte	0x06
  400c1f:	00          	.byte	0x00
			

			break;
		
		case RFLR_STATE_ERROR:
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  400c20:	2301      	movs	r3, #1
  400c22:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			Semtech.Stat.Cmd=STAY_IN_STATE;			
  400c26:	23cb      	movs	r3, #203	; 0xcb
  400c28:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			xQueueSend(Queue_RF_Task,&Semtech,3000);
  400c2c:	4b29      	ldr	r3, [pc, #164]	; (400cd4 <Rf_mode+0xd8>)
  400c2e:	6818      	ldr	r0, [r3, #0]
  400c30:	a902      	add	r1, sp, #8
  400c32:	f640 32b8 	movw	r2, #3000	; 0xbb8
  400c36:	2300      	movs	r3, #0
  400c38:	4c27      	ldr	r4, [pc, #156]	; (400cd8 <Rf_mode+0xdc>)
  400c3a:	47a0      	blx	r4
		
			break;
  400c3c:	e047      	b.n	400cce <Rf_mode+0xd2>
		
		case RFLR_STATE_RX_INIT:
			#ifdef LORA
				Start_RX_LR();
  400c3e:	4b27      	ldr	r3, [pc, #156]	; (400cdc <Rf_mode+0xe0>)
  400c40:	4798      	blx	r3
				
			#else
				Start_RX_FSK();
			#endif
			
			break;
  400c42:	e044      	b.n	400cce <Rf_mode+0xd2>
			break;
		
		case RFLR_STATE_RX_DONE:
			
			#ifdef LORA
					RX_done_LR(&Semtech,&Valid_packet);
  400c44:	a802      	add	r0, sp, #8
  400c46:	f10d 0106 	add.w	r1, sp, #6
  400c4a:	4b25      	ldr	r3, [pc, #148]	; (400ce0 <Rf_mode+0xe4>)
  400c4c:	4798      	blx	r3
			if (Valid_packet==CRC_OK)
			{
											
			}
		
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  400c4e:	2301      	movs	r3, #1
  400c50:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			Semtech.Stat.Cmd=STAY_IN_STATE;
  400c54:	23cb      	movs	r3, #203	; 0xcb
  400c56:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  400c5a:	4b1e      	ldr	r3, [pc, #120]	; (400cd4 <Rf_mode+0xd8>)
  400c5c:	6818      	ldr	r0, [r3, #0]
  400c5e:	a902      	add	r1, sp, #8
  400c60:	f242 7210 	movw	r2, #10000	; 0x2710
  400c64:	2300      	movs	r3, #0
  400c66:	4c1c      	ldr	r4, [pc, #112]	; (400cd8 <Rf_mode+0xdc>)
  400c68:	47a0      	blx	r4
  400c6a:	e030      	b.n	400cce <Rf_mode+0xd2>
		
			break;
		
		case RFLR_STATE_RX_TIMEOUT:
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  400c6c:	23cb      	movs	r3, #203	; 0xcb
  400c6e:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  400c72:	2301      	movs	r3, #1
  400c74:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  400c78:	4b16      	ldr	r3, [pc, #88]	; (400cd4 <Rf_mode+0xd8>)
  400c7a:	6818      	ldr	r0, [r3, #0]
  400c7c:	a902      	add	r1, sp, #8
  400c7e:	f242 7210 	movw	r2, #10000	; 0x2710
  400c82:	2300      	movs	r3, #0
  400c84:	4c14      	ldr	r4, [pc, #80]	; (400cd8 <Rf_mode+0xdc>)
  400c86:	47a0      	blx	r4
			{
				
			}
			
			break;
  400c88:	e021      	b.n	400cce <Rf_mode+0xd2>
		
		case RFLR_STATE_CRC_ERROR:	//nepouito
		
			Semtech.Stat.Cmd=STAY_IN_STATE;
  400c8a:	23cb      	movs	r3, #203	; 0xcb
  400c8c:	f8ad 310c 	strh.w	r3, [sp, #268]	; 0x10c
			Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
  400c90:	2301      	movs	r3, #1
  400c92:	f8ad 310e 	strh.w	r3, [sp, #270]	; 0x10e
			if(xQueueSend(Queue_RF_Task,&Semtech,10000)!=pdPASS)
  400c96:	4b0f      	ldr	r3, [pc, #60]	; (400cd4 <Rf_mode+0xd8>)
  400c98:	6818      	ldr	r0, [r3, #0]
  400c9a:	a902      	add	r1, sp, #8
  400c9c:	f242 7210 	movw	r2, #10000	; 0x2710
  400ca0:	2300      	movs	r3, #0
  400ca2:	4c0d      	ldr	r4, [pc, #52]	; (400cd8 <Rf_mode+0xdc>)
  400ca4:	47a0      	blx	r4
			{
				
			}
			break;
  400ca6:	e012      	b.n	400cce <Rf_mode+0xd2>
		
		case RFLR_STATE_TX_INIT:
			
			#ifdef LORA
				Send_data_LR(Sem_in->Buffer,LoRaSettings.PayloadLength);
  400ca8:	3002      	adds	r0, #2
  400caa:	4b0e      	ldr	r3, [pc, #56]	; (400ce4 <Rf_mode+0xe8>)
  400cac:	7e19      	ldrb	r1, [r3, #24]
  400cae:	4b0e      	ldr	r3, [pc, #56]	; (400ce8 <Rf_mode+0xec>)
  400cb0:	4798      	blx	r3
			#else
				#error "NO LORA or FSK Defined"
				
			#endif
			
			vTaskSuspend(Sx1276_id);
  400cb2:	4b0e      	ldr	r3, [pc, #56]	; (400cec <Rf_mode+0xf0>)
  400cb4:	6818      	ldr	r0, [r3, #0]
  400cb6:	4b0e      	ldr	r3, [pc, #56]	; (400cf0 <Rf_mode+0xf4>)
  400cb8:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );	
  400cba:	2012      	movs	r0, #18
  400cbc:	2108      	movs	r1, #8
  400cbe:	4c0d      	ldr	r4, [pc, #52]	; (400cf4 <Rf_mode+0xf8>)
  400cc0:	47a0      	blx	r4
			// optimize the power consumption by switching off the transmitter as soon as the packet has been sent
			SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY);
  400cc2:	2001      	movs	r0, #1
  400cc4:	4b0c      	ldr	r3, [pc, #48]	; (400cf8 <Rf_mode+0xfc>)
  400cc6:	4798      	blx	r3
			SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE  );
  400cc8:	2012      	movs	r0, #18
  400cca:	2108      	movs	r1, #8
  400ccc:	47a0      	blx	r4
		
		
		default:
			break;
	}
}
  400cce:	b044      	add	sp, #272	; 0x110
  400cd0:	bd10      	pop	{r4, pc}
  400cd2:	bf00      	nop
  400cd4:	2000b13c 	.word	0x2000b13c
  400cd8:	00401fa9 	.word	0x00401fa9
  400cdc:	00400ad9 	.word	0x00400ad9
  400ce0:	00400925 	.word	0x00400925
  400ce4:	20000010 	.word	0x20000010
  400ce8:	00400b51 	.word	0x00400b51
  400cec:	2000b138 	.word	0x2000b138
  400cf0:	00402a69 	.word	0x00402a69
  400cf4:	00401175 	.word	0x00401175
  400cf8:	004012c9 	.word	0x004012c9

00400cfc <RF_Task>:

/**************************************************************************/
void RF_Task(void *pvParameters)
{
  400cfc:	b570      	push	{r4, r5, r6, lr}
  400cfe:	b0c2      	sub	sp, #264	; 0x108
//  	Semtech.Stat.Data_State=RFLR_STATE_RX_INIT;
//  	Semtech.Stat.Cmd=STAY_IN_STATE;
//  	xQueueSend(Queue_RF_Task,&Semtech,portMAX_DELAY);
 	
	portTickType LastWakeTime;
	LastWakeTime=xTaskGetTickCount();
  400d00:	4b2c      	ldr	r3, [pc, #176]	; (400db4 <RF_Task+0xb8>)
  400d02:	4798      	blx	r3
	 
	taskENTER_CRITICAL();
  400d04:	4b2c      	ldr	r3, [pc, #176]	; (400db8 <RF_Task+0xbc>)
  400d06:	4798      	blx	r3
	SX1276Init();
  400d08:	4b2c      	ldr	r3, [pc, #176]	; (400dbc <RF_Task+0xc0>)
  400d0a:	4798      	blx	r3
 	delay_ms(1);
  400d0c:	f242 107c 	movw	r0, #8572	; 0x217c
  400d10:	4b2b      	ldr	r3, [pc, #172]	; (400dc0 <RF_Task+0xc4>)
  400d12:	4798      	blx	r3
	taskEXIT_CRITICAL();
  400d14:	4b2b      	ldr	r3, [pc, #172]	; (400dc4 <RF_Task+0xc8>)
  400d16:	4798      	blx	r3
	
	eic_setup();		
  400d18:	4b2b      	ldr	r3, [pc, #172]	; (400dc8 <RF_Task+0xcc>)
  400d1a:	4798      	blx	r3
// 	vSemaphoreCreateBinary(Lights_RF_Busy);
// 	xSemaphoreTake(Lights_RF_Busy,0);
	cpu_irq_enable();
  400d1c:	2201      	movs	r2, #1
  400d1e:	4b2b      	ldr	r3, [pc, #172]	; (400dcc <RF_Task+0xd0>)
  400d20:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400d22:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400d26:	b662      	cpsie	i
	Semtech.Stat.Cmd=STAY_IN_STATE;
  400d28:	23cb      	movs	r3, #203	; 0xcb
  400d2a:	f8ad 3104 	strh.w	r3, [sp, #260]	; 0x104
	Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  400d2e:	2304      	movs	r3, #4
  400d30:	f8ad 3106 	strh.w	r3, [sp, #262]	; 0x106
	
	/* Fill a buffer */
	Semtech.Buffer[0]=0xAA;
  400d34:	23aa      	movs	r3, #170	; 0xaa
  400d36:	f88d 3002 	strb.w	r3, [sp, #2]
	Semtech.Buffer[1]=0xAB;
  400d3a:	23ab      	movs	r3, #171	; 0xab
  400d3c:	f88d 3003 	strb.w	r3, [sp, #3]
	Semtech.Buffer[1]=0xAB;
	Semtech.Buffer[2]=0xAD;
  400d40:	23ad      	movs	r3, #173	; 0xad
  400d42:	f88d 3004 	strb.w	r3, [sp, #4]
	Semtech.Buffer[3]=0xAE;
  400d46:	23ae      	movs	r3, #174	; 0xae
  400d48:	f88d 3005 	strb.w	r3, [sp, #5]
	Semtech.Buffer[5]=0xAF;
  400d4c:	23af      	movs	r3, #175	; 0xaf
  400d4e:	f88d 3007 	strb.w	r3, [sp, #7]
		//delay_ms(2000);
// 		gpio_toggle_pin(LED0_GPIO);
// 		vTaskDelay(500/portTICK_RATE_MS);
		
		
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  400d52:	4d1f      	ldr	r5, [pc, #124]	; (400dd0 <RF_Task+0xd4>)
  400d54:	4c1f      	ldr	r4, [pc, #124]	; (400dd4 <RF_Task+0xd8>)
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
			{
				Rf_mode(&Semtech);
  400d56:	4e20      	ldr	r6, [pc, #128]	; (400dd8 <RF_Task+0xdc>)
		//delay_ms(2000);
// 		gpio_toggle_pin(LED0_GPIO);
// 		vTaskDelay(500/portTICK_RATE_MS);
		
		
  		if(xQueueReceive(Queue_RF_Task,&Semtech,portMAX_DELAY)==pdPASS)
  400d58:	6828      	ldr	r0, [r5, #0]
  400d5a:	4669      	mov	r1, sp
  400d5c:	f04f 32ff 	mov.w	r2, #4294967295
  400d60:	2300      	movs	r3, #0
  400d62:	47a0      	blx	r4
  400d64:	2801      	cmp	r0, #1
  400d66:	d1f7      	bne.n	400d58 <RF_Task+0x5c>
		{
								
			if (Semtech.Stat.Cmd==CHANGE_STATE)
  400d68:	f8bd 3104 	ldrh.w	r3, [sp, #260]	; 0x104
  400d6c:	b21a      	sxth	r2, r3
  400d6e:	2aca      	cmp	r2, #202	; 0xca
  400d70:	d11a      	bne.n	400da8 <RF_Task+0xac>
			{
				if (Semtech.Stat.Data_State==STATE_OFF)
  400d72:	f8bd 3106 	ldrh.w	r3, [sp, #262]	; 0x106
  400d76:	b21a      	sxth	r2, r3
  400d78:	2ac9      	cmp	r2, #201	; 0xc9
  400d7a:	d107      	bne.n	400d8c <RF_Task+0x90>
				{
					SX1276Write( REG_LR_IRQFLAGS, 0xFF );
  400d7c:	2012      	movs	r0, #18
  400d7e:	21ff      	movs	r1, #255	; 0xff
  400d80:	4b16      	ldr	r3, [pc, #88]	; (400ddc <RF_Task+0xe0>)
  400d82:	4798      	blx	r3
					SX1276LoRaSetOpMode(RFLR_OPMODE_SLEEP);
  400d84:	2000      	movs	r0, #0
  400d86:	4b16      	ldr	r3, [pc, #88]	; (400de0 <RF_Task+0xe4>)
  400d88:	4798      	blx	r3
  400d8a:	e7e5      	b.n	400d58 <RF_Task+0x5c>
// 					Manage_data.Task=RF_i;
// 					Manage_data.State_RDY=RDY_TO_SLEEP;
// 					xQueueSend(Queue_Manage,&Manage_data,portMAX_DELAY);
					//xSemaphoreGive(Lights_Distance);
				}
				else if(Semtech.Stat.Data_State==STATE_ON)
  400d8c:	b21b      	sxth	r3, r3
  400d8e:	2bc8      	cmp	r3, #200	; 0xc8
  400d90:	d1e2      	bne.n	400d58 <RF_Task+0x5c>
				{
					taskENTER_CRITICAL();
  400d92:	4b09      	ldr	r3, [pc, #36]	; (400db8 <RF_Task+0xbc>)
  400d94:	4798      	blx	r3
					SX1276Init();
  400d96:	4b09      	ldr	r3, [pc, #36]	; (400dbc <RF_Task+0xc0>)
  400d98:	4798      	blx	r3
					delay_ms(1);
  400d9a:	f242 107c 	movw	r0, #8572	; 0x217c
  400d9e:	4b08      	ldr	r3, [pc, #32]	; (400dc0 <RF_Task+0xc4>)
  400da0:	4798      	blx	r3
					taskEXIT_CRITICAL();
  400da2:	4b08      	ldr	r3, [pc, #32]	; (400dc4 <RF_Task+0xc8>)
  400da4:	4798      	blx	r3
  400da6:	e7d7      	b.n	400d58 <RF_Task+0x5c>
				}
				
			}
			else if(Semtech.Stat.Cmd==STAY_IN_STATE)
  400da8:	b21b      	sxth	r3, r3
  400daa:	2bcb      	cmp	r3, #203	; 0xcb
  400dac:	d1d4      	bne.n	400d58 <RF_Task+0x5c>
			{
				Rf_mode(&Semtech);
  400dae:	4668      	mov	r0, sp
  400db0:	47b0      	blx	r6
  400db2:	e7d1      	b.n	400d58 <RF_Task+0x5c>
  400db4:	004026ad 	.word	0x004026ad
  400db8:	00401b71 	.word	0x00401b71
  400dbc:	004014d9 	.word	0x004014d9
  400dc0:	20000001 	.word	0x20000001
  400dc4:	00401b91 	.word	0x00401b91
  400dc8:	004008c1 	.word	0x004008c1
  400dcc:	20000038 	.word	0x20000038
  400dd0:	2000b13c 	.word	0x2000b13c
  400dd4:	00402159 	.word	0x00402159
  400dd8:	00400bfd 	.word	0x00400bfd
  400ddc:	00401175 	.word	0x00401175
  400de0:	004012c9 	.word	0x004012c9

00400de4 <SX1276LoRaSetRFPower>:
	SX1276LR->RegPaDac&=0x4;	//0x7 pro 20dBm
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );	//PA +20dBm
}

void SX1276LoRaSetRFPower( int8_t power,tSX1276LR *SX1276LR  )
{
  400de4:	b570      	push	{r4, r5, r6, lr}
  400de6:	4604      	mov	r4, r0
  400de8:	460d      	mov	r5, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  400dea:	2009      	movs	r0, #9
  400dec:	4401      	add	r1, r0
  400dee:	4e22      	ldr	r6, [pc, #136]	; (400e78 <SX1276LoRaSetRFPower+0x94>)
  400df0:	47b0      	blx	r6
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  400df2:	204d      	movs	r0, #77	; 0x4d
  400df4:	f105 014c 	add.w	r1, r5, #76	; 0x4c
  400df8:	47b0      	blx	r6
	
	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  400dfa:	7a6a      	ldrb	r2, [r5, #9]
  400dfc:	f012 0f80 	tst.w	r2, #128	; 0x80
  400e00:	d025      	beq.n	400e4e <SX1276LoRaSetRFPower+0x6a>
	{
		if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
  400e02:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
  400e06:	f003 0387 	and.w	r3, r3, #135	; 0x87
  400e0a:	2b87      	cmp	r3, #135	; 0x87
  400e0c:	d10f      	bne.n	400e2e <SX1276LoRaSetRFPower+0x4a>
		{
			if( power < 5 )
			{
				power = 5;
  400e0e:	2c05      	cmp	r4, #5
  400e10:	bfb8      	it	lt
  400e12:	2405      	movlt	r4, #5
  400e14:	2c14      	cmp	r4, #20
  400e16:	bfa8      	it	ge
  400e18:	2414      	movge	r4, #20
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  400e1a:	3c05      	subs	r4, #5
  400e1c:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 20 )
			{
				power = 20;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  400e20:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
  400e24:	f022 020f 	bic.w	r2, r2, #15
  400e28:	4314      	orrs	r4, r2
  400e2a:	726c      	strb	r4, [r5, #9]
  400e2c:	e01e      	b.n	400e6c <SX1276LoRaSetRFPower+0x88>
		}
		else
		{
			if( power < 2 )
			{
				power = 2;
  400e2e:	2c02      	cmp	r4, #2
  400e30:	bfb8      	it	lt
  400e32:	2402      	movlt	r4, #2
  400e34:	2c11      	cmp	r4, #17
  400e36:	bfa8      	it	ge
  400e38:	2411      	movge	r4, #17
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  400e3a:	3c02      	subs	r4, #2
  400e3c:	f004 040f 	and.w	r4, r4, #15
			}
			if( power > 17 )
			{
				power = 17;
			}
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  400e40:	f042 0270 	orr.w	r2, r2, #112	; 0x70
			SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
  400e44:	f022 020f 	bic.w	r2, r2, #15
  400e48:	4314      	orrs	r4, r2
  400e4a:	726c      	strb	r4, [r5, #9]
  400e4c:	e00e      	b.n	400e6c <SX1276LoRaSetRFPower+0x88>
  400e4e:	ea44 73e4 	orr.w	r3, r4, r4, asr #31
  400e52:	b25b      	sxtb	r3, r3
  400e54:	2b0e      	cmp	r3, #14
  400e56:	bfa8      	it	ge
  400e58:	230e      	movge	r3, #14
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  400e5a:	3301      	adds	r3, #1
  400e5c:	f003 030f 	and.w	r3, r3, #15
		}
		if( power > 14 )
		{
			power = 14;
		}
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
  400e60:	f042 0270 	orr.w	r2, r2, #112	; 0x70
		SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
  400e64:	f022 020f 	bic.w	r2, r2, #15
  400e68:	4313      	orrs	r3, r2
  400e6a:	726b      	strb	r3, [r5, #9]
	}
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  400e6c:	2009      	movs	r0, #9
  400e6e:	7a69      	ldrb	r1, [r5, #9]
  400e70:	4b02      	ldr	r3, [pc, #8]	; (400e7c <SX1276LoRaSetRFPower+0x98>)
  400e72:	4798      	blx	r3
  400e74:	bd70      	pop	{r4, r5, r6, pc}
  400e76:	bf00      	nop
  400e78:	004011d9 	.word	0x004011d9
  400e7c:	00401175 	.word	0x00401175

00400e80 <SX1276LoRaSetPAOutput>:
	//LoRaSettings.Power = power;
}


void SX1276LoRaSetPAOutput( uint8_t outputPin,  tSX1276LR *SX1276LR )
{
  400e80:	b538      	push	{r3, r4, r5, lr}
  400e82:	4605      	mov	r5, r0
  400e84:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  400e86:	2009      	movs	r0, #9
  400e88:	4401      	add	r1, r0
  400e8a:	4b05      	ldr	r3, [pc, #20]	; (400ea0 <SX1276LoRaSetPAOutput+0x20>)
  400e8c:	4798      	blx	r3
	SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
  400e8e:	7a61      	ldrb	r1, [r4, #9]
  400e90:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  400e94:	4329      	orrs	r1, r5
  400e96:	7261      	strb	r1, [r4, #9]
	SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
  400e98:	2009      	movs	r0, #9
  400e9a:	4b02      	ldr	r3, [pc, #8]	; (400ea4 <SX1276LoRaSetPAOutput+0x24>)
  400e9c:	4798      	blx	r3
  400e9e:	bd38      	pop	{r3, r4, r5, pc}
  400ea0:	004011d9 	.word	0x004011d9
  400ea4:	00401175 	.word	0x00401175

00400ea8 <SX1276LoRaSetPa20dBm>:
}

void SX1276LoRaSetPa20dBm( bool enale,  tSX1276LR *SX1276LR )
{
  400ea8:	b570      	push	{r4, r5, r6, lr}
  400eaa:	4606      	mov	r6, r0
  400eac:	460c      	mov	r4, r1
	SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
  400eae:	204d      	movs	r0, #77	; 0x4d
  400eb0:	314c      	adds	r1, #76	; 0x4c
  400eb2:	4d0b      	ldr	r5, [pc, #44]	; (400ee0 <SX1276LoRaSetPa20dBm+0x38>)
  400eb4:	47a8      	blx	r5
	SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
  400eb6:	2009      	movs	r0, #9
  400eb8:	1821      	adds	r1, r4, r0
  400eba:	47a8      	blx	r5

	if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
  400ebc:	f994 3009 	ldrsb.w	r3, [r4, #9]
  400ec0:	2b00      	cmp	r3, #0
  400ec2:	da04      	bge.n	400ece <SX1276LoRaSetPa20dBm+0x26>
	{
		if( enale == true )
  400ec4:	b136      	cbz	r6, 400ed4 <SX1276LoRaSetPa20dBm+0x2c>
		{
			SX1276LR->RegPaDac = 0x87;
  400ec6:	2387      	movs	r3, #135	; 0x87
  400ec8:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  400ecc:	e002      	b.n	400ed4 <SX1276LoRaSetPa20dBm+0x2c>
		}
	}
	else
	{
		SX1276LR->RegPaDac = 0x84;
  400ece:	2384      	movs	r3, #132	; 0x84
  400ed0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
	SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
  400ed4:	204d      	movs	r0, #77	; 0x4d
  400ed6:	f894 104c 	ldrb.w	r1, [r4, #76]	; 0x4c
  400eda:	4b02      	ldr	r3, [pc, #8]	; (400ee4 <SX1276LoRaSetPa20dBm+0x3c>)
  400edc:	4798      	blx	r3
  400ede:	bd70      	pop	{r4, r5, r6, pc}
  400ee0:	004011d9 	.word	0x004011d9
  400ee4:	00401175 	.word	0x00401175

00400ee8 <SX1276LoRaSetRFFrequency>:
}


void SX1276LoRaSetRFFrequency( uint32_t freq,  tSX1276LR *SX1276LR )
{
  400ee8:	b538      	push	{r3, r4, r5, lr}
  400eea:	460c      	mov	r4, r1
	freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
  400eec:	4b0c      	ldr	r3, [pc, #48]	; (400f20 <SX1276LoRaSetRFFrequency+0x38>)
  400eee:	4798      	blx	r3
  400ef0:	a309      	add	r3, pc, #36	; (adr r3, 400f18 <SX1276LoRaSetRFFrequency+0x30>)
  400ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ef6:	4d0b      	ldr	r5, [pc, #44]	; (400f24 <SX1276LoRaSetRFFrequency+0x3c>)
  400ef8:	47a8      	blx	r5
  400efa:	4b0b      	ldr	r3, [pc, #44]	; (400f28 <SX1276LoRaSetRFFrequency+0x40>)
  400efc:	4798      	blx	r3
	SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
  400efe:	0c03      	lsrs	r3, r0, #16
  400f00:	71a3      	strb	r3, [r4, #6]
	SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
  400f02:	0a03      	lsrs	r3, r0, #8
  400f04:	71e3      	strb	r3, [r4, #7]
	SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
  400f06:	7220      	strb	r0, [r4, #8]
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
  400f08:	2006      	movs	r0, #6
  400f0a:	1821      	adds	r1, r4, r0
  400f0c:	2203      	movs	r2, #3
  400f0e:	4b07      	ldr	r3, [pc, #28]	; (400f2c <SX1276LoRaSetRFFrequency+0x44>)
  400f10:	4798      	blx	r3
  400f12:	bd38      	pop	{r3, r4, r5, pc}
  400f14:	f3af 8000 	nop.w
  400f18:	00000000 	.word	0x00000000
  400f1c:	404e8480 	.word	0x404e8480
  400f20:	00403ded 	.word	0x00403ded
  400f24:	0040412d 	.word	0x0040412d
  400f28:	0040445d 	.word	0x0040445d
  400f2c:	0040112d 	.word	0x0040112d

00400f30 <SX1276LoRaSetNbTrigPeaks>:
	
}


void SX1276LoRaSetNbTrigPeaks( uint8_t value,tSX1276LR *SX1276LR)
{
  400f30:	b538      	push	{r3, r4, r5, lr}
  400f32:	4605      	mov	r5, r0
  400f34:	460c      	mov	r4, r1
	SX1276Read( 0x31, &SX1276LR->RegTestReserved31 );
  400f36:	2031      	movs	r0, #49	; 0x31
  400f38:	3130      	adds	r1, #48	; 0x30
  400f3a:	4b06      	ldr	r3, [pc, #24]	; (400f54 <SX1276LoRaSetNbTrigPeaks+0x24>)
  400f3c:	4798      	blx	r3
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
  400f3e:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  400f42:	f021 0107 	bic.w	r1, r1, #7
  400f46:	4329      	orrs	r1, r5
  400f48:	f884 1030 	strb.w	r1, [r4, #48]	; 0x30
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
  400f4c:	2031      	movs	r0, #49	; 0x31
  400f4e:	4b02      	ldr	r3, [pc, #8]	; (400f58 <SX1276LoRaSetNbTrigPeaks+0x28>)
  400f50:	4798      	blx	r3
  400f52:	bd38      	pop	{r3, r4, r5, pc}
  400f54:	004011d9 	.word	0x004011d9
  400f58:	00401175 	.word	0x00401175

00400f5c <SX1276LoRaSetSpreadingFactor>:
	SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
}


void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{
  400f5c:	b538      	push	{r3, r4, r5, lr}
  400f5e:	4605      	mov	r5, r0
  400f60:	460c      	mov	r4, r1

	if( factor > 12 )
  400f62:	280c      	cmp	r0, #12
  400f64:	d809      	bhi.n	400f7a <SX1276LoRaSetSpreadingFactor+0x1e>
	{
		factor = 12;
	}
	else if( factor < 6 )
  400f66:	2805      	cmp	r0, #5
  400f68:	d901      	bls.n	400f6e <SX1276LoRaSetSpreadingFactor+0x12>
	{
		factor = 6;
	}
	
	if( factor == 6 )
  400f6a:	2806      	cmp	r0, #6
  400f6c:	d106      	bne.n	400f7c <SX1276LoRaSetSpreadingFactor+0x20>
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
  400f6e:	2005      	movs	r0, #5
  400f70:	4621      	mov	r1, r4
  400f72:	4b0c      	ldr	r3, [pc, #48]	; (400fa4 <SX1276LoRaSetSpreadingFactor+0x48>)
  400f74:	4798      	blx	r3
  400f76:	2506      	movs	r5, #6
  400f78:	e004      	b.n	400f84 <SX1276LoRaSetSpreadingFactor+0x28>
void SX1276LoRaSetSpreadingFactor( uint8_t factor,tSX1276LR *SX1276LR )
{

	if( factor > 12 )
	{
		factor = 12;
  400f7a:	250c      	movs	r5, #12
	{
		SX1276LoRaSetNbTrigPeaks( 5,SX1276LR);
	}
	else
	{
		SX1276LoRaSetNbTrigPeaks( 3,SX1276LR );
  400f7c:	2003      	movs	r0, #3
  400f7e:	4621      	mov	r1, r4
  400f80:	4b08      	ldr	r3, [pc, #32]	; (400fa4 <SX1276LoRaSetSpreadingFactor+0x48>)
  400f82:	4798      	blx	r3
	}

	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  400f84:	201e      	movs	r0, #30
  400f86:	1821      	adds	r1, r4, r0
  400f88:	4b07      	ldr	r3, [pc, #28]	; (400fa8 <SX1276LoRaSetSpreadingFactor+0x4c>)
  400f8a:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
  400f8c:	7fa1      	ldrb	r1, [r4, #30]
  400f8e:	f001 010f 	and.w	r1, r1, #15
  400f92:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  400f96:	b2c9      	uxtb	r1, r1
  400f98:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  400f9a:	201e      	movs	r0, #30
  400f9c:	4b03      	ldr	r3, [pc, #12]	; (400fac <SX1276LoRaSetSpreadingFactor+0x50>)
  400f9e:	4798      	blx	r3
  400fa0:	bd38      	pop	{r3, r4, r5, pc}
  400fa2:	bf00      	nop
  400fa4:	00400f31 	.word	0x00400f31
  400fa8:	004011d9 	.word	0x004011d9
  400fac:	00401175 	.word	0x00401175

00400fb0 <SX1276LoRaSetErrorCoding>:
	SX1276LR->RegTestReserved31 = ( SX1276LR->RegTestReserved31 & 0xF8 ) | value;
	SX1276Write( 0x31, SX1276LR->RegTestReserved31 );
}

void SX1276LoRaSetErrorCoding( uint8_t value,tSX1276LR *SX1276LR )
{
  400fb0:	b538      	push	{r3, r4, r5, lr}
  400fb2:	4605      	mov	r5, r0
  400fb4:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  400fb6:	201d      	movs	r0, #29
  400fb8:	4401      	add	r1, r0
  400fba:	4b06      	ldr	r3, [pc, #24]	; (400fd4 <SX1276LoRaSetErrorCoding+0x24>)
  400fbc:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
  400fbe:	7f61      	ldrb	r1, [r4, #29]
  400fc0:	f021 010e 	bic.w	r1, r1, #14
  400fc4:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
  400fc8:	b2c9      	uxtb	r1, r1
  400fca:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  400fcc:	201d      	movs	r0, #29
  400fce:	4b02      	ldr	r3, [pc, #8]	; (400fd8 <SX1276LoRaSetErrorCoding+0x28>)
  400fd0:	4798      	blx	r3
  400fd2:	bd38      	pop	{r3, r4, r5, pc}
  400fd4:	004011d9 	.word	0x004011d9
  400fd8:	00401175 	.word	0x00401175

00400fdc <SX1276LoRaSetPacketCrcOn>:
	
}


void SX1276LoRaSetPacketCrcOn( bool enable,tSX1276LR *SX1276LR )
{
  400fdc:	b538      	push	{r3, r4, r5, lr}
  400fde:	4605      	mov	r5, r0
  400fe0:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
  400fe2:	201e      	movs	r0, #30
  400fe4:	4401      	add	r1, r0
  400fe6:	4b06      	ldr	r3, [pc, #24]	; (401000 <SX1276LoRaSetPacketCrcOn+0x24>)
  400fe8:	4798      	blx	r3
	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
  400fea:	7fa1      	ldrb	r1, [r4, #30]
  400fec:	f021 0104 	bic.w	r1, r1, #4
  400ff0:	ea41 0185 	orr.w	r1, r1, r5, lsl #2
  400ff4:	b2c9      	uxtb	r1, r1
  400ff6:	77a1      	strb	r1, [r4, #30]
	SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
  400ff8:	201e      	movs	r0, #30
  400ffa:	4b02      	ldr	r3, [pc, #8]	; (401004 <SX1276LoRaSetPacketCrcOn+0x28>)
  400ffc:	4798      	blx	r3
  400ffe:	bd38      	pop	{r3, r4, r5, pc}
  401000:	004011d9 	.word	0x004011d9
  401004:	00401175 	.word	0x00401175

00401008 <SX1276LoRaSetSignalBandwidth>:
	
}

void SX1276LoRaSetSignalBandwidth( uint8_t bw,tSX1276LR *SX1276LR )
{
  401008:	b538      	push	{r3, r4, r5, lr}
  40100a:	4605      	mov	r5, r0
  40100c:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  40100e:	201d      	movs	r0, #29
  401010:	4401      	add	r1, r0
  401012:	4b06      	ldr	r3, [pc, #24]	; (40102c <SX1276LoRaSetSignalBandwidth+0x24>)
  401014:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
  401016:	7f61      	ldrb	r1, [r4, #29]
  401018:	f001 010f 	and.w	r1, r1, #15
  40101c:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  401020:	b2c9      	uxtb	r1, r1
  401022:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  401024:	201d      	movs	r0, #29
  401026:	4b02      	ldr	r3, [pc, #8]	; (401030 <SX1276LoRaSetSignalBandwidth+0x28>)
  401028:	4798      	blx	r3
  40102a:	bd38      	pop	{r3, r4, r5, pc}
  40102c:	004011d9 	.word	0x004011d9
  401030:	00401175 	.word	0x00401175

00401034 <SX1276LoRaSetImplicitHeaderOn>:
	
}


void SX1276LoRaSetImplicitHeaderOn( bool enable,tSX1276LR *SX1276LR )
{
  401034:	b538      	push	{r3, r4, r5, lr}
  401036:	4605      	mov	r5, r0
  401038:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
  40103a:	201d      	movs	r0, #29
  40103c:	4401      	add	r1, r0
  40103e:	4b05      	ldr	r3, [pc, #20]	; (401054 <SX1276LoRaSetImplicitHeaderOn+0x20>)
  401040:	4798      	blx	r3
	SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
  401042:	7f61      	ldrb	r1, [r4, #29]
  401044:	f021 0101 	bic.w	r1, r1, #1
  401048:	4329      	orrs	r1, r5
  40104a:	7761      	strb	r1, [r4, #29]
	SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
  40104c:	201d      	movs	r0, #29
  40104e:	4b02      	ldr	r3, [pc, #8]	; (401058 <SX1276LoRaSetImplicitHeaderOn+0x24>)
  401050:	4798      	blx	r3
  401052:	bd38      	pop	{r3, r4, r5, pc}
  401054:	004011d9 	.word	0x004011d9
  401058:	00401175 	.word	0x00401175

0040105c <SX1276LoRaSetSymbTimeout>:
	
}

void SX1276LoRaSetSymbTimeout( uint16_t value,tSX1276LR *SX1276LR )
{
  40105c:	b570      	push	{r4, r5, r6, lr}
  40105e:	4606      	mov	r6, r0
  401060:	460c      	mov	r4, r1
	SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401062:	f101 051e 	add.w	r5, r1, #30
  401066:	201e      	movs	r0, #30
  401068:	4629      	mov	r1, r5
  40106a:	2202      	movs	r2, #2
  40106c:	4b07      	ldr	r3, [pc, #28]	; (40108c <SX1276LoRaSetSymbTimeout+0x30>)
  40106e:	4798      	blx	r3

	SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
  401070:	f3c6 2201 	ubfx	r2, r6, #8, #2
  401074:	7fa3      	ldrb	r3, [r4, #30]
  401076:	f023 0303 	bic.w	r3, r3, #3
  40107a:	4313      	orrs	r3, r2
  40107c:	77a3      	strb	r3, [r4, #30]
	SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
  40107e:	77e6      	strb	r6, [r4, #31]
	SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
  401080:	201e      	movs	r0, #30
  401082:	4629      	mov	r1, r5
  401084:	2202      	movs	r2, #2
  401086:	4b02      	ldr	r3, [pc, #8]	; (401090 <SX1276LoRaSetSymbTimeout+0x34>)
  401088:	4798      	blx	r3
  40108a:	bd70      	pop	{r4, r5, r6, pc}
  40108c:	00401191 	.word	0x00401191
  401090:	0040112d 	.word	0x0040112d

00401094 <SX1276LoRaSetPayloadLength>:
}

void SX1276LoRaSetPayloadLength( uint8_t value,tSX1276LR *SX1276LR )
{
  401094:	b508      	push	{r3, lr}
  401096:	4603      	mov	r3, r0
	SX1276LR->RegPayloadLength = value;
  401098:	f881 0022 	strb.w	r0, [r1, #34]	; 0x22
	SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
  40109c:	2022      	movs	r0, #34	; 0x22
  40109e:	4619      	mov	r1, r3
  4010a0:	4b01      	ldr	r3, [pc, #4]	; (4010a8 <SX1276LoRaSetPayloadLength+0x14>)
  4010a2:	4798      	blx	r3
  4010a4:	bd08      	pop	{r3, pc}
  4010a6:	bf00      	nop
  4010a8:	00401175 	.word	0x00401175

004010ac <SX1276LoRaSetLowDatarateOptimize>:
	
}

void SX1276LoRaSetLowDatarateOptimize( bool enable,tSX1276LR *SX1276LR )
{
  4010ac:	b538      	push	{r3, r4, r5, lr}
  4010ae:	4605      	mov	r5, r0
  4010b0:	460c      	mov	r4, r1
	SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
  4010b2:	2026      	movs	r0, #38	; 0x26
  4010b4:	4401      	add	r1, r0
  4010b6:	4b07      	ldr	r3, [pc, #28]	; (4010d4 <SX1276LoRaSetLowDatarateOptimize+0x28>)
  4010b8:	4798      	blx	r3
	SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
  4010ba:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
  4010be:	f021 0108 	bic.w	r1, r1, #8
  4010c2:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
  4010c6:	b2c9      	uxtb	r1, r1
  4010c8:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
	SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
  4010cc:	2026      	movs	r0, #38	; 0x26
  4010ce:	4b02      	ldr	r3, [pc, #8]	; (4010d8 <SX1276LoRaSetLowDatarateOptimize+0x2c>)
  4010d0:	4798      	blx	r3
  4010d2:	bd38      	pop	{r3, r4, r5, pc}
  4010d4:	004011d9 	.word	0x004011d9
  4010d8:	00401175 	.word	0x00401175

004010dc <SX1276InitIo>:

extern struct spi_device device_rf;


void SX1276InitIo( void )
{
  4010dc:	b570      	push	{r4, r5, r6, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4010de:	4c10      	ldr	r4, [pc, #64]	; (401120 <SX1276InitIo+0x44>)
  4010e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4010e4:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010e6:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4010ea:	6323      	str	r3, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4010ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  4010f0:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010f2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4010f6:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_level(SX1276_RxTx_PIN,true);
	
	ioport_set_pin_dir(SX1276_RESET_PIN, IOPORT_DIR_OUTPUT );
	ioport_set_pin_level(SX1276_RESET_PIN,true);
	
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4010f8:	4e0a      	ldr	r6, [pc, #40]	; (401124 <SX1276InitIo+0x48>)
  4010fa:	200c      	movs	r0, #12
  4010fc:	4631      	mov	r1, r6
  4010fe:	4d0a      	ldr	r5, [pc, #40]	; (401128 <SX1276InitIo+0x4c>)
  401100:	47a8      	blx	r5
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401102:	200d      	movs	r0, #13
  401104:	4631      	mov	r1, r6
  401106:	47a8      	blx	r5
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401108:	200e      	movs	r0, #14
  40110a:	4631      	mov	r1, r6
  40110c:	47a8      	blx	r5
		
	gpio_configure_pin(SX1276_CS_PIN, SPI_NPCS0_FLAGS);
  40110e:	200b      	movs	r0, #11
  401110:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401114:	47a8      	blx	r5
  401116:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40111a:	6323      	str	r3, [r4, #48]	; 0x30
  40111c:	bd70      	pop	{r4, r5, r6, pc}
  40111e:	bf00      	nop
  401120:	400e0e00 	.word	0x400e0e00
  401124:	08000001 	.word	0x08000001
  401128:	00403409 	.word	0x00403409

0040112c <SX1276WriteBuffer>:
// 	spi_deselect_device(SPI, &ss);
// 	return;
// }

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  40112c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401130:	4605      	mov	r5, r0
  401132:	4688      	mov	r8, r1
  401134:	4617      	mov	r7, r2
     
//	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
	
	spi_select_device(SPI, &device_rf);
  401136:	4c0a      	ldr	r4, [pc, #40]	; (401160 <SX1276WriteBuffer+0x34>)
  401138:	4e0a      	ldr	r6, [pc, #40]	; (401164 <SX1276WriteBuffer+0x38>)
  40113a:	4620      	mov	r0, r4
  40113c:	4631      	mov	r1, r6
  40113e:	4b0a      	ldr	r3, [pc, #40]	; (401168 <SX1276WriteBuffer+0x3c>)
  401140:	4798      	blx	r3
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  401142:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  401146:	60e5      	str	r5, [r4, #12]
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_put(SPI, addr | 0x80);

	spi_write_packet(SPI,buffer,size);
  401148:	4620      	mov	r0, r4
  40114a:	4641      	mov	r1, r8
  40114c:	463a      	mov	r2, r7
  40114e:	4b07      	ldr	r3, [pc, #28]	; (40116c <SX1276WriteBuffer+0x40>)
  401150:	4798      	blx	r3
	
	spi_deselect_device(SPI, &device_rf);
  401152:	4620      	mov	r0, r4
  401154:	4631      	mov	r1, r6
  401156:	4b06      	ldr	r3, [pc, #24]	; (401170 <SX1276WriteBuffer+0x44>)
  401158:	4798      	blx	r3
  40115a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40115e:	bf00      	nop
  401160:	40008000 	.word	0x40008000
  401164:	20000a10 	.word	0x20000a10
  401168:	00400445 	.word	0x00400445
  40116c:	00400491 	.word	0x00400491
  401170:	00400471 	.word	0x00400471

00401174 <SX1276Write>:
		ioport_set_pin_level(SX1276_RESET_PIN, false);
	}
}

void SX1276Write( uint8_t addr, uint8_t data )
{
  401174:	b500      	push	{lr}
  401176:	b083      	sub	sp, #12
  401178:	ab02      	add	r3, sp, #8
  40117a:	f803 1d01 	strb.w	r1, [r3, #-1]!
    SX1276WriteBuffer( addr, &data, 1 );
  40117e:	4619      	mov	r1, r3
  401180:	2201      	movs	r2, #1
  401182:	4b02      	ldr	r3, [pc, #8]	; (40118c <SX1276Write+0x18>)
  401184:	4798      	blx	r3
}
  401186:	b003      	add	sp, #12
  401188:	f85d fb04 	ldr.w	pc, [sp], #4
  40118c:	0040112d 	.word	0x0040112d

00401190 <SX1276ReadBuffer>:
		

}

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
  401190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401194:	4605      	mov	r5, r0
  401196:	4688      	mov	r8, r1
  401198:	4617      	mov	r7, r2
   
 //	taskENTER_CRITICAL();
	//spi_set_peripheral_chip_select_value(SPI, 1);	//pridano
    
	//ioport_set_pin_level(SX1276_CS_PIN, false);
	spi_select_device(SPI, &device_rf);
  40119a:	4c0a      	ldr	r4, [pc, #40]	; (4011c4 <SX1276ReadBuffer+0x34>)
  40119c:	4e0a      	ldr	r6, [pc, #40]	; (4011c8 <SX1276ReadBuffer+0x38>)
  40119e:	4620      	mov	r0, r4
  4011a0:	4631      	mov	r1, r6
  4011a2:	4b0a      	ldr	r3, [pc, #40]	; (4011cc <SX1276ReadBuffer+0x3c>)
  4011a4:	4798      	blx	r3
  4011a6:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  4011aa:	60e5      	str	r5, [r4, #12]
	
	spi_put(SPI, addr & 0x7F);
	spi_read_packet(SPI,buffer,size);
  4011ac:	4620      	mov	r0, r4
  4011ae:	4641      	mov	r1, r8
  4011b0:	463a      	mov	r2, r7
  4011b2:	4b07      	ldr	r3, [pc, #28]	; (4011d0 <SX1276ReadBuffer+0x40>)
  4011b4:	4798      	blx	r3

	//ioport_set_pin_level(SX1276_CS_PIN, true);
	spi_deselect_device(SPI, &device_rf);
  4011b6:	4620      	mov	r0, r4
  4011b8:	4631      	mov	r1, r6
  4011ba:	4b06      	ldr	r3, [pc, #24]	; (4011d4 <SX1276ReadBuffer+0x44>)
  4011bc:	4798      	blx	r3
  4011be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011c2:	bf00      	nop
  4011c4:	40008000 	.word	0x40008000
  4011c8:	20000a10 	.word	0x20000a10
  4011cc:	00400445 	.word	0x00400445
  4011d0:	004004c9 	.word	0x004004c9
  4011d4:	00400471 	.word	0x00400471

004011d8 <SX1276Read>:
{
    SX1276WriteBuffer( addr, &data, 1 );
}

void SX1276Read( uint8_t addr, uint8_t *data )
{
  4011d8:	b508      	push	{r3, lr}
    SX1276ReadBuffer( addr, data, 1 );
  4011da:	2201      	movs	r2, #1
  4011dc:	4b01      	ldr	r3, [pc, #4]	; (4011e4 <SX1276Read+0xc>)
  4011de:	4798      	blx	r3
  4011e0:	bd08      	pop	{r3, pc}
  4011e2:	bf00      	nop
  4011e4:	00401191 	.word	0x00401191

004011e8 <SX1276WriteFifo>:
 //	taskEXIT_CRITICAL();
	
}

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
  4011e8:	b508      	push	{r3, lr}
  4011ea:	4603      	mov	r3, r0
  4011ec:	460a      	mov	r2, r1
    SX1276WriteBuffer( 0, buffer, size );
  4011ee:	2000      	movs	r0, #0
  4011f0:	4619      	mov	r1, r3
  4011f2:	4b01      	ldr	r3, [pc, #4]	; (4011f8 <SX1276WriteFifo+0x10>)
  4011f4:	4798      	blx	r3
  4011f6:	bd08      	pop	{r3, pc}
  4011f8:	0040112d 	.word	0x0040112d

004011fc <SX1276ReadFifo>:
}

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
  4011fc:	b508      	push	{r3, lr}
  4011fe:	4603      	mov	r3, r0
  401200:	460a      	mov	r2, r1
    SX1276ReadBuffer( 0, buffer, size );
  401202:	2000      	movs	r0, #0
  401204:	4619      	mov	r1, r3
  401206:	4b01      	ldr	r3, [pc, #4]	; (40120c <SX1276ReadFifo+0x10>)
  401208:	4798      	blx	r3
  40120a:	bd08      	pop	{r3, pc}
  40120c:	00401191 	.word	0x00401191

00401210 <SX1276LoRaSetDefaults>:


}

void SX1276LoRaSetDefaults( void )
{	
  401210:	b510      	push	{r4, lr}
	//See app note
	if (LoRaSettings.SignalBw<9)	//mensi nez 500
  401212:	4b29      	ldr	r3, [pc, #164]	; (4012b8 <SX1276LoRaSetDefaults+0xa8>)
  401214:	795b      	ldrb	r3, [r3, #5]
  401216:	2b08      	cmp	r3, #8
  401218:	d80f      	bhi.n	40123a <SX1276LoRaSetDefaults+0x2a>
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  40121a:	4c28      	ldr	r4, [pc, #160]	; (4012bc <SX1276LoRaSetDefaults+0xac>)
  40121c:	2031      	movs	r0, #49	; 0x31
  40121e:	4621      	mov	r1, r4
  401220:	4b27      	ldr	r3, [pc, #156]	; (4012c0 <SX1276LoRaSetDefaults+0xb0>)
  401222:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401224:	4623      	mov	r3, r4
  401226:	f813 1930 	ldrb.w	r1, [r3], #-48
  40122a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  40122e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276LR.RegTestReserved31 &=~ 0x80; //7 bit vznulovat
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401232:	2031      	movs	r0, #49	; 0x31
  401234:	4b23      	ldr	r3, [pc, #140]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  401236:	4798      	blx	r3
  401238:	e014      	b.n	401264 <SX1276LoRaSetDefaults+0x54>
		
	}else
	{
		SX1276Read( 0x31, &SX1276LR.RegTestReserved31 );
  40123a:	4c20      	ldr	r4, [pc, #128]	; (4012bc <SX1276LoRaSetDefaults+0xac>)
  40123c:	2031      	movs	r0, #49	; 0x31
  40123e:	4621      	mov	r1, r4
  401240:	4b1f      	ldr	r3, [pc, #124]	; (4012c0 <SX1276LoRaSetDefaults+0xb0>)
  401242:	4798      	blx	r3
		// Sets IF frequency selection manual
		SX1276LR.RegTestReserved31 &= 0x7F; // pro pasmo krome 5000 khz musime vycistiti bit 7
  401244:	4623      	mov	r3, r4
  401246:	f813 1930 	ldrb.w	r1, [r3], #-48
		SX1276LR.RegTestReserved31 |= 0x80; //7 bit set
  40124a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40124e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
		SX1276Write( 0x31, SX1276LR.RegTestReserved31 );
  401252:	2031      	movs	r0, #49	; 0x31
  401254:	4c1b      	ldr	r4, [pc, #108]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  401256:	47a0      	blx	r4
		SX1276Write( 0x36, 0x2);	//See Erata
  401258:	2036      	movs	r0, #54	; 0x36
  40125a:	2102      	movs	r1, #2
  40125c:	47a0      	blx	r4
		SX1276Write( 0x3a, 0x64);	//See Erata
  40125e:	203a      	movs	r0, #58	; 0x3a
  401260:	2164      	movs	r1, #100	; 0x64
  401262:	47a0      	blx	r4
	}
	
	if(LoRaSettings.SignalBw==0)   SX1276Write( 0x2F, 0x48 );
  401264:	4b14      	ldr	r3, [pc, #80]	; (4012b8 <SX1276LoRaSetDefaults+0xa8>)
  401266:	795b      	ldrb	r3, [r3, #5]
  401268:	b91b      	cbnz	r3, 401272 <SX1276LoRaSetDefaults+0x62>
  40126a:	202f      	movs	r0, #47	; 0x2f
  40126c:	2148      	movs	r1, #72	; 0x48
  40126e:	4b15      	ldr	r3, [pc, #84]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  401270:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=0)&&(LoRaSettings.SignalBw<=5))   SX1276Write( 0x2F, 0x44 );
  401272:	4b11      	ldr	r3, [pc, #68]	; (4012b8 <SX1276LoRaSetDefaults+0xa8>)
  401274:	795b      	ldrb	r3, [r3, #5]
  401276:	2b05      	cmp	r3, #5
  401278:	d803      	bhi.n	401282 <SX1276LoRaSetDefaults+0x72>
  40127a:	202f      	movs	r0, #47	; 0x2f
  40127c:	2144      	movs	r1, #68	; 0x44
  40127e:	4b11      	ldr	r3, [pc, #68]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  401280:	4798      	blx	r3
	if((LoRaSettings.SignalBw>=6)&&(LoRaSettings.SignalBw<=8))   SX1276Write( 0x2F, 0x40 );
  401282:	4b0d      	ldr	r3, [pc, #52]	; (4012b8 <SX1276LoRaSetDefaults+0xa8>)
  401284:	795b      	ldrb	r3, [r3, #5]
  401286:	3b06      	subs	r3, #6
  401288:	b2db      	uxtb	r3, r3
  40128a:	2b02      	cmp	r3, #2
  40128c:	d803      	bhi.n	401296 <SX1276LoRaSetDefaults+0x86>
  40128e:	202f      	movs	r0, #47	; 0x2f
  401290:	2140      	movs	r1, #64	; 0x40
  401292:	4b0c      	ldr	r3, [pc, #48]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  401294:	4798      	blx	r3
	
	
	//	SX1276Write( 0x2F, 0x40 );
	SX1276Read( 0x30, &SX1276LR.RegTestReserved31 );
  401296:	4c09      	ldr	r4, [pc, #36]	; (4012bc <SX1276LoRaSetDefaults+0xac>)
  401298:	2030      	movs	r0, #48	; 0x30
  40129a:	4621      	mov	r1, r4
  40129c:	4b08      	ldr	r3, [pc, #32]	; (4012c0 <SX1276LoRaSetDefaults+0xb0>)
  40129e:	4798      	blx	r3
	SX1276LR.RegTestReserved31&=0xFE;
  4012a0:	4623      	mov	r3, r4
  4012a2:	f813 1930 	ldrb.w	r1, [r3], #-48
  4012a6:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  4012aa:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
	SX1276Write( 0x30, SX1276LR.RegTestReserved31 );
  4012ae:	2030      	movs	r0, #48	; 0x30
  4012b0:	4b04      	ldr	r3, [pc, #16]	; (4012c4 <SX1276LoRaSetDefaults+0xb4>)
  4012b2:	4798      	blx	r3
  4012b4:	bd10      	pop	{r4, pc}
  4012b6:	bf00      	nop
  4012b8:	20000010 	.word	0x20000010
  4012bc:	2000b0f4 	.word	0x2000b0f4
  4012c0:	004011d9 	.word	0x004011d9
  4012c4:	00401175 	.word	0x00401175

004012c8 <SX1276LoRaSetOpMode>:
    // Wait 6ms
    delay_ms(60)    ;
}

void SX1276LoRaSetOpMode( uint8_t opMode )
{	
  4012c8:	b538      	push	{r3, r4, r5, lr}
		static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
		static bool antennaSwitchTxOnPrev = true;
		bool antennaSwitchTxOn = false;

		opModePrev = SX1276LR.RegOpMode & ~RFLR_OPMODE_MASK;
  4012ca:	4c0c      	ldr	r4, [pc, #48]	; (4012fc <SX1276LoRaSetOpMode+0x34>)
  4012cc:	7863      	ldrb	r3, [r4, #1]
  4012ce:	f003 0107 	and.w	r1, r3, #7
  4012d2:	4a0b      	ldr	r2, [pc, #44]	; (401300 <SX1276LoRaSetOpMode+0x38>)
  4012d4:	7011      	strb	r1, [r2, #0]
			antennaSwitchTxOn = false;
		}

	//	RXTX( antennaSwitchTxOn ); // Antenna switch control

		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  4012d6:	4605      	mov	r5, r0
  4012d8:	f023 0307 	bic.w	r3, r3, #7
  4012dc:	4303      	orrs	r3, r0
  4012de:	4621      	mov	r1, r4
  4012e0:	f801 3f01 	strb.w	r3, [r1, #1]!
		
		SX1276Read( REG_LR_OPMODE, &SX1276LR.RegOpMode );
  4012e4:	2001      	movs	r0, #1
  4012e6:	4b07      	ldr	r3, [pc, #28]	; (401304 <SX1276LoRaSetOpMode+0x3c>)
  4012e8:	4798      	blx	r3
		
		SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_MASK ) | opMode;
  4012ea:	7861      	ldrb	r1, [r4, #1]
  4012ec:	f021 0107 	bic.w	r1, r1, #7
  4012f0:	4329      	orrs	r1, r5
  4012f2:	7061      	strb	r1, [r4, #1]
		SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  4012f4:	2001      	movs	r0, #1
  4012f6:	4b04      	ldr	r3, [pc, #16]	; (401308 <SX1276LoRaSetOpMode+0x40>)
  4012f8:	4798      	blx	r3
  4012fa:	bd38      	pop	{r3, r4, r5, pc}
  4012fc:	2000b0c4 	.word	0x2000b0c4
  401300:	2000000c 	.word	0x2000000c
  401304:	004011d9 	.word	0x004011d9
  401308:	00401175 	.word	0x00401175

0040130c <SX1276LoRaInit>:

 tSX1276LR  SX1276LR;


void SX1276LoRaInit( void )
{
  40130c:	b538      	push	{r3, r4, r5, lr}
   
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );	
  40130e:	2001      	movs	r0, #1
  401310:	4b2e      	ldr	r3, [pc, #184]	; (4013cc <SX1276LoRaInit+0xc0>)
  401312:	4798      	blx	r3
	SX1276LoRaSetDefaults( );
  401314:	4b2e      	ldr	r3, [pc, #184]	; (4013d0 <SX1276LoRaInit+0xc4>)
  401316:	4798      	blx	r3
		
	SX1276ReadBuffer( 0x1,&SX1276LR, 0x70 - 1 );
  401318:	4c2e      	ldr	r4, [pc, #184]	; (4013d4 <SX1276LoRaInit+0xc8>)
  40131a:	2001      	movs	r0, #1
  40131c:	4621      	mov	r1, r4
  40131e:	226f      	movs	r2, #111	; 0x6f
  401320:	4b2d      	ldr	r3, [pc, #180]	; (4013d8 <SX1276LoRaInit+0xcc>)
  401322:	4798      	blx	r3
       
    // set the RF settings 
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency,&SX1276LR );
  401324:	4d2d      	ldr	r5, [pc, #180]	; (4013dc <SX1276LoRaInit+0xd0>)
  401326:	6828      	ldr	r0, [r5, #0]
  401328:	4621      	mov	r1, r4
  40132a:	4b2d      	ldr	r3, [pc, #180]	; (4013e0 <SX1276LoRaInit+0xd4>)
  40132c:	4798      	blx	r3
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor,&SX1276LR ); // SF6 only operates in implicit header mode.
  40132e:	79a8      	ldrb	r0, [r5, #6]
  401330:	4621      	mov	r1, r4
  401332:	4b2c      	ldr	r3, [pc, #176]	; (4013e4 <SX1276LoRaInit+0xd8>)
  401334:	4798      	blx	r3
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding,&SX1276LR );
  401336:	79e8      	ldrb	r0, [r5, #7]
  401338:	4621      	mov	r1, r4
  40133a:	4b2b      	ldr	r3, [pc, #172]	; (4013e8 <SX1276LoRaInit+0xdc>)
  40133c:	4798      	blx	r3
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn,&SX1276LR );
  40133e:	7a28      	ldrb	r0, [r5, #8]
  401340:	4621      	mov	r1, r4
  401342:	4b2a      	ldr	r3, [pc, #168]	; (4013ec <SX1276LoRaInit+0xe0>)
  401344:	4798      	blx	r3
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw,&SX1276LR );
  401346:	7968      	ldrb	r0, [r5, #5]
  401348:	4621      	mov	r1, r4
  40134a:	4b29      	ldr	r3, [pc, #164]	; (4013f0 <SX1276LoRaInit+0xe4>)
  40134c:	4798      	blx	r3
    
    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn,&SX1276LR );
  40134e:	7a68      	ldrb	r0, [r5, #9]
  401350:	4621      	mov	r1, r4
  401352:	4b28      	ldr	r3, [pc, #160]	; (4013f4 <SX1276LoRaInit+0xe8>)
  401354:	4798      	blx	r3
    SX1276LoRaSetSymbTimeout( 0x3FF,&SX1276LR );	//Maximum - casove okno pro hledani preamble v single rezimu
  401356:	f240 30ff 	movw	r0, #1023	; 0x3ff
  40135a:	4621      	mov	r1, r4
  40135c:	4b26      	ldr	r3, [pc, #152]	; (4013f8 <SX1276LoRaInit+0xec>)
  40135e:	4798      	blx	r3
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength,&SX1276LR );	//
  401360:	7e28      	ldrb	r0, [r5, #24]
  401362:	4621      	mov	r1, r4
  401364:	4b25      	ldr	r3, [pc, #148]	; (4013fc <SX1276LoRaInit+0xf0>)
  401366:	4798      	blx	r3
	 
	 
	  if (LoRaSettings.SpreadingFactor>=11)
  401368:	79ab      	ldrb	r3, [r5, #6]
  40136a:	2b0a      	cmp	r3, #10
	  {
		  SX1276LoRaSetLowDatarateOptimize( true,&SX1276LR );	//pouze pro SF11 a SF12
  40136c:	bf87      	ittee	hi
  40136e:	2001      	movhi	r0, #1
  401370:	4621      	movhi	r1, r4
	  }else
	  {
		  
		  SX1276LoRaSetLowDatarateOptimize( false,&SX1276LR );	//pouze pro SF11 a SF12
  401372:	2000      	movls	r0, #0
  401374:	4917      	ldrls	r1, [pc, #92]	; (4013d4 <SX1276LoRaInit+0xc8>)
  401376:	4b22      	ldr	r3, [pc, #136]	; (401400 <SX1276LoRaInit+0xf4>)
  401378:	4798      	blx	r3
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
	}
	
#elif( MODULE_SX1276RF1JAS == 1 )

	if( LoRaSettings.RFFrequency > 860000000 )
  40137a:	4b18      	ldr	r3, [pc, #96]	; (4013dc <SX1276LoRaInit+0xd0>)
  40137c:	681a      	ldr	r2, [r3, #0]
  40137e:	4b21      	ldr	r3, [pc, #132]	; (401404 <SX1276LoRaInit+0xf8>)
  401380:	429a      	cmp	r2, r3
  401382:	d90f      	bls.n	4013a4 <SX1276LoRaInit+0x98>
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST,&SX1276LR );
  401384:	4c13      	ldr	r4, [pc, #76]	; (4013d4 <SX1276LoRaInit+0xc8>)
  401386:	2080      	movs	r0, #128	; 0x80
  401388:	4621      	mov	r1, r4
  40138a:	4b1f      	ldr	r3, [pc, #124]	; (401408 <SX1276LoRaInit+0xfc>)
  40138c:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( true,&SX1276LR );
  40138e:	2001      	movs	r0, #1
  401390:	4621      	mov	r1, r4
  401392:	4b1e      	ldr	r3, [pc, #120]	; (40140c <SX1276LoRaInit+0x100>)
  401394:	4798      	blx	r3
		LoRaSettings.Power = 20;
  401396:	2014      	movs	r0, #20
  401398:	4b10      	ldr	r3, [pc, #64]	; (4013dc <SX1276LoRaInit+0xd0>)
  40139a:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  40139c:	4621      	mov	r1, r4
  40139e:	4b1c      	ldr	r3, [pc, #112]	; (401410 <SX1276LoRaInit+0x104>)
  4013a0:	4798      	blx	r3
  4013a2:	e00e      	b.n	4013c2 <SX1276LoRaInit+0xb6>
	}
	else
	{
		SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO,&SX1276LR );
  4013a4:	4c0b      	ldr	r4, [pc, #44]	; (4013d4 <SX1276LoRaInit+0xc8>)
  4013a6:	2000      	movs	r0, #0
  4013a8:	4621      	mov	r1, r4
  4013aa:	4b17      	ldr	r3, [pc, #92]	; (401408 <SX1276LoRaInit+0xfc>)
  4013ac:	4798      	blx	r3
		SX1276LoRaSetPa20dBm( false,&SX1276LR );
  4013ae:	2000      	movs	r0, #0
  4013b0:	4621      	mov	r1, r4
  4013b2:	4b16      	ldr	r3, [pc, #88]	; (40140c <SX1276LoRaInit+0x100>)
  4013b4:	4798      	blx	r3
		LoRaSettings.Power = 14;
  4013b6:	200e      	movs	r0, #14
  4013b8:	4b08      	ldr	r3, [pc, #32]	; (4013dc <SX1276LoRaInit+0xd0>)
  4013ba:	7118      	strb	r0, [r3, #4]
		SX1276LoRaSetRFPower( LoRaSettings.Power,&SX1276LR );
  4013bc:	4621      	mov	r1, r4
  4013be:	4b14      	ldr	r3, [pc, #80]	; (401410 <SX1276LoRaInit+0x104>)
  4013c0:	4798      	blx	r3
	
#else
	#error "Not defined Module for SX1276"
#endif

    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4013c2:	2001      	movs	r0, #1
  4013c4:	4b01      	ldr	r3, [pc, #4]	; (4013cc <SX1276LoRaInit+0xc0>)
  4013c6:	4798      	blx	r3
  4013c8:	bd38      	pop	{r3, r4, r5, pc}
  4013ca:	bf00      	nop
  4013cc:	004012c9 	.word	0x004012c9
  4013d0:	00401211 	.word	0x00401211
  4013d4:	2000b0c4 	.word	0x2000b0c4
  4013d8:	00401191 	.word	0x00401191
  4013dc:	20000010 	.word	0x20000010
  4013e0:	00400ee9 	.word	0x00400ee9
  4013e4:	00400f5d 	.word	0x00400f5d
  4013e8:	00400fb1 	.word	0x00400fb1
  4013ec:	00400fdd 	.word	0x00400fdd
  4013f0:	00401009 	.word	0x00401009
  4013f4:	00401035 	.word	0x00401035
  4013f8:	0040105d 	.word	0x0040105d
  4013fc:	00401095 	.word	0x00401095
  401400:	004010ad 	.word	0x004010ad
  401404:	33428f00 	.word	0x33428f00
  401408:	00400e81 	.word	0x00400e81
  40140c:	00400ea9 	.word	0x00400ea9
  401410:	00400de5 	.word	0x00400de5

00401414 <SX1276LoRaReadRssi>:
//     SX1276Read( REG_LR_LNA, &SX1276LR->RegLna );
//     return( SX1276LR->RegLna >> 5 ) & 0x07;
// }

double SX1276LoRaReadRssi( void )
{
  401414:	b538      	push	{r3, r4, r5, lr}
    // Reads the RSSI value
    SX1276Read( REG_LR_RSSIVALUE, &SX1276LR.RegRssiValue );
  401416:	4d09      	ldr	r5, [pc, #36]	; (40143c <SX1276LoRaReadRssi+0x28>)
  401418:	201b      	movs	r0, #27
  40141a:	4629      	mov	r1, r5
  40141c:	4b08      	ldr	r3, [pc, #32]	; (401440 <SX1276LoRaReadRssi+0x2c>)
  40141e:	4798      	blx	r3

    return RssiOffset[LoRaSettings.SignalBw] + ( double )SX1276LR.RegRssiValue;
  401420:	4b08      	ldr	r3, [pc, #32]	; (401444 <SX1276LoRaReadRssi+0x30>)
  401422:	795c      	ldrb	r4, [r3, #5]
  401424:	4b08      	ldr	r3, [pc, #32]	; (401448 <SX1276LoRaReadRssi+0x34>)
  401426:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  40142a:	7828      	ldrb	r0, [r5, #0]
  40142c:	4b07      	ldr	r3, [pc, #28]	; (40144c <SX1276LoRaReadRssi+0x38>)
  40142e:	4798      	blx	r3
  401430:	e9d4 2300 	ldrd	r2, r3, [r4]
  401434:	4c06      	ldr	r4, [pc, #24]	; (401450 <SX1276LoRaReadRssi+0x3c>)
  401436:	47a0      	blx	r4
}
  401438:	bd38      	pop	{r3, r4, r5, pc}
  40143a:	bf00      	nop
  40143c:	2000b0df 	.word	0x2000b0df
  401440:	004011d9 	.word	0x004011d9
  401444:	20000010 	.word	0x20000010
  401448:	00408c10 	.word	0x00408c10
  40144c:	00403ded 	.word	0x00403ded
  401450:	00403b75 	.word	0x00403b75

00401454 <SX1276Reset>:


}

void SX1276Reset( void )
{
  401454:	b570      	push	{r4, r5, r6, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401456:	4c0b      	ldr	r4, [pc, #44]	; (401484 <SX1276Reset+0x30>)
  401458:	f44f 0500 	mov.w	r5, #8388608	; 0x800000
  40145c:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40145e:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
    
    
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(10);
  401462:	4809      	ldr	r0, [pc, #36]	; (401488 <SX1276Reset+0x34>)
  401464:	4e09      	ldr	r6, [pc, #36]	; (40148c <SX1276Reset+0x38>)
  401466:	47b0      	blx	r6
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401468:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40146a:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40146e:	6365      	str	r5, [r4, #52]	; 0x34
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(SX1276_RESET_PIN, false);
	delay_ms(2);
  401470:	f244 20f7 	movw	r0, #17143	; 0x42f7
  401474:	47b0      	blx	r6
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401476:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401478:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	
	ioport_set_pin_dir(SX1276_RESET_PIN,IOPORT_DIR_INPUT);
	delay_ms(6);
  40147c:	f64c 00e5 	movw	r0, #51429	; 0xc8e5
  401480:	47b0      	blx	r6
  401482:	bd70      	pop	{r4, r5, r6, pc}
  401484:	400e0e00 	.word	0x400e0e00
  401488:	00014ed3 	.word	0x00014ed3
  40148c:	20000001 	.word	0x20000001

00401490 <SX1276SetLoRaOn>:

	
}

void SX1276SetLoRaOn(void)
{
  401490:	b538      	push	{r3, r4, r5, lr}
    SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
  401492:	2000      	movs	r0, #0
  401494:	4d0c      	ldr	r5, [pc, #48]	; (4014c8 <SX1276SetLoRaOn+0x38>)
  401496:	47a8      	blx	r5
        
    SX1276LR.RegOpMode = ( SX1276LR.RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;	
  401498:	4c0c      	ldr	r4, [pc, #48]	; (4014cc <SX1276SetLoRaOn+0x3c>)
	SX1276LR.RegOpMode&=~0x8;	// vynuluju bit pro LF
  40149a:	7861      	ldrb	r1, [r4, #1]
  40149c:	f021 0108 	bic.w	r1, r1, #8
  4014a0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4014a4:	7061      	strb	r1, [r4, #1]
    SX1276Write( REG_LR_OPMODE, SX1276LR.RegOpMode );
  4014a6:	2001      	movs	r0, #1
  4014a8:	4b09      	ldr	r3, [pc, #36]	; (4014d0 <SX1276SetLoRaOn+0x40>)
  4014aa:	4798      	blx	r3
        
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
  4014ac:	2001      	movs	r0, #1
  4014ae:	47a8      	blx	r5
                                    // RxDone               RxTimeout                   FhssChangeChannel           CadDone
   SX1276LR.RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 |
  4014b0:	2300      	movs	r3, #0
  4014b2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
   RFLR_DIOMAPPING1_DIO1_00 ; 	//RXTimeout
   // RFLR_DIOMAPPING1_DIO2_00 |
   // RFLR_DIOMAPPING1_DIO3_10; //CRC error
   // CadDetected               ModeReady
   SX1276LR.RegDioMapping2 =0;// RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
  4014b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

                                    // CadDetected          ModeReady
    SX1276LR.RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
	
    SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR.RegDioMapping1, 2 );
  4014ba:	2040      	movs	r0, #64	; 0x40
  4014bc:	f104 013f 	add.w	r1, r4, #63	; 0x3f
  4014c0:	2202      	movs	r2, #2
  4014c2:	4b04      	ldr	r3, [pc, #16]	; (4014d4 <SX1276SetLoRaOn+0x44>)
  4014c4:	4798      	blx	r3
  4014c6:	bd38      	pop	{r3, r4, r5, pc}
  4014c8:	004012c9 	.word	0x004012c9
  4014cc:	2000b0c4 	.word	0x2000b0c4
  4014d0:	00401175 	.word	0x00401175
  4014d4:	0040112d 	.word	0x0040112d

004014d8 <SX1276Init>:

#define CONF_ILI9341_CLOCK_SPEED   1000000UL


void SX1276Init( void )
{
  4014d8:	b530      	push	{r4, r5, lr}
  4014da:	b083      	sub	sp, #12
  
	spi_flags_t spi_flags = SPI_MODE_0;
	//board_spi_select_id_t spi_select_id = 0;
	spi_master_init(SPI);
  4014dc:	4c0b      	ldr	r4, [pc, #44]	; (40150c <SX1276Init+0x34>)
  4014de:	4620      	mov	r0, r4
  4014e0:	4b0b      	ldr	r3, [pc, #44]	; (401510 <SX1276Init+0x38>)
  4014e2:	4798      	blx	r3
	//	spi_set_master_mode(CONF_ILI9341_SPI);
	spi_master_setup_device(SPI, &device_rf, spi_flags,	CONF_ILI9341_CLOCK_SPEED/4, 0);
  4014e4:	2200      	movs	r2, #0
  4014e6:	9200      	str	r2, [sp, #0]
  4014e8:	4620      	mov	r0, r4
  4014ea:	490a      	ldr	r1, [pc, #40]	; (401514 <SX1276Init+0x3c>)
  4014ec:	4b0a      	ldr	r3, [pc, #40]	; (401518 <SX1276Init+0x40>)
  4014ee:	4d0b      	ldr	r5, [pc, #44]	; (40151c <SX1276Init+0x44>)
  4014f0:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4014f2:	2301      	movs	r3, #1
  4014f4:	6023      	str	r3, [r4, #0]

	//spi_set_peripheral_chip_select_value(CONF_ILI9341_SPI, 1);
	spi_enable(SPI);
	
    SX1276InitIo( );
  4014f6:	4b0a      	ldr	r3, [pc, #40]	; (401520 <SX1276Init+0x48>)
  4014f8:	4798      	blx	r3
	SX1276Reset( );
  4014fa:	4b0a      	ldr	r3, [pc, #40]	; (401524 <SX1276Init+0x4c>)
  4014fc:	4798      	blx	r3
	
	
	
#ifdef	LORA
	SX1276SetLoRaOn();
  4014fe:	4b0a      	ldr	r3, [pc, #40]	; (401528 <SX1276Init+0x50>)
  401500:	4798      	blx	r3
	SX1276LoRaInit( );
  401502:	4b0a      	ldr	r3, [pc, #40]	; (40152c <SX1276Init+0x54>)
  401504:	4798      	blx	r3
	SX1276FskInit( );
#endif
    


}
  401506:	b003      	add	sp, #12
  401508:	bd30      	pop	{r4, r5, pc}
  40150a:	bf00      	nop
  40150c:	40008000 	.word	0x40008000
  401510:	00400375 	.word	0x00400375
  401514:	20000a10 	.word	0x20000a10
  401518:	0003d090 	.word	0x0003d090
  40151c:	004003c9 	.word	0x004003c9
  401520:	004010dd 	.word	0x004010dd
  401524:	00401455 	.word	0x00401455
  401528:	00401491 	.word	0x00401491
  40152c:	0040130d 	.word	0x0040130d

00401530 <MPU6050_WriteBits>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 */
void MPU6050_WriteBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data)
{
  401530:	b570      	push	{r4, r5, r6, lr}
  401532:	b082      	sub	sp, #8
  401534:	460d      	mov	r5, r1
  401536:	4614      	mov	r4, r2
  401538:	461e      	mov	r6, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  40153a:	4608      	mov	r0, r1
  40153c:	f10d 0107 	add.w	r1, sp, #7
  401540:	2201      	movs	r2, #1
  401542:	4b0e      	ldr	r3, [pc, #56]	; (40157c <MPU6050_WriteBits+0x4c>)
  401544:	4798      	blx	r3
    // 10101111 original value (sample)
    // 10100011 original & ~mask
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  401546:	1ba1      	subs	r1, r4, r6
  401548:	3101      	adds	r1, #1
  40154a:	2201      	movs	r2, #1
  40154c:	fa02 f306 	lsl.w	r3, r2, r6
  401550:	3b01      	subs	r3, #1
  401552:	408b      	lsls	r3, r1
    data <<= (bitStart - length + 1); // shift data into correct position
  401554:	f89d 0018 	ldrb.w	r0, [sp, #24]
  401558:	fa00 f101 	lsl.w	r1, r0, r1
  40155c:	b2c9      	uxtb	r1, r1
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
  40155e:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401562:	ea20 0003 	bic.w	r0, r0, r3
    // 10101011 masked | value
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
  401566:	400b      	ands	r3, r1
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
  401568:	4303      	orrs	r3, r0
  40156a:	f88d 3007 	strb.w	r3, [sp, #7]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  40156e:	4628      	mov	r0, r5
  401570:	f10d 0107 	add.w	r1, sp, #7
  401574:	4b02      	ldr	r3, [pc, #8]	; (401580 <MPU6050_WriteBits+0x50>)
  401576:	4798      	blx	r3
    data <<= (bitStart - length + 1); // shift data into correct position
    data &= mask; // zero all non-important bits in data
    tmp &= ~(mask); // zero all important bits in existing byte
    tmp |= data; // combine data with existing byte
    MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
}
  401578:	b002      	add	sp, #8
  40157a:	bd70      	pop	{r4, r5, r6, pc}
  40157c:	004018a9 	.word	0x004018a9
  401580:	0040185d 	.word	0x0040185d

00401584 <MPU6050_SetClockSource>:
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050_SetClockSource(uint8_t source)
{
  401584:	b510      	push	{r4, lr}
  401586:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
  401588:	9000      	str	r0, [sp, #0]
  40158a:	2068      	movs	r0, #104	; 0x68
  40158c:	216b      	movs	r1, #107	; 0x6b
  40158e:	2202      	movs	r2, #2
  401590:	2303      	movs	r3, #3
  401592:	4c02      	ldr	r4, [pc, #8]	; (40159c <MPU6050_SetClockSource+0x18>)
  401594:	47a0      	blx	r4
}
  401596:	b002      	add	sp, #8
  401598:	bd10      	pop	{r4, pc}
  40159a:	bf00      	nop
  40159c:	00401531 	.word	0x00401531

004015a0 <MPU6050_SetFullScaleGyroRange>:
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_SetFullScaleGyroRange(uint8_t range)
{
  4015a0:	b510      	push	{r4, lr}
  4015a2:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
  4015a4:	9000      	str	r0, [sp, #0]
  4015a6:	2068      	movs	r0, #104	; 0x68
  4015a8:	211b      	movs	r1, #27
  4015aa:	2204      	movs	r2, #4
  4015ac:	2302      	movs	r3, #2
  4015ae:	4c02      	ldr	r4, [pc, #8]	; (4015b8 <MPU6050_SetFullScaleGyroRange+0x18>)
  4015b0:	47a0      	blx	r4
}
  4015b2:	b002      	add	sp, #8
  4015b4:	bd10      	pop	{r4, pc}
  4015b6:	bf00      	nop
  4015b8:	00401531 	.word	0x00401531

004015bc <MPU6050_SetFullScaleAccelRange>:
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see MPU6050_GetFullScaleAccelRange()
 */
void MPU6050_SetFullScaleAccelRange(uint8_t range)
{
  4015bc:	b510      	push	{r4, lr}
  4015be:	b082      	sub	sp, #8
    MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
  4015c0:	9000      	str	r0, [sp, #0]
  4015c2:	2068      	movs	r0, #104	; 0x68
  4015c4:	211c      	movs	r1, #28
  4015c6:	2204      	movs	r2, #4
  4015c8:	2302      	movs	r3, #2
  4015ca:	4c02      	ldr	r4, [pc, #8]	; (4015d4 <MPU6050_SetFullScaleAccelRange+0x18>)
  4015cc:	47a0      	blx	r4
}
  4015ce:	b002      	add	sp, #8
  4015d0:	bd10      	pop	{r4, pc}
  4015d2:	bf00      	nop
  4015d4:	00401531 	.word	0x00401531

004015d8 <MPU6050_ReadBits>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in readTimeout)
 */
void MPU6050_ReadBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data)
{
  4015d8:	b530      	push	{r4, r5, lr}
  4015da:	b083      	sub	sp, #12
  4015dc:	4614      	mov	r4, r2
  4015de:	461d      	mov	r5, r3
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  4015e0:	4608      	mov	r0, r1
  4015e2:	f10d 0107 	add.w	r1, sp, #7
  4015e6:	2201      	movs	r2, #1
  4015e8:	4b07      	ldr	r3, [pc, #28]	; (401608 <MPU6050_ReadBits+0x30>)
  4015ea:	4798      	blx	r3
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t tmp;
    MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
  4015ec:	1b62      	subs	r2, r4, r5
  4015ee:	3201      	adds	r2, #1
  4015f0:	2301      	movs	r3, #1
  4015f2:	40ab      	lsls	r3, r5
  4015f4:	3b01      	subs	r3, #1
  4015f6:	4093      	lsls	r3, r2
     tmp &= mask;
  4015f8:	f89d 1007 	ldrb.w	r1, [sp, #7]
     tmp >>= (bitStart - length + 1);
  4015fc:	400b      	ands	r3, r1
  4015fe:	4113      	asrs	r3, r2
  401600:	9a06      	ldr	r2, [sp, #24]
  401602:	7013      	strb	r3, [r2, #0]
    *data = tmp;
}
  401604:	b003      	add	sp, #12
  401606:	bd30      	pop	{r4, r5, pc}
  401608:	004018a9 	.word	0x004018a9

0040160c <MPU6050_GetDeviceID>:
 * @see MPU6050_RA_WHO_AM_I
 * @see MPU6050_WHO_AM_I_BIT
 * @see MPU6050_WHO_AM_I_LENGTH
 */
uint8_t MPU6050_GetDeviceID()
{
  40160c:	b510      	push	{r4, lr}
  40160e:	b084      	sub	sp, #16
    uint8_t tmp;
    MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WHO_AM_I_LENGTH, &tmp);
  401610:	f10d 030f 	add.w	r3, sp, #15
  401614:	9300      	str	r3, [sp, #0]
  401616:	2068      	movs	r0, #104	; 0x68
  401618:	2175      	movs	r1, #117	; 0x75
  40161a:	2206      	movs	r2, #6
  40161c:	4613      	mov	r3, r2
  40161e:	4c03      	ldr	r4, [pc, #12]	; (40162c <MPU6050_GetDeviceID+0x20>)
  401620:	47a0      	blx	r4
    return tmp;
}
  401622:	f89d 000f 	ldrb.w	r0, [sp, #15]
  401626:	b004      	add	sp, #16
  401628:	bd10      	pop	{r4, pc}
  40162a:	bf00      	nop
  40162c:	004015d9 	.word	0x004015d9

00401630 <MPU6050_TestConnection>:
/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, FALSE otherwise
 */
bool MPU6050_TestConnection()
{
  401630:	b508      	push	{r3, lr}
	return MPU6050_GetDeviceID() == 0x34 ? true : false; //0b110100; 8-bit representation in hex = 0x34
  401632:	4b03      	ldr	r3, [pc, #12]	; (401640 <MPU6050_TestConnection+0x10>)
  401634:	4798      	blx	r3
}
  401636:	2834      	cmp	r0, #52	; 0x34
  401638:	bf14      	ite	ne
  40163a:	2000      	movne	r0, #0
  40163c:	2001      	moveq	r0, #1
  40163e:	bd08      	pop	{r3, pc}
  401640:	0040160d 	.word	0x0040160d

00401644 <MPU6050_Initialize>:
 * to their most sensitive settings, namely +/- 4g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050_Initialize()
{	
  401644:	b570      	push	{r4, r5, r6, lr}
  401646:	b082      	sub	sp, #8
	
	unsigned char data[6];
	
	
	while(!MPU6050_TestConnection())
  401648:	4c1c      	ldr	r4, [pc, #112]	; (4016bc <MPU6050_Initialize+0x78>)
  40164a:	47a0      	blx	r4
  40164c:	2800      	cmp	r0, #0
  40164e:	d0fc      	beq.n	40164a <MPU6050_Initialize+0x6>
	{
		/*MPU6050_GetDeviceID();*/
	}
	
    /* Reset device. */
    data[0] = BIT_RESET;
  401650:	ac02      	add	r4, sp, #8
  401652:	2380      	movs	r3, #128	; 0x80
  401654:	f804 3d08 	strb.w	r3, [r4, #-8]!
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401658:	206b      	movs	r0, #107	; 0x6b
  40165a:	4621      	mov	r1, r4
  40165c:	2201      	movs	r2, #1
  40165e:	4d18      	ldr	r5, [pc, #96]	; (4016c0 <MPU6050_Initialize+0x7c>)
  401660:	47a8      	blx	r5
    /* Reset device. */
    data[0] = BIT_RESET;
	MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	
    vTaskDelay(200/portTICK_RATE_MS);
  401662:	2600      	movs	r6, #0
  401664:	20c8      	movs	r0, #200	; 0xc8
  401666:	fbb0 f0f6 	udiv	r0, r0, r6
  40166a:	4b16      	ldr	r3, [pc, #88]	; (4016c4 <MPU6050_Initialize+0x80>)
  40166c:	4798      	blx	r3
    /* Wake up chip. */
//     data[0] = 0x00;
//     MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );

	/*set clock */
	 MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO );	// zkontrolovat, zda nechyb jet njak nastaven hodin
  40166e:	2001      	movs	r0, #1
  401670:	4b15      	ldr	r3, [pc, #84]	; (4016c8 <MPU6050_Initialize+0x84>)
  401672:	4798      	blx	r3
	
	/*set CFG - INT, bypass,..*/
   //	 data[0]=
	
	/* Set citlivost */
    MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_2000);
  401674:	2003      	movs	r0, #3
  401676:	4b15      	ldr	r3, [pc, #84]	; (4016cc <MPU6050_Initialize+0x88>)
  401678:	4798      	blx	r3
    MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_4);
  40167a:	2001      	movs	r0, #1
  40167c:	4b14      	ldr	r3, [pc, #80]	; (4016d0 <MPU6050_Initialize+0x8c>)
  40167e:	4798      	blx	r3
	
   /*set LPF and Fs to 8khz - internal */
   data[0]=4;	/* 4=21Hz cut off*/
  401680:	2304      	movs	r3, #4
  401682:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401686:	201a      	movs	r0, #26
  401688:	4621      	mov	r1, r4
  40168a:	2201      	movs	r2, #1
  40168c:	47a8      	blx	r5
   /*set LPF and Fs to 8khz - internal */
   data[0]=4;	/* 4=21Hz cut off*/
   MPU6050_I2C_ByteWrite(10,&data[0], MPU6050_RA_CONFIG);
   
     /* Wake up chip. */
    data[0] = 0x00;
  40168e:	f88d 6000 	strb.w	r6, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  401692:	206b      	movs	r0, #107	; 0x6b
  401694:	4621      	mov	r1, r4
  401696:	2201      	movs	r2, #1
  401698:	47a8      	blx	r5
     /* Wake up chip. */
    data[0] = 0x00;
    MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_PWR_MGMT_1 );
	
	 /* Fifo enable */
	 data[0] =(1<<6);
  40169a:	2340      	movs	r3, #64	; 0x40
  40169c:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  4016a0:	206a      	movs	r0, #106	; 0x6a
  4016a2:	4621      	mov	r1, r4
  4016a4:	2201      	movs	r2, #1
  4016a6:	47a8      	blx	r5
	 /* Fifo enable */
	 data[0] =(1<<6);
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_USER_CTRL );
	 /* Enable Fifo, GYRO */
	 //  data[0]=0b01110000;
	 data[0]=0xFF;
  4016a8:	23ff      	movs	r3, #255	; 0xff
  4016aa:	f88d 3000 	strb.w	r3, [sp]
 */
void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t writeAddr)
{
    // ENTR_CRT_SECTION();
	
	MPU_9150_send(writeAddr,pBuffer,1);
  4016ae:	2023      	movs	r0, #35	; 0x23
  4016b0:	4621      	mov	r1, r4
  4016b2:	2201      	movs	r2, #1
  4016b4:	47a8      	blx	r5
	 //  data[0]=0b01110000;
	 data[0]=0xFF;
	 MPU6050_I2C_ByteWrite(10,&data[0],MPU6050_RA_FIFO_EN);
	// setSleepEnabled(false); // thanks to Jack Elston for pointing this one out!

}
  4016b6:	b002      	add	sp, #8
  4016b8:	bd70      	pop	{r4, r5, r6, pc}
  4016ba:	bf00      	nop
  4016bc:	00401631 	.word	0x00401631
  4016c0:	0040185d 	.word	0x0040185d
  4016c4:	004028f1 	.word	0x004028f1
  4016c8:	00401585 	.word	0x00401585
  4016cc:	004015a1 	.word	0x004015a1
  4016d0:	004015bd 	.word	0x004015bd

004016d4 <MPU9150_getMotion6_fifo>:
    *gz = ((((short)buffer[12]) << 8) | buffer[13])-offset[2];
}

/* FIFO DATA */
short MPU9150_getMotion6_fifo(short* FIFO_MPU,short *offset)
{	
  4016d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016d8:	b082      	sub	sp, #8
  4016da:	4606      	mov	r6, r0
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  4016dc:	2072      	movs	r0, #114	; 0x72
  4016de:	a901      	add	r1, sp, #4
  4016e0:	2202      	movs	r2, #2
  4016e2:	4f1a      	ldr	r7, [pc, #104]	; (40174c <MPU9150_getMotion6_fifo+0x78>)
  4016e4:	47b8      	blx	r7
	uint8_t data[2];
	short temp=0;
	static uint8_t buffer[1024];
	short i=0;
	MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,data, MPU6050_RA_FIFO_COUNTH, 2);
	temp=(short)((data[0]<<8)|data[1]);
  4016e6:	f89d 4004 	ldrb.w	r4, [sp, #4]
  4016ea:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4016ee:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  4016f2:	4d17      	ldr	r5, [pc, #92]	; (401750 <MPU9150_getMotion6_fifo+0x7c>)
  4016f4:	2074      	movs	r0, #116	; 0x74
  4016f6:	4629      	mov	r1, r5
  4016f8:	b2e2      	uxtb	r2, r4
  4016fa:	47b8      	blx	r7
  4016fc:	4628      	mov	r0, r5
  4016fe:	4631      	mov	r1, r6
  401700:	f105 0c01 	add.w	ip, r5, #1
  401704:	f105 0e02 	add.w	lr, r5, #2
  401708:	1cef      	adds	r7, r5, #3
  40170a:	3504      	adds	r5, #4
  40170c:	3602      	adds	r6, #2
  40170e:	2200      	movs	r2, #0
 		MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,buffer,MPU6050_RA_FIFO_R_W   , temp);
 	
	
	 for ( i=0;i<170;i++)
 	{	
		 FIFO_MPU[i] =(((short)buffer[i]) << 8) | buffer[i+1];
  401710:	f890 8000 	ldrb.w	r8, [r0]
  401714:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  401718:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  40171c:	800b      	strh	r3, [r1, #0]
		 FIFO_MPU[i+1] =(((short)buffer[i+2]) << 8) | buffer[i+3];
  40171e:	f81c 8f01 	ldrb.w	r8, [ip, #1]!
  401722:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
  401726:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  40172a:	f821 3f02 	strh.w	r3, [r1, #2]!
		 FIFO_MPU[i+2] =(((short)buffer[i+4]) << 8) | buffer[i+5];
  40172e:	f817 8f01 	ldrb.w	r8, [r7, #1]!
  401732:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  401736:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  40173a:	f826 3f02 	strh.w	r3, [r6, #2]!
  40173e:	3201      	adds	r2, #1
	

 		MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,buffer,MPU6050_RA_FIFO_R_W   , temp);
 	
	
	 for ( i=0;i<170;i++)
  401740:	2aaa      	cmp	r2, #170	; 0xaa
  401742:	d1e5      	bne.n	401710 <MPU9150_getMotion6_fifo+0x3c>
//  		FIFO_MPU[i++] = ((((short)buffer[10]) << 8) | buffer[11])-offset[1];
//  		FIFO_MPU[i++] = ((((short)buffer[12]) << 8) | buffer[13])-offset[2
 	}
	//	FIFO_MPU[i]=0; /* ukonen*/
	return temp;
}
  401744:	b220      	sxth	r0, r4
  401746:	b002      	add	sp, #8
  401748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40174c:	004018a9 	.word	0x004018a9
  401750:	20000a14 	.word	0x20000a14
  401754:	00000000 	.word	0x00000000

00401758 <MPU9150_Gyro_Tempr_Bias>:

/************************************************************************/
/* Compute Tempreature bias Gyro                                        */
/************************************************************************/
void MPU9150_Gyro_Tempr_Bias(short *offset)
{
  401758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40175c:	b083      	sub	sp, #12
  40175e:	4683      	mov	fp, r0
  401760:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  401764:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 401858 <MPU9150_Gyro_Tempr_Bias+0x100>
		MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,buffer, MPU6050_RA_GYRO_XOUT_H  , 6);  
// 		  
// 		Temp=(short)((buffer[0] << 8) | buffer[1]);
// 		Sum[3]+=(float)Temp;
		Temp=(short)((buffer[0] << 8) | buffer[1]);
		Sum[0]+=(float)Temp;
  401768:	4e2f      	ldr	r6, [pc, #188]	; (401828 <MPU9150_Gyro_Tempr_Bias+0xd0>)
  40176a:	4d30      	ldr	r5, [pc, #192]	; (40182c <MPU9150_Gyro_Tempr_Bias+0xd4>)
void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t* pBuffer, uint8_t readAddr, short NumByteToRead)
{
    // ENTR_CRT_SECTION();
// 	for (short i=0;i<NumByteToRead;i++)
// 	{
		MPU_9150_read(readAddr,&pBuffer[0],NumByteToRead);	
  40176c:	2043      	movs	r0, #67	; 0x43
  40176e:	4669      	mov	r1, sp
  401770:	2206      	movs	r2, #6
  401772:	47d0      	blx	sl
	{
		MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS,buffer, MPU6050_RA_GYRO_XOUT_H  , 6);  
// 		  
// 		Temp=(short)((buffer[0] << 8) | buffer[1]);
// 		Sum[3]+=(float)Temp;
		Temp=(short)((buffer[0] << 8) | buffer[1]);
  401774:	f89d 0000 	ldrb.w	r0, [sp]
  401778:	f89d 3001 	ldrb.w	r3, [sp, #1]
  40177c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
		Sum[0]+=(float)Temp;
  401780:	b200      	sxth	r0, r0
  401782:	47b0      	blx	r6
  401784:	4601      	mov	r1, r0
  401786:	4648      	mov	r0, r9
  401788:	47a8      	blx	r5
  40178a:	4681      	mov	r9, r0
		Temp=(short)((buffer[2] << 8) | buffer[3]);
  40178c:	f89d 0002 	ldrb.w	r0, [sp, #2]
  401790:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401794:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
		Sum[1]+=(float)Temp;
  401798:	b200      	sxth	r0, r0
  40179a:	47b0      	blx	r6
  40179c:	4601      	mov	r1, r0
  40179e:	4640      	mov	r0, r8
  4017a0:	47a8      	blx	r5
  4017a2:	4680      	mov	r8, r0
		Temp=(short)((buffer[4] << 8) | buffer[5]);
  4017a4:	f89d 0004 	ldrb.w	r0, [sp, #4]
  4017a8:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4017ac:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  4017b0:	4b1f      	ldr	r3, [pc, #124]	; (401830 <MPU9150_Gyro_Tempr_Bias+0xd8>)
  4017b2:	8018      	strh	r0, [r3, #0]
		Sum[2]+=(float)Temp;
  4017b4:	b200      	sxth	r0, r0
  4017b6:	47b0      	blx	r6
  4017b8:	4601      	mov	r1, r0
  4017ba:	4638      	mov	r0, r7
  4017bc:	47a8      	blx	r5
  4017be:	4607      	mov	r7, r0
		delay_ms(2);
  4017c0:	f244 20f7 	movw	r0, #17143	; 0x42f7
  4017c4:	4b1b      	ldr	r3, [pc, #108]	; (401834 <MPU9150_Gyro_Tempr_Bias+0xdc>)
  4017c6:	4798      	blx	r3
  4017c8:	3c01      	subs	r4, #1
  4017ca:	b2a4      	uxth	r4, r4
	static short Temperature;
	static short Pre_Temp=0;
	uint8_t buffer[8];
	#define NO_OF_SAMPLES 1000
	
	for (short i=0;i<NO_OF_SAMPLES;i++)
  4017cc:	2c00      	cmp	r4, #0
  4017ce:	d1cd      	bne.n	40176c <MPU9150_Gyro_Tempr_Bias+0x14>
	}
	
	/* Temp */
//	Temperature=(short)(((Sum[3]/NO_OF_SAMPLES)/340)+36.53);
	/*X,Y,Z gyro offset */
	offset[0]=(short)(Sum[0]/NO_OF_SAMPLES);
  4017d0:	4c19      	ldr	r4, [pc, #100]	; (401838 <MPU9150_Gyro_Tempr_Bias+0xe0>)
  4017d2:	4648      	mov	r0, r9
  4017d4:	4919      	ldr	r1, [pc, #100]	; (40183c <MPU9150_Gyro_Tempr_Bias+0xe4>)
  4017d6:	47a0      	blx	r4
  4017d8:	4d19      	ldr	r5, [pc, #100]	; (401840 <MPU9150_Gyro_Tempr_Bias+0xe8>)
  4017da:	47a8      	blx	r5
  4017dc:	f8ab 0000 	strh.w	r0, [fp]
	offset[1]=(short)(Sum[1]/NO_OF_SAMPLES);
  4017e0:	4640      	mov	r0, r8
  4017e2:	4916      	ldr	r1, [pc, #88]	; (40183c <MPU9150_Gyro_Tempr_Bias+0xe4>)
  4017e4:	47a0      	blx	r4
  4017e6:	47a8      	blx	r5
  4017e8:	f8ab 0002 	strh.w	r0, [fp, #2]
	offset[2]=(short)(Sum[2]/NO_OF_SAMPLES);
  4017ec:	4638      	mov	r0, r7
  4017ee:	4913      	ldr	r1, [pc, #76]	; (40183c <MPU9150_Gyro_Tempr_Bias+0xe4>)
  4017f0:	47a0      	blx	r4
  4017f2:	47a8      	blx	r5
  4017f4:	f8ab 0004 	strh.w	r0, [fp, #4]
// 		Sum[2]+=(float)Temp;
// 		
// 	}
// 	
	/* Temp */
	Temperature=(short)((Sum[3]/NO_OF_SAMPLES)/340+36.53);
  4017f8:	2000      	movs	r0, #0
  4017fa:	4910      	ldr	r1, [pc, #64]	; (40183c <MPU9150_Gyro_Tempr_Bias+0xe4>)
  4017fc:	47a0      	blx	r4
  4017fe:	4911      	ldr	r1, [pc, #68]	; (401844 <MPU9150_Gyro_Tempr_Bias+0xec>)
  401800:	47a0      	blx	r4
  401802:	4b11      	ldr	r3, [pc, #68]	; (401848 <MPU9150_Gyro_Tempr_Bias+0xf0>)
  401804:	4798      	blx	r3
  401806:	a306      	add	r3, pc, #24	; (adr r3, 401820 <MPU9150_Gyro_Tempr_Bias+0xc8>)
  401808:	e9d3 2300 	ldrd	r2, r3, [r3]
  40180c:	4c0f      	ldr	r4, [pc, #60]	; (40184c <MPU9150_Gyro_Tempr_Bias+0xf4>)
  40180e:	47a0      	blx	r4
  401810:	4b0f      	ldr	r3, [pc, #60]	; (401850 <MPU9150_Gyro_Tempr_Bias+0xf8>)
  401812:	4798      	blx	r3
  401814:	4b0f      	ldr	r3, [pc, #60]	; (401854 <MPU9150_Gyro_Tempr_Bias+0xfc>)
  401816:	8018      	strh	r0, [r3, #0]

// 		

//     }

}
  401818:	b003      	add	sp, #12
  40181a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40181e:	bf00      	nop
  401820:	0a3d70a4 	.word	0x0a3d70a4
  401824:	404243d7 	.word	0x404243d7
  401828:	00404611 	.word	0x00404611
  40182c:	004044a9 	.word	0x004044a9
  401830:	20000e16 	.word	0x20000e16
  401834:	20000001 	.word	0x20000001
  401838:	00404821 	.word	0x00404821
  40183c:	447a0000 	.word	0x447a0000
  401840:	00404959 	.word	0x00404959
  401844:	43aa0000 	.word	0x43aa0000
  401848:	00403e31 	.word	0x00403e31
  40184c:	00403b75 	.word	0x00403b75
  401850:	0040440d 	.word	0x0040440d
  401854:	20000e14 	.word	0x20000e14
  401858:	004018a9 	.word	0x004018a9

0040185c <MPU_9150_send>:
#include <asf.h>
#include "MPU_9150_HAL.h"
#include "MPU_9150.h"

void MPU_9150_send(unsigned char Adress, unsigned char *Data, unsigned char Length)
{
  40185c:	b570      	push	{r4, r5, r6, lr}
  40185e:	b086      	sub	sp, #24
  401860:	4606      	mov	r6, r0
  401862:	460d      	mov	r5, r1
  401864:	4614      	mov	r4, r2
	taskENTER_CRITICAL();
  401866:	4b0c      	ldr	r3, [pc, #48]	; (401898 <MPU_9150_send+0x3c>)
  401868:	4798      	blx	r3

	twi_package_t packet_write = {
  40186a:	2300      	movs	r3, #0
  40186c:	9301      	str	r3, [sp, #4]
  40186e:	9305      	str	r3, [sp, #20]
  401870:	f88d 6004 	strb.w	r6, [sp, #4]
  401874:	2301      	movs	r3, #1
  401876:	9302      	str	r3, [sp, #8]
  401878:	9503      	str	r5, [sp, #12]
  40187a:	9404      	str	r4, [sp, #16]
  40187c:	2368      	movs	r3, #104	; 0x68
  40187e:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = Data,                        // transfer data destination buffer
		.length       = Length  // transfer data size (bytes)

	};
	
	while(twi_master_write(TWI0, &packet_write) != TWI_SUCCESS);
  401882:	4d06      	ldr	r5, [pc, #24]	; (40189c <MPU_9150_send+0x40>)
  401884:	4c06      	ldr	r4, [pc, #24]	; (4018a0 <MPU_9150_send+0x44>)
  401886:	4628      	mov	r0, r5
  401888:	a901      	add	r1, sp, #4
  40188a:	47a0      	blx	r4
  40188c:	2800      	cmp	r0, #0
  40188e:	d1fa      	bne.n	401886 <MPU_9150_send+0x2a>
	//twi_master_write(&TWIC, &packet_write);
	taskEXIT_CRITICAL();
  401890:	4b04      	ldr	r3, [pc, #16]	; (4018a4 <MPU_9150_send+0x48>)
  401892:	4798      	blx	r3

}
  401894:	b006      	add	sp, #24
  401896:	bd70      	pop	{r4, r5, r6, pc}
  401898:	00401b71 	.word	0x00401b71
  40189c:	40018000 	.word	0x40018000
  4018a0:	004007b5 	.word	0x004007b5
  4018a4:	00401b91 	.word	0x00401b91

004018a8 <MPU_9150_read>:
/**************************************/

void MPU_9150_read(unsigned char Adress, unsigned char *Data, unsigned char Length)
{	
  4018a8:	b570      	push	{r4, r5, r6, lr}
  4018aa:	b086      	sub	sp, #24
  4018ac:	4606      	mov	r6, r0
  4018ae:	460d      	mov	r5, r1
  4018b0:	4614      	mov	r4, r2
	taskENTER_CRITICAL();
  4018b2:	4b0b      	ldr	r3, [pc, #44]	; (4018e0 <MPU_9150_read+0x38>)
  4018b4:	4798      	blx	r3

	twi_package_t packet_read = {
  4018b6:	2300      	movs	r3, #0
  4018b8:	9301      	str	r3, [sp, #4]
  4018ba:	9305      	str	r3, [sp, #20]
  4018bc:	f88d 6004 	strb.w	r6, [sp, #4]
  4018c0:	2301      	movs	r3, #1
  4018c2:	9302      	str	r3, [sp, #8]
  4018c4:	9503      	str	r5, [sp, #12]
  4018c6:	9404      	str	r4, [sp, #16]
  4018c8:	2368      	movs	r3, #104	; 0x68
  4018ca:	f88d 3014 	strb.w	r3, [sp, #20]
		.length       = Length  // transfer data size (bytes)

	};
	// Perform a multi-byte read access then check the result.
	//twi_master_read(TWI0, &packet_read);
	twi_master_read(TWI0, &packet_read);
  4018ce:	4805      	ldr	r0, [pc, #20]	; (4018e4 <MPU_9150_read+0x3c>)
  4018d0:	a901      	add	r1, sp, #4
  4018d2:	4b05      	ldr	r3, [pc, #20]	; (4018e8 <MPU_9150_read+0x40>)
  4018d4:	4798      	blx	r3
	//twi

	taskEXIT_CRITICAL();
  4018d6:	4b05      	ldr	r3, [pc, #20]	; (4018ec <MPU_9150_read+0x44>)
  4018d8:	4798      	blx	r3
}
  4018da:	b006      	add	sp, #24
  4018dc:	bd70      	pop	{r4, r5, r6, pc}
  4018de:	bf00      	nop
  4018e0:	00401b71 	.word	0x00401b71
  4018e4:	40018000 	.word	0x40018000
  4018e8:	004006d5 	.word	0x004006d5
  4018ec:	00401b91 	.word	0x00401b91

004018f0 <MPU_TimerCallback>:
volatile short offset[4]={0,0,0,0};
	
extern fourthOrderData_t fourthOrder1000Hz[6];	//MAg and accel 3 axis

void MPU_TimerCallback(xTimerHandle pxTimer)
{	
  4018f0:	b510      	push	{r4, lr}
  4018f2:	f5ad 6d01 	sub.w	sp, sp, #2064	; 0x810
 	MPU9150_Queue XYZ;
	if(xTimerStopFromISR(MPU_Timer,pdPASS)!=pdPASS){};
  4018f6:	4b11      	ldr	r3, [pc, #68]	; (40193c <MPU_TimerCallback+0x4c>)
  4018f8:	6818      	ldr	r0, [r3, #0]
  4018fa:	2200      	movs	r2, #0
  4018fc:	9200      	str	r2, [sp, #0]
  4018fe:	2101      	movs	r1, #1
  401900:	460b      	mov	r3, r1
  401902:	4c0f      	ldr	r4, [pc, #60]	; (401940 <MPU_TimerCallback+0x50>)
  401904:	47a0      	blx	r4
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  401906:	4b0f      	ldr	r3, [pc, #60]	; (401944 <MPU_TimerCallback+0x54>)
  401908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40190a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
		port->PIO_CODR = mask;
  40190e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401912:	4b0c      	ldr	r3, [pc, #48]	; (401944 <MPU_TimerCallback+0x54>)
  401914:	bf14      	ite	ne
  401916:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  401918:	631a      	streq	r2, [r3, #48]	; 0x30
		
	ioport_toggle_pin_level(PERIODE_PIN);
	XYZ.temp=MPU9150_getMotion6_fifo(XYZ.MPU_FIFO,offset);
  40191a:	a803      	add	r0, sp, #12
  40191c:	490a      	ldr	r1, [pc, #40]	; (401948 <MPU_TimerCallback+0x58>)
  40191e:	4b0b      	ldr	r3, [pc, #44]	; (40194c <MPU_TimerCallback+0x5c>)
  401920:	4798      	blx	r3
  401922:	f8ad 080c 	strh.w	r0, [sp, #2060]	; 0x80c
	//ioport_toggle_pin_level(PERIODE_PIN);
	
	if(xQueueSendFromISR(Queue_Senzor_Task,&XYZ,1)!=pdPASS);
  401926:	4b0a      	ldr	r3, [pc, #40]	; (401950 <MPU_TimerCallback+0x60>)
  401928:	6818      	ldr	r0, [r3, #0]
  40192a:	a903      	add	r1, sp, #12
  40192c:	2201      	movs	r2, #1
  40192e:	2300      	movs	r3, #0
  401930:	4c08      	ldr	r4, [pc, #32]	; (401954 <MPU_TimerCallback+0x64>)
  401932:	47a0      	blx	r4
	{
		
	}
	
	
}
  401934:	f50d 6d01 	add.w	sp, sp, #2064	; 0x810
  401938:	bd10      	pop	{r4, pc}
  40193a:	bf00      	nop
  40193c:	2000b144 	.word	0x2000b144
  401940:	00402f55 	.word	0x00402f55
  401944:	400e0e00 	.word	0x400e0e00
  401948:	20000e18 	.word	0x20000e18
  40194c:	004016d5 	.word	0x004016d5
  401950:	2000b140 	.word	0x2000b140
  401954:	004020c9 	.word	0x004020c9

00401958 <Senzor_Task>:
// 	NVIC_EnableIRQ(PIOB_IRQn);
// 	NVIC_SetPriority(PIOB_IRQn,2);
}

void Senzor_Task(void *pvParameters)
{	
  401958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40195c:	f6ad 1d18 	subw	sp, sp, #2328	; 0x918
	MPU9150_Queue XYZ;
	RF_Queue Semtech;
	//EulerAngles Angles;
	portTickType LastWakeTime;
	LastWakeTime=xTaskGetTickCount();
  401960:	4c2e      	ldr	r4, [pc, #184]	; (401a1c <Senzor_Task+0xc4>)
  401962:	47a0      	blx	r4
 	short GyroXYZ[3];
 	short MagXYZ[3];
	short AccXYZ[3];
	
	
	uhel[0]=0;
  401964:	2200      	movs	r2, #0
  401966:	4b2e      	ldr	r3, [pc, #184]	; (401a20 <Senzor_Task+0xc8>)
  401968:	601a      	str	r2, [r3, #0]
	
	taskENTER_CRITICAL();
  40196a:	4b2e      	ldr	r3, [pc, #184]	; (401a24 <Senzor_Task+0xcc>)
  40196c:	4798      	blx	r3
	twi_init();
  40196e:	4b2e      	ldr	r3, [pc, #184]	; (401a28 <Senzor_Task+0xd0>)
  401970:	4798      	blx	r3
	taskEXIT_CRITICAL();
  401972:	4b2e      	ldr	r3, [pc, #184]	; (401a2c <Senzor_Task+0xd4>)
  401974:	4798      	blx	r3
	
	delay_ms(500);
  401976:	482e      	ldr	r0, [pc, #184]	; (401a30 <Senzor_Task+0xd8>)
  401978:	4d2e      	ldr	r5, [pc, #184]	; (401a34 <Senzor_Task+0xdc>)
  40197a:	47a8      	blx	r5
	MPU6050_Initialize();
  40197c:	4b2e      	ldr	r3, [pc, #184]	; (401a38 <Senzor_Task+0xe0>)
  40197e:	4798      	blx	r3
	delay_ms(1000);
  401980:	482e      	ldr	r0, [pc, #184]	; (401a3c <Senzor_Task+0xe4>)
  401982:	47a8      	blx	r5
	MPU9150_Gyro_Tempr_Bias(offset);
  401984:	482e      	ldr	r0, [pc, #184]	; (401a40 <Senzor_Task+0xe8>)
  401986:	4b2f      	ldr	r3, [pc, #188]	; (401a44 <Senzor_Task+0xec>)
  401988:	4798      	blx	r3
	}
	
	short FIFO_MPU[1024];
	short poc=0;
	
	if(xTimerStart(MPU_Timer,0)!=pdPASS){}
  40198a:	4b2f      	ldr	r3, [pc, #188]	; (401a48 <Senzor_Task+0xf0>)
  40198c:	681d      	ldr	r5, [r3, #0]
  40198e:	47a0      	blx	r4
  401990:	4602      	mov	r2, r0
  401992:	2300      	movs	r3, #0
  401994:	9300      	str	r3, [sp, #0]
  401996:	4628      	mov	r0, r5
  401998:	4619      	mov	r1, r3
  40199a:	4c2c      	ldr	r4, [pc, #176]	; (401a4c <Senzor_Task+0xf4>)
  40199c:	47a0      	blx	r4
		
	for (;;)
	{	
		
 		if(xQueueReceive(Queue_Senzor_Task,&XYZ,portMAX_DELAY)==pdPASS)
  40199e:	4d2c      	ldr	r5, [pc, #176]	; (401a50 <Senzor_Task+0xf8>)
  4019a0:	4c2c      	ldr	r4, [pc, #176]	; (401a54 <Senzor_Task+0xfc>)
  4019a2:	6828      	ldr	r0, [r5, #0]
  4019a4:	a945      	add	r1, sp, #276	; 0x114
  4019a6:	f04f 32ff 	mov.w	r2, #4294967295
  4019aa:	2300      	movs	r3, #0
  4019ac:	47a0      	blx	r4
  4019ae:	2801      	cmp	r0, #1
  4019b0:	d1f7      	bne.n	4019a2 <Senzor_Task+0x4a>
 		{	
			 for (short i=0;i<1;i++)
			 {
				GyroXYZ[0]=XYZ.MPU_FIFO[i] ;
  4019b2:	f8bd 9114 	ldrh.w	r9, [sp, #276]	; 0x114
				GyroXYZ[1]=XYZ.MPU_FIFO[i+1] ;
  4019b6:	f8bd 8116 	ldrh.w	r8, [sp, #278]	; 0x116
				GyroXYZ[2]=XYZ.MPU_FIFO[i+2];
  4019ba:	f8bd 7118 	ldrh.w	r7, [sp, #280]	; 0x118
				//usart_serial_write_packet(BOARD_USART,&Semtech.Buffer[0],6);
			
				
			 }
			  
			if(xTimerStart(MPU_Timer,0)!=pdPASS){}
  4019be:	4b22      	ldr	r3, [pc, #136]	; (401a48 <Senzor_Task+0xf0>)
  4019c0:	f8d3 a000 	ldr.w	sl, [r3]
  4019c4:	4b15      	ldr	r3, [pc, #84]	; (401a1c <Senzor_Task+0xc4>)
  4019c6:	4798      	blx	r3
  4019c8:	4602      	mov	r2, r0
  4019ca:	2600      	movs	r6, #0
  4019cc:	9600      	str	r6, [sp, #0]
  4019ce:	4650      	mov	r0, sl
  4019d0:	4631      	mov	r1, r6
  4019d2:	4633      	mov	r3, r6
  4019d4:	f8df c074 	ldr.w	ip, [pc, #116]	; 401a4c <Senzor_Task+0xf4>
  4019d8:	47e0      	blx	ip
			
			temp[0]=(short)(GyroXYZ[0]);
			temp[1]=(short)(GyroXYZ[1]);
			temp[2]=(short)(GyroXYZ[2]);
				
			Semtech.Buffer[0]=(uint8_t)temp[0];	//LOW
  4019da:	f88d 900e 	strb.w	r9, [sp, #14]
			Semtech.Buffer[1]=(uint8_t)(temp[0]>>8);		//HIGH
  4019de:	f349 2907 	sbfx	r9, r9, #8, #8
  4019e2:	f88d 900f 	strb.w	r9, [sp, #15]
			Semtech.Buffer[2]=(uint8_t) temp[1];;
  4019e6:	f88d 8010 	strb.w	r8, [sp, #16]
			Semtech.Buffer[3]=(uint8_t) (temp[1]>>8);
  4019ea:	f348 2807 	sbfx	r8, r8, #8, #8
  4019ee:	f88d 8011 	strb.w	r8, [sp, #17]
			Semtech.Buffer[4]=(uint8_t) temp[2];
  4019f2:	f88d 7012 	strb.w	r7, [sp, #18]
			Semtech.Buffer[5]=(uint8_t)( temp[2]>>8);
  4019f6:	f347 2707 	sbfx	r7, r7, #8, #8
  4019fa:	f88d 7013 	strb.w	r7, [sp, #19]
			
			Semtech.Stat.Data_State=RFLR_STATE_TX_INIT;
  4019fe:	2304      	movs	r3, #4
  401a00:	f8ad 3112 	strh.w	r3, [sp, #274]	; 0x112
			Semtech.Stat.Cmd=STAY_IN_STATE;
  401a04:	23cb      	movs	r3, #203	; 0xcb
  401a06:	f8ad 3110 	strh.w	r3, [sp, #272]	; 0x110
			if(xQueueSend(Queue_RF_Task,&Semtech,1))	//pdPASS=1-
  401a0a:	4b13      	ldr	r3, [pc, #76]	; (401a58 <Senzor_Task+0x100>)
  401a0c:	6818      	ldr	r0, [r3, #0]
  401a0e:	a903      	add	r1, sp, #12
  401a10:	2201      	movs	r2, #1
  401a12:	4633      	mov	r3, r6
  401a14:	4e11      	ldr	r6, [pc, #68]	; (401a5c <Senzor_Task+0x104>)
  401a16:	47b0      	blx	r6
  401a18:	e7c3      	b.n	4019a2 <Senzor_Task+0x4a>
  401a1a:	bf00      	nop
  401a1c:	004026ad 	.word	0x004026ad
  401a20:	20000e20 	.word	0x20000e20
  401a24:	00401b71 	.word	0x00401b71
  401a28:	00400865 	.word	0x00400865
  401a2c:	00401b91 	.word	0x00401b91
  401a30:	00416513 	.word	0x00416513
  401a34:	20000001 	.word	0x20000001
  401a38:	00401645 	.word	0x00401645
  401a3c:	0082ca25 	.word	0x0082ca25
  401a40:	20000e18 	.word	0x20000e18
  401a44:	00401759 	.word	0x00401759
  401a48:	2000b144 	.word	0x2000b144
  401a4c:	00402f55 	.word	0x00402f55
  401a50:	2000b140 	.word	0x2000b140
  401a54:	00402159 	.word	0x00402159
  401a58:	2000b13c 	.word	0x2000b13c
  401a5c:	00401fa9 	.word	0x00401fa9

00401a60 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  401a60:	f100 0308 	add.w	r3, r0, #8
  401a64:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401a66:	f04f 32ff 	mov.w	r2, #4294967295
  401a6a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  401a6c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  401a6e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  401a70:	2300      	movs	r3, #0
  401a72:	6003      	str	r3, [r0, #0]
  401a74:	4770      	bx	lr
  401a76:	bf00      	nop

00401a78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401a78:	2300      	movs	r3, #0
  401a7a:	6103      	str	r3, [r0, #16]
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop

00401a80 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  401a80:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  401a82:	685a      	ldr	r2, [r3, #4]
  401a84:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  401a86:	6842      	ldr	r2, [r0, #4]
  401a88:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401a8a:	685a      	ldr	r2, [r3, #4]
  401a8c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  401a8e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  401a90:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401a92:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401a94:	6803      	ldr	r3, [r0, #0]
  401a96:	3301      	adds	r3, #1
  401a98:	6003      	str	r3, [r0, #0]
  401a9a:	4770      	bx	lr

00401a9c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  401a9c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  401a9e:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401aa0:	f1b4 3fff 	cmp.w	r4, #4294967295
  401aa4:	d101      	bne.n	401aaa <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  401aa6:	6903      	ldr	r3, [r0, #16]
  401aa8:	e00a      	b.n	401ac0 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  401aaa:	f100 0308 	add.w	r3, r0, #8
  401aae:	68c2      	ldr	r2, [r0, #12]
  401ab0:	6812      	ldr	r2, [r2, #0]
  401ab2:	4294      	cmp	r4, r2
  401ab4:	d304      	bcc.n	401ac0 <vListInsert+0x24>
  401ab6:	685b      	ldr	r3, [r3, #4]
  401ab8:	685a      	ldr	r2, [r3, #4]
  401aba:	6812      	ldr	r2, [r2, #0]
  401abc:	4294      	cmp	r4, r2
  401abe:	d2fa      	bcs.n	401ab6 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401ac0:	685a      	ldr	r2, [r3, #4]
  401ac2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  401ac4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401ac6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  401ac8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401aca:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401acc:	6803      	ldr	r3, [r0, #0]
  401ace:	3301      	adds	r3, #1
  401ad0:	6003      	str	r3, [r0, #0]
}
  401ad2:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ad6:	4770      	bx	lr

00401ad8 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401ad8:	6843      	ldr	r3, [r0, #4]
  401ada:	6882      	ldr	r2, [r0, #8]
  401adc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401ade:	6883      	ldr	r3, [r0, #8]
  401ae0:	6842      	ldr	r2, [r0, #4]
  401ae2:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  401ae4:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401ae6:	685a      	ldr	r2, [r3, #4]
  401ae8:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401aea:	bf04      	itt	eq
  401aec:	6882      	ldreq	r2, [r0, #8]
  401aee:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  401af0:	2200      	movs	r2, #0
  401af2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401af4:	681a      	ldr	r2, [r3, #0]
  401af6:	3a01      	subs	r2, #1
  401af8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  401afa:	6818      	ldr	r0, [r3, #0]
}
  401afc:	4770      	bx	lr
  401afe:	bf00      	nop

00401b00 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401b00:	4803      	ldr	r0, [pc, #12]	; (401b10 <prvPortStartFirstTask+0x10>)
  401b02:	6800      	ldr	r0, [r0, #0]
  401b04:	6800      	ldr	r0, [r0, #0]
  401b06:	f380 8808 	msr	MSP, r0
  401b0a:	b662      	cpsie	i
  401b0c:	df00      	svc	0
  401b0e:	bf00      	nop
  401b10:	e000ed08 	.word	0xe000ed08

00401b14 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401b14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401b18:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  401b1c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
  401b20:	2300      	movs	r3, #0
  401b22:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  401b26:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  401b2a:	3840      	subs	r0, #64	; 0x40
  401b2c:	4770      	bx	lr
  401b2e:	bf00      	nop

00401b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  401b30:	4b06      	ldr	r3, [pc, #24]	; (401b4c <pxCurrentTCBConst2>)
  401b32:	6819      	ldr	r1, [r3, #0]
  401b34:	6808      	ldr	r0, [r1, #0]
  401b36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401b3a:	f380 8809 	msr	PSP, r0
  401b3e:	f04f 0000 	mov.w	r0, #0
  401b42:	f380 8811 	msr	BASEPRI, r0
  401b46:	f04e 0e0d 	orr.w	lr, lr, #13
  401b4a:	4770      	bx	lr

00401b4c <pxCurrentTCBConst2>:
  401b4c:	2000aef4 	.word	0x2000aef4

00401b50 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401b50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b54:	4b01      	ldr	r3, [pc, #4]	; (401b5c <vPortYieldFromISR+0xc>)
  401b56:	601a      	str	r2, [r3, #0]
  401b58:	4770      	bx	lr
  401b5a:	bf00      	nop
  401b5c:	e000ed04 	.word	0xe000ed04

00401b60 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  401b60:	f3ef 8011 	mrs	r0, BASEPRI
  401b64:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  401b68:	f381 8811 	msr	BASEPRI, r1
  401b6c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
  401b6e:	2000      	movs	r0, #0

00401b70 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  401b70:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
  401b72:	4b03      	ldr	r3, [pc, #12]	; (401b80 <vPortEnterCritical+0x10>)
  401b74:	4798      	blx	r3
	uxCriticalNesting++;
  401b76:	4a03      	ldr	r2, [pc, #12]	; (401b84 <vPortEnterCritical+0x14>)
  401b78:	6813      	ldr	r3, [r2, #0]
  401b7a:	3301      	adds	r3, #1
  401b7c:	6013      	str	r3, [r2, #0]
  401b7e:	bd08      	pop	{r3, pc}
  401b80:	00401b61 	.word	0x00401b61
  401b84:	2000002c 	.word	0x2000002c

00401b88 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  401b88:	f380 8811 	msr	BASEPRI, r0
  401b8c:	4770      	bx	lr
  401b8e:	bf00      	nop

00401b90 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  401b90:	b508      	push	{r3, lr}
	uxCriticalNesting--;
  401b92:	4a04      	ldr	r2, [pc, #16]	; (401ba4 <vPortExitCritical+0x14>)
  401b94:	6813      	ldr	r3, [r2, #0]
  401b96:	3b01      	subs	r3, #1
  401b98:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401b9a:	b913      	cbnz	r3, 401ba2 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
  401b9c:	2000      	movs	r0, #0
  401b9e:	4b02      	ldr	r3, [pc, #8]	; (401ba8 <vPortExitCritical+0x18>)
  401ba0:	4798      	blx	r3
  401ba2:	bd08      	pop	{r3, pc}
  401ba4:	2000002c 	.word	0x2000002c
  401ba8:	00401b89 	.word	0x00401b89

00401bac <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  401bac:	f3ef 8009 	mrs	r0, PSP
  401bb0:	4b0c      	ldr	r3, [pc, #48]	; (401be4 <pxCurrentTCBConst>)
  401bb2:	681a      	ldr	r2, [r3, #0]
  401bb4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401bb8:	6010      	str	r0, [r2, #0]
  401bba:	e92d 4008 	stmdb	sp!, {r3, lr}
  401bbe:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  401bc2:	f380 8811 	msr	BASEPRI, r0
  401bc6:	f000 fefd 	bl	4029c4 <vTaskSwitchContext>
  401bca:	f04f 0000 	mov.w	r0, #0
  401bce:	f380 8811 	msr	BASEPRI, r0
  401bd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  401bd6:	6819      	ldr	r1, [r3, #0]
  401bd8:	6808      	ldr	r0, [r1, #0]
  401bda:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401bde:	f380 8809 	msr	PSP, r0
  401be2:	4770      	bx	lr

00401be4 <pxCurrentTCBConst>:
  401be4:	2000aef4 	.word	0x2000aef4

00401be8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  401be8:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bee:	4b05      	ldr	r3, [pc, #20]	; (401c04 <SysTick_Handler+0x1c>)
  401bf0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  401bf2:	4b05      	ldr	r3, [pc, #20]	; (401c08 <SysTick_Handler+0x20>)
  401bf4:	4798      	blx	r3
	{
		vTaskIncrementTick();
  401bf6:	4b05      	ldr	r3, [pc, #20]	; (401c0c <SysTick_Handler+0x24>)
  401bf8:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  401bfa:	2000      	movs	r0, #0
  401bfc:	4b04      	ldr	r3, [pc, #16]	; (401c10 <SysTick_Handler+0x28>)
  401bfe:	4798      	blx	r3
  401c00:	bd08      	pop	{r3, pc}
  401c02:	bf00      	nop
  401c04:	e000ed04 	.word	0xe000ed04
  401c08:	00401b61 	.word	0x00401b61
  401c0c:	004026cd 	.word	0x004026cd
  401c10:	00401b89 	.word	0x00401b89

00401c14 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  401c14:	f642 62df 	movw	r2, #11999	; 0x2edf
  401c18:	4b02      	ldr	r3, [pc, #8]	; (401c24 <vPortSetupTimerInterrupt+0x10>)
  401c1a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  401c1c:	2207      	movs	r2, #7
  401c1e:	3b04      	subs	r3, #4
  401c20:	601a      	str	r2, [r3, #0]
  401c22:	4770      	bx	lr
  401c24:	e000e014 	.word	0xe000e014

00401c28 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  401c28:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401c2a:	4b09      	ldr	r3, [pc, #36]	; (401c50 <xPortStartScheduler+0x28>)
  401c2c:	681a      	ldr	r2, [r3, #0]
  401c2e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  401c32:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401c34:	681a      	ldr	r2, [r3, #0]
  401c36:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  401c3a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  401c3c:	4b05      	ldr	r3, [pc, #20]	; (401c54 <xPortStartScheduler+0x2c>)
  401c3e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  401c40:	2400      	movs	r4, #0
  401c42:	4b05      	ldr	r3, [pc, #20]	; (401c58 <xPortStartScheduler+0x30>)
  401c44:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  401c46:	4b05      	ldr	r3, [pc, #20]	; (401c5c <xPortStartScheduler+0x34>)
  401c48:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
  401c4a:	4620      	mov	r0, r4
  401c4c:	bd10      	pop	{r4, pc}
  401c4e:	bf00      	nop
  401c50:	e000ed20 	.word	0xe000ed20
  401c54:	00401c15 	.word	0x00401c15
  401c58:	2000002c 	.word	0x2000002c
  401c5c:	00401b01 	.word	0x00401b01

00401c60 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  401c60:	4a13      	ldr	r2, [pc, #76]	; (401cb0 <prvInsertBlockIntoFreeList+0x50>)
  401c62:	e000      	b.n	401c66 <prvInsertBlockIntoFreeList+0x6>
  401c64:	461a      	mov	r2, r3
  401c66:	6813      	ldr	r3, [r2, #0]
  401c68:	4283      	cmp	r3, r0
  401c6a:	d3fb      	bcc.n	401c64 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  401c6c:	b430      	push	{r4, r5}
  401c6e:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  401c70:	6854      	ldr	r4, [r2, #4]
  401c72:	1915      	adds	r5, r2, r4
  401c74:	4285      	cmp	r5, r0
  401c76:	d103      	bne.n	401c80 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  401c78:	6868      	ldr	r0, [r5, #4]
  401c7a:	4404      	add	r4, r0
  401c7c:	6054      	str	r4, [r2, #4]
  401c7e:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  401c80:	6842      	ldr	r2, [r0, #4]
  401c82:	1884      	adds	r4, r0, r2
  401c84:	429c      	cmp	r4, r3
  401c86:	d10c      	bne.n	401ca2 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  401c88:	4b0a      	ldr	r3, [pc, #40]	; (401cb4 <prvInsertBlockIntoFreeList+0x54>)
  401c8a:	681b      	ldr	r3, [r3, #0]
  401c8c:	429c      	cmp	r4, r3
  401c8e:	d006      	beq.n	401c9e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  401c90:	6863      	ldr	r3, [r4, #4]
  401c92:	441a      	add	r2, r3
  401c94:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  401c96:	680b      	ldr	r3, [r1, #0]
  401c98:	681b      	ldr	r3, [r3, #0]
  401c9a:	6003      	str	r3, [r0, #0]
  401c9c:	e002      	b.n	401ca4 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  401c9e:	6004      	str	r4, [r0, #0]
  401ca0:	e000      	b.n	401ca4 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  401ca2:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  401ca4:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  401ca6:	bf18      	it	ne
  401ca8:	6008      	strne	r0, [r1, #0]
	}
}
  401caa:	bc30      	pop	{r4, r5}
  401cac:	4770      	bx	lr
  401cae:	bf00      	nop
  401cb0:	2000ae34 	.word	0x2000ae34
  401cb4:	2000ae30 	.word	0x2000ae30

00401cb8 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401cb8:	b538      	push	{r3, r4, r5, lr}
  401cba:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
  401cbc:	4b29      	ldr	r3, [pc, #164]	; (401d64 <pvPortMalloc+0xac>)
  401cbe:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  401cc0:	4b29      	ldr	r3, [pc, #164]	; (401d68 <pvPortMalloc+0xb0>)
  401cc2:	681b      	ldr	r3, [r3, #0]
  401cc4:	b99b      	cbnz	r3, 401cee <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  401cc6:	4a29      	ldr	r2, [pc, #164]	; (401d6c <pvPortMalloc+0xb4>)
  401cc8:	4b29      	ldr	r3, [pc, #164]	; (401d70 <pvPortMalloc+0xb8>)
  401cca:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
  401ccc:	2100      	movs	r1, #0
  401cce:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
  401cd0:	f649 72f0 	movw	r2, #40944	; 0x9ff0
  401cd4:	1898      	adds	r0, r3, r2
  401cd6:	4d24      	ldr	r5, [pc, #144]	; (401d68 <pvPortMalloc+0xb0>)
  401cd8:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
  401cda:	f649 75f4 	movw	r5, #40948	; 0x9ff4
  401cde:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
  401ce0:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  401ce2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  401ce4:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  401ce6:	4a23      	ldr	r2, [pc, #140]	; (401d74 <pvPortMalloc+0xbc>)
  401ce8:	6813      	ldr	r3, [r2, #0]
  401cea:	3b10      	subs	r3, #16
  401cec:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  401cee:	2c00      	cmp	r4, #0
  401cf0:	d02e      	beq.n	401d50 <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
  401cf2:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  401cf6:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  401cfa:	bf1c      	itt	ne
  401cfc:	f022 0207 	bicne.w	r2, r2, #7
  401d00:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  401d02:	1e51      	subs	r1, r2, #1
  401d04:	f649 73fe 	movw	r3, #40958	; 0x9ffe
  401d08:	4299      	cmp	r1, r3
  401d0a:	d823      	bhi.n	401d54 <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
  401d0c:	4917      	ldr	r1, [pc, #92]	; (401d6c <pvPortMalloc+0xb4>)
  401d0e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401d10:	e001      	b.n	401d16 <pvPortMalloc+0x5e>
  401d12:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
  401d14:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  401d16:	6863      	ldr	r3, [r4, #4]
  401d18:	429a      	cmp	r2, r3
  401d1a:	d902      	bls.n	401d22 <pvPortMalloc+0x6a>
  401d1c:	6823      	ldr	r3, [r4, #0]
  401d1e:	2b00      	cmp	r3, #0
  401d20:	d1f7      	bne.n	401d12 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  401d22:	4b11      	ldr	r3, [pc, #68]	; (401d68 <pvPortMalloc+0xb0>)
  401d24:	681b      	ldr	r3, [r3, #0]
  401d26:	429c      	cmp	r4, r3
  401d28:	d016      	beq.n	401d58 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  401d2a:	680d      	ldr	r5, [r1, #0]
  401d2c:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  401d2e:	6823      	ldr	r3, [r4, #0]
  401d30:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  401d32:	6863      	ldr	r3, [r4, #4]
  401d34:	1a9b      	subs	r3, r3, r2
  401d36:	2b20      	cmp	r3, #32
  401d38:	d904      	bls.n	401d44 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  401d3a:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  401d3c:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
  401d3e:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  401d40:	4b0d      	ldr	r3, [pc, #52]	; (401d78 <pvPortMalloc+0xc0>)
  401d42:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  401d44:	4a0b      	ldr	r2, [pc, #44]	; (401d74 <pvPortMalloc+0xbc>)
  401d46:	6813      	ldr	r3, [r2, #0]
  401d48:	6861      	ldr	r1, [r4, #4]
  401d4a:	1a5b      	subs	r3, r3, r1
  401d4c:	6013      	str	r3, [r2, #0]
  401d4e:	e004      	b.n	401d5a <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  401d50:	2500      	movs	r5, #0
  401d52:	e002      	b.n	401d5a <pvPortMalloc+0xa2>
  401d54:	2500      	movs	r5, #0
  401d56:	e000      	b.n	401d5a <pvPortMalloc+0xa2>
  401d58:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
  401d5a:	4b08      	ldr	r3, [pc, #32]	; (401d7c <pvPortMalloc+0xc4>)
  401d5c:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  401d5e:	4628      	mov	r0, r5
  401d60:	bd38      	pop	{r3, r4, r5, pc}
  401d62:	bf00      	nop
  401d64:	0040269d 	.word	0x0040269d
  401d68:	2000ae30 	.word	0x2000ae30
  401d6c:	2000ae34 	.word	0x2000ae34
  401d70:	20000e30 	.word	0x20000e30
  401d74:	20000030 	.word	0x20000030
  401d78:	00401c61 	.word	0x00401c61
  401d7c:	004027ed 	.word	0x004027ed

00401d80 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
  401d80:	b180      	cbz	r0, 401da4 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  401d82:	b510      	push	{r4, lr}
  401d84:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
  401d86:	4b08      	ldr	r3, [pc, #32]	; (401da8 <vPortFree+0x28>)
  401d88:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  401d8a:	4a08      	ldr	r2, [pc, #32]	; (401dac <vPortFree+0x2c>)
  401d8c:	6811      	ldr	r1, [r2, #0]
  401d8e:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401d92:	440b      	add	r3, r1
  401d94:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  401d96:	f1a4 0010 	sub.w	r0, r4, #16
  401d9a:	4b05      	ldr	r3, [pc, #20]	; (401db0 <vPortFree+0x30>)
  401d9c:	4798      	blx	r3
		}
		xTaskResumeAll();
  401d9e:	4b05      	ldr	r3, [pc, #20]	; (401db4 <vPortFree+0x34>)
  401da0:	4798      	blx	r3
  401da2:	bd10      	pop	{r4, pc}
  401da4:	4770      	bx	lr
  401da6:	bf00      	nop
  401da8:	0040269d 	.word	0x0040269d
  401dac:	20000030 	.word	0x20000030
  401db0:	00401c61 	.word	0x00401c61
  401db4:	004027ed 	.word	0x004027ed

00401db8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  401db8:	b510      	push	{r4, lr}
  401dba:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  401dbc:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401dbe:	b93b      	cbnz	r3, 401dd0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401dc0:	6803      	ldr	r3, [r0, #0]
  401dc2:	bb1b      	cbnz	r3, 401e0c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401dc4:	6840      	ldr	r0, [r0, #4]
  401dc6:	4b13      	ldr	r3, [pc, #76]	; (401e14 <prvCopyDataToQueue+0x5c>)
  401dc8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401dca:	2300      	movs	r3, #0
  401dcc:	6063      	str	r3, [r4, #4]
  401dce:	e01d      	b.n	401e0c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  401dd0:	b96a      	cbnz	r2, 401dee <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401dd2:	6880      	ldr	r0, [r0, #8]
  401dd4:	461a      	mov	r2, r3
  401dd6:	4b10      	ldr	r3, [pc, #64]	; (401e18 <prvCopyDataToQueue+0x60>)
  401dd8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401dda:	68a2      	ldr	r2, [r4, #8]
  401ddc:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401dde:	4413      	add	r3, r2
  401de0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  401de2:	6862      	ldr	r2, [r4, #4]
  401de4:	4293      	cmp	r3, r2
  401de6:	d311      	bcc.n	401e0c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401de8:	6823      	ldr	r3, [r4, #0]
  401dea:	60a3      	str	r3, [r4, #8]
  401dec:	e00e      	b.n	401e0c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401dee:	68c0      	ldr	r0, [r0, #12]
  401df0:	461a      	mov	r2, r3
  401df2:	4b09      	ldr	r3, [pc, #36]	; (401e18 <prvCopyDataToQueue+0x60>)
  401df4:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  401df6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401df8:	425b      	negs	r3, r3
  401dfa:	68e2      	ldr	r2, [r4, #12]
  401dfc:	441a      	add	r2, r3
  401dfe:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  401e00:	6821      	ldr	r1, [r4, #0]
  401e02:	428a      	cmp	r2, r1
  401e04:	d202      	bcs.n	401e0c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401e06:	6862      	ldr	r2, [r4, #4]
  401e08:	4413      	add	r3, r2
  401e0a:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401e0c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e0e:	3301      	adds	r3, #1
  401e10:	63a3      	str	r3, [r4, #56]	; 0x38
  401e12:	bd10      	pop	{r4, pc}
  401e14:	00402dc1 	.word	0x00402dc1
  401e18:	00404f61 	.word	0x00404f61

00401e1c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  401e1c:	b538      	push	{r3, r4, r5, lr}
  401e1e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  401e20:	6800      	ldr	r0, [r0, #0]
  401e22:	b158      	cbz	r0, 401e3c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  401e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  401e26:	68dc      	ldr	r4, [r3, #12]
  401e28:	4414      	add	r4, r2
  401e2a:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  401e2c:	685d      	ldr	r5, [r3, #4]
  401e2e:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  401e30:	bf28      	it	cs
  401e32:	60d8      	strcs	r0, [r3, #12]
  401e34:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  401e36:	68d9      	ldr	r1, [r3, #12]
  401e38:	4b01      	ldr	r3, [pc, #4]	; (401e40 <prvCopyDataFromQueue+0x24>)
  401e3a:	4798      	blx	r3
  401e3c:	bd38      	pop	{r3, r4, r5, pc}
  401e3e:	bf00      	nop
  401e40:	00404f61 	.word	0x00404f61

00401e44 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  401e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e46:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401e48:	4b1e      	ldr	r3, [pc, #120]	; (401ec4 <prvUnlockQueue+0x80>)
  401e4a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401e4c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e4e:	2b00      	cmp	r3, #0
  401e50:	dd13      	ble.n	401e7a <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401e52:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401e54:	b91b      	cbnz	r3, 401e5e <prvUnlockQueue+0x1a>
  401e56:	e010      	b.n	401e7a <prvUnlockQueue+0x36>
  401e58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401e5a:	b923      	cbnz	r3, 401e66 <prvUnlockQueue+0x22>
  401e5c:	e00d      	b.n	401e7a <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401e5e:	f104 0624 	add.w	r6, r4, #36	; 0x24
  401e62:	4d19      	ldr	r5, [pc, #100]	; (401ec8 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  401e64:	4f19      	ldr	r7, [pc, #100]	; (401ecc <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401e66:	4630      	mov	r0, r6
  401e68:	47a8      	blx	r5
  401e6a:	b100      	cbz	r0, 401e6e <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  401e6c:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
  401e6e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e70:	3b01      	subs	r3, #1
  401e72:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401e74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e76:	2b00      	cmp	r3, #0
  401e78:	dcee      	bgt.n	401e58 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  401e7a:	f04f 33ff 	mov.w	r3, #4294967295
  401e7e:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  401e80:	4b13      	ldr	r3, [pc, #76]	; (401ed0 <prvUnlockQueue+0x8c>)
  401e82:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401e84:	4b0f      	ldr	r3, [pc, #60]	; (401ec4 <prvUnlockQueue+0x80>)
  401e86:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401e88:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401e8a:	2b00      	cmp	r3, #0
  401e8c:	dd13      	ble.n	401eb6 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401e8e:	6923      	ldr	r3, [r4, #16]
  401e90:	b91b      	cbnz	r3, 401e9a <prvUnlockQueue+0x56>
  401e92:	e010      	b.n	401eb6 <prvUnlockQueue+0x72>
  401e94:	6923      	ldr	r3, [r4, #16]
  401e96:	b923      	cbnz	r3, 401ea2 <prvUnlockQueue+0x5e>
  401e98:	e00d      	b.n	401eb6 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401e9a:	f104 0610 	add.w	r6, r4, #16
  401e9e:	4d0a      	ldr	r5, [pc, #40]	; (401ec8 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  401ea0:	4f0a      	ldr	r7, [pc, #40]	; (401ecc <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401ea2:	4630      	mov	r0, r6
  401ea4:	47a8      	blx	r5
  401ea6:	b100      	cbz	r0, 401eaa <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
  401ea8:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
  401eaa:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401eac:	3b01      	subs	r3, #1
  401eae:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401eb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	dcee      	bgt.n	401e94 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  401eb6:	f04f 33ff 	mov.w	r3, #4294967295
  401eba:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  401ebc:	4b04      	ldr	r3, [pc, #16]	; (401ed0 <prvUnlockQueue+0x8c>)
  401ebe:	4798      	blx	r3
  401ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401ec2:	bf00      	nop
  401ec4:	00401b71 	.word	0x00401b71
  401ec8:	00402bd9 	.word	0x00402bd9
  401ecc:	00402d09 	.word	0x00402d09
  401ed0:	00401b91 	.word	0x00401b91

00401ed4 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  401ed4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401ed6:	b918      	cbnz	r0, 401ee0 <xQueueGenericReset+0xc>
  401ed8:	4b17      	ldr	r3, [pc, #92]	; (401f38 <xQueueGenericReset+0x64>)
  401eda:	4798      	blx	r3
  401edc:	bf00      	nop
  401ede:	e7fd      	b.n	401edc <xQueueGenericReset+0x8>
  401ee0:	460d      	mov	r5, r1
  401ee2:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
  401ee4:	4b15      	ldr	r3, [pc, #84]	; (401f3c <xQueueGenericReset+0x68>)
  401ee6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401ee8:	6822      	ldr	r2, [r4, #0]
  401eea:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401eec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401eee:	fb03 f301 	mul.w	r3, r3, r1
  401ef2:	18d0      	adds	r0, r2, r3
  401ef4:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  401ef6:	2000      	movs	r0, #0
  401ef8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401efa:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  401efc:	1a5b      	subs	r3, r3, r1
  401efe:	4413      	add	r3, r2
  401f00:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401f02:	f04f 33ff 	mov.w	r3, #4294967295
  401f06:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401f08:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401f0a:	b955      	cbnz	r5, 401f22 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f0c:	6923      	ldr	r3, [r4, #16]
  401f0e:	b17b      	cbz	r3, 401f30 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401f10:	f104 0010 	add.w	r0, r4, #16
  401f14:	4b0a      	ldr	r3, [pc, #40]	; (401f40 <xQueueGenericReset+0x6c>)
  401f16:	4798      	blx	r3
  401f18:	2801      	cmp	r0, #1
  401f1a:	d109      	bne.n	401f30 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
  401f1c:	4b09      	ldr	r3, [pc, #36]	; (401f44 <xQueueGenericReset+0x70>)
  401f1e:	4798      	blx	r3
  401f20:	e006      	b.n	401f30 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401f22:	f104 0010 	add.w	r0, r4, #16
  401f26:	4d08      	ldr	r5, [pc, #32]	; (401f48 <xQueueGenericReset+0x74>)
  401f28:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401f2a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f2e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
  401f30:	4b06      	ldr	r3, [pc, #24]	; (401f4c <xQueueGenericReset+0x78>)
  401f32:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
  401f34:	2001      	movs	r0, #1
  401f36:	bd38      	pop	{r3, r4, r5, pc}
  401f38:	00401b61 	.word	0x00401b61
  401f3c:	00401b71 	.word	0x00401b71
  401f40:	00402bd9 	.word	0x00402bd9
  401f44:	00401b51 	.word	0x00401b51
  401f48:	00401a61 	.word	0x00401a61
  401f4c:	00401b91 	.word	0x00401b91

00401f50 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  401f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  401f52:	b1a0      	cbz	r0, 401f7e <xQueueGenericCreate+0x2e>
  401f54:	460d      	mov	r5, r1
  401f56:	4617      	mov	r7, r2
  401f58:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  401f5a:	2050      	movs	r0, #80	; 0x50
  401f5c:	4b0e      	ldr	r3, [pc, #56]	; (401f98 <xQueueGenericCreate+0x48>)
  401f5e:	4798      	blx	r3
		if( pxNewQueue != NULL )
  401f60:	4604      	mov	r4, r0
  401f62:	b160      	cbz	r0, 401f7e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  401f64:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  401f68:	3001      	adds	r0, #1
  401f6a:	4b0b      	ldr	r3, [pc, #44]	; (401f98 <xQueueGenericCreate+0x48>)
  401f6c:	4798      	blx	r3
  401f6e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  401f70:	b940      	cbnz	r0, 401f84 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  401f72:	4620      	mov	r0, r4
  401f74:	4b09      	ldr	r3, [pc, #36]	; (401f9c <xQueueGenericCreate+0x4c>)
  401f76:	4798      	blx	r3
  401f78:	e001      	b.n	401f7e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
  401f7a:	bf00      	nop
  401f7c:	e7fd      	b.n	401f7a <xQueueGenericCreate+0x2a>
  401f7e:	4b08      	ldr	r3, [pc, #32]	; (401fa0 <xQueueGenericCreate+0x50>)
  401f80:	4798      	blx	r3
  401f82:	e7fa      	b.n	401f7a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  401f84:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  401f86:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  401f88:	4620      	mov	r0, r4
  401f8a:	2101      	movs	r1, #1
  401f8c:	4b05      	ldr	r3, [pc, #20]	; (401fa4 <xQueueGenericCreate+0x54>)
  401f8e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  401f90:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
  401f94:	4620      	mov	r0, r4
  401f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f98:	00401cb9 	.word	0x00401cb9
  401f9c:	00401d81 	.word	0x00401d81
  401fa0:	00401b61 	.word	0x00401b61
  401fa4:	00401ed5 	.word	0x00401ed5

00401fa8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  401fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401fac:	b085      	sub	sp, #20
  401fae:	9201      	str	r2, [sp, #4]
  401fb0:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  401fb2:	b918      	cbnz	r0, 401fbc <xQueueGenericSend+0x14>
  401fb4:	4b38      	ldr	r3, [pc, #224]	; (402098 <xQueueGenericSend+0xf0>)
  401fb6:	4798      	blx	r3
  401fb8:	bf00      	nop
  401fba:	e7fd      	b.n	401fb8 <xQueueGenericSend+0x10>
  401fbc:	468a      	mov	sl, r1
  401fbe:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401fc0:	b929      	cbnz	r1, 401fce <xQueueGenericSend+0x26>
  401fc2:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401fc4:	b12b      	cbz	r3, 401fd2 <xQueueGenericSend+0x2a>
  401fc6:	4b34      	ldr	r3, [pc, #208]	; (402098 <xQueueGenericSend+0xf0>)
  401fc8:	4798      	blx	r3
  401fca:	bf00      	nop
  401fcc:	e7fd      	b.n	401fca <xQueueGenericSend+0x22>
  401fce:	2700      	movs	r7, #0
  401fd0:	e000      	b.n	401fd4 <xQueueGenericSend+0x2c>
  401fd2:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401fd4:	4e31      	ldr	r6, [pc, #196]	; (40209c <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  401fd6:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 4020c4 <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  401fda:	4d31      	ldr	r5, [pc, #196]	; (4020a0 <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  401fdc:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401fde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401fe0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fe2:	429a      	cmp	r2, r3
  401fe4:	d212      	bcs.n	40200c <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401fe6:	4620      	mov	r0, r4
  401fe8:	4651      	mov	r1, sl
  401fea:	9a00      	ldr	r2, [sp, #0]
  401fec:	4b2d      	ldr	r3, [pc, #180]	; (4020a4 <xQueueGenericSend+0xfc>)
  401fee:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401ff0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ff2:	b13b      	cbz	r3, 402004 <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401ff4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401ff8:	4b2b      	ldr	r3, [pc, #172]	; (4020a8 <xQueueGenericSend+0x100>)
  401ffa:	4798      	blx	r3
  401ffc:	2801      	cmp	r0, #1
  401ffe:	d101      	bne.n	402004 <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  402000:	4b2a      	ldr	r3, [pc, #168]	; (4020ac <xQueueGenericSend+0x104>)
  402002:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  402004:	4b26      	ldr	r3, [pc, #152]	; (4020a0 <xQueueGenericSend+0xf8>)
  402006:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  402008:	2001      	movs	r0, #1
  40200a:	e042      	b.n	402092 <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40200c:	9b01      	ldr	r3, [sp, #4]
  40200e:	b91b      	cbnz	r3, 402018 <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402010:	4b23      	ldr	r3, [pc, #140]	; (4020a0 <xQueueGenericSend+0xf8>)
  402012:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  402014:	2000      	movs	r0, #0
  402016:	e03c      	b.n	402092 <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
  402018:	b917      	cbnz	r7, 402020 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40201a:	a802      	add	r0, sp, #8
  40201c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  40201e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  402020:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402022:	4b23      	ldr	r3, [pc, #140]	; (4020b0 <xQueueGenericSend+0x108>)
  402024:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402026:	47b0      	blx	r6
  402028:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40202a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40202e:	bf04      	itt	eq
  402030:	2300      	moveq	r3, #0
  402032:	6463      	streq	r3, [r4, #68]	; 0x44
  402034:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402036:	f1b3 3fff 	cmp.w	r3, #4294967295
  40203a:	bf04      	itt	eq
  40203c:	2300      	moveq	r3, #0
  40203e:	64a3      	streq	r3, [r4, #72]	; 0x48
  402040:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402042:	a802      	add	r0, sp, #8
  402044:	a901      	add	r1, sp, #4
  402046:	4b1b      	ldr	r3, [pc, #108]	; (4020b4 <xQueueGenericSend+0x10c>)
  402048:	4798      	blx	r3
  40204a:	b9e0      	cbnz	r0, 402086 <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40204c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  40204e:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
  402052:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402056:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402058:	45c1      	cmp	r9, r8
  40205a:	d10e      	bne.n	40207a <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40205c:	f104 0010 	add.w	r0, r4, #16
  402060:	9901      	ldr	r1, [sp, #4]
  402062:	4b15      	ldr	r3, [pc, #84]	; (4020b8 <xQueueGenericSend+0x110>)
  402064:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  402066:	4620      	mov	r0, r4
  402068:	4b14      	ldr	r3, [pc, #80]	; (4020bc <xQueueGenericSend+0x114>)
  40206a:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40206c:	4b14      	ldr	r3, [pc, #80]	; (4020c0 <xQueueGenericSend+0x118>)
  40206e:	4798      	blx	r3
  402070:	2800      	cmp	r0, #0
  402072:	d1b3      	bne.n	401fdc <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
  402074:	4b0d      	ldr	r3, [pc, #52]	; (4020ac <xQueueGenericSend+0x104>)
  402076:	4798      	blx	r3
  402078:	e7b0      	b.n	401fdc <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40207a:	4620      	mov	r0, r4
  40207c:	4b0f      	ldr	r3, [pc, #60]	; (4020bc <xQueueGenericSend+0x114>)
  40207e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402080:	4b0f      	ldr	r3, [pc, #60]	; (4020c0 <xQueueGenericSend+0x118>)
  402082:	4798      	blx	r3
  402084:	e7aa      	b.n	401fdc <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  402086:	4620      	mov	r0, r4
  402088:	4b0c      	ldr	r3, [pc, #48]	; (4020bc <xQueueGenericSend+0x114>)
  40208a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40208c:	4b0c      	ldr	r3, [pc, #48]	; (4020c0 <xQueueGenericSend+0x118>)
  40208e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  402090:	2000      	movs	r0, #0
		}
	}
}
  402092:	b005      	add	sp, #20
  402094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402098:	00401b61 	.word	0x00401b61
  40209c:	00401b71 	.word	0x00401b71
  4020a0:	00401b91 	.word	0x00401b91
  4020a4:	00401db9 	.word	0x00401db9
  4020a8:	00402bd9 	.word	0x00402bd9
  4020ac:	00401b51 	.word	0x00401b51
  4020b0:	0040269d 	.word	0x0040269d
  4020b4:	00402c85 	.word	0x00402c85
  4020b8:	00402b35 	.word	0x00402b35
  4020bc:	00401e45 	.word	0x00401e45
  4020c0:	004027ed 	.word	0x004027ed
  4020c4:	00402c5d 	.word	0x00402c5d

004020c8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  4020c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  4020cc:	b918      	cbnz	r0, 4020d6 <xQueueGenericSendFromISR+0xe>
  4020ce:	4b1e      	ldr	r3, [pc, #120]	; (402148 <xQueueGenericSendFromISR+0x80>)
  4020d0:	4798      	blx	r3
  4020d2:	bf00      	nop
  4020d4:	e7fd      	b.n	4020d2 <xQueueGenericSendFromISR+0xa>
  4020d6:	460e      	mov	r6, r1
  4020d8:	4615      	mov	r5, r2
  4020da:	4698      	mov	r8, r3
  4020dc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4020de:	b929      	cbnz	r1, 4020ec <xQueueGenericSendFromISR+0x24>
  4020e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4020e2:	b11b      	cbz	r3, 4020ec <xQueueGenericSendFromISR+0x24>
  4020e4:	4b18      	ldr	r3, [pc, #96]	; (402148 <xQueueGenericSendFromISR+0x80>)
  4020e6:	4798      	blx	r3
  4020e8:	bf00      	nop
  4020ea:	e7fd      	b.n	4020e8 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4020ec:	4b16      	ldr	r3, [pc, #88]	; (402148 <xQueueGenericSendFromISR+0x80>)
  4020ee:	4798      	blx	r3
  4020f0:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4020f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4020f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4020f6:	429a      	cmp	r2, r3
  4020f8:	d218      	bcs.n	40212c <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4020fa:	4620      	mov	r0, r4
  4020fc:	4631      	mov	r1, r6
  4020fe:	4642      	mov	r2, r8
  402100:	4b12      	ldr	r3, [pc, #72]	; (40214c <xQueueGenericSendFromISR+0x84>)
  402102:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  402104:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402106:	f1b3 3fff 	cmp.w	r3, #4294967295
  40210a:	d10a      	bne.n	402122 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40210c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40210e:	b17b      	cbz	r3, 402130 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402110:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402114:	4b0e      	ldr	r3, [pc, #56]	; (402150 <xQueueGenericSendFromISR+0x88>)
  402116:	4798      	blx	r3
  402118:	b160      	cbz	r0, 402134 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  40211a:	b16d      	cbz	r5, 402138 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  40211c:	2401      	movs	r4, #1
  40211e:	602c      	str	r4, [r5, #0]
  402120:	e00b      	b.n	40213a <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  402122:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402124:	3301      	adds	r3, #1
  402126:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
  402128:	2401      	movs	r4, #1
  40212a:	e006      	b.n	40213a <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  40212c:	2400      	movs	r4, #0
  40212e:	e004      	b.n	40213a <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
  402130:	2401      	movs	r4, #1
  402132:	e002      	b.n	40213a <xQueueGenericSendFromISR+0x72>
  402134:	2401      	movs	r4, #1
  402136:	e000      	b.n	40213a <xQueueGenericSendFromISR+0x72>
  402138:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  40213a:	4638      	mov	r0, r7
  40213c:	4b05      	ldr	r3, [pc, #20]	; (402154 <xQueueGenericSendFromISR+0x8c>)
  40213e:	4798      	blx	r3

	return xReturn;
}
  402140:	4620      	mov	r0, r4
  402142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402146:	bf00      	nop
  402148:	00401b61 	.word	0x00401b61
  40214c:	00401db9 	.word	0x00401db9
  402150:	00402bd9 	.word	0x00402bd9
  402154:	00401b89 	.word	0x00401b89

00402158 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  402158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40215c:	b085      	sub	sp, #20
  40215e:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  402160:	b918      	cbnz	r0, 40216a <xQueueGenericReceive+0x12>
  402162:	4b46      	ldr	r3, [pc, #280]	; (40227c <xQueueGenericReceive+0x124>)
  402164:	4798      	blx	r3
  402166:	bf00      	nop
  402168:	e7fd      	b.n	402166 <xQueueGenericReceive+0xe>
  40216a:	4689      	mov	r9, r1
  40216c:	469a      	mov	sl, r3
  40216e:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  402170:	b929      	cbnz	r1, 40217e <xQueueGenericReceive+0x26>
  402172:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402174:	b12b      	cbz	r3, 402182 <xQueueGenericReceive+0x2a>
  402176:	4b41      	ldr	r3, [pc, #260]	; (40227c <xQueueGenericReceive+0x124>)
  402178:	4798      	blx	r3
  40217a:	bf00      	nop
  40217c:	e7fd      	b.n	40217a <xQueueGenericReceive+0x22>
  40217e:	2700      	movs	r7, #0
  402180:	e000      	b.n	402184 <xQueueGenericReceive+0x2c>
  402182:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  402184:	4e3e      	ldr	r6, [pc, #248]	; (402280 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402186:	f8df b128 	ldr.w	fp, [pc, #296]	; 4022b0 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
  40218a:	4d3e      	ldr	r5, [pc, #248]	; (402284 <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  40218c:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  40218e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402190:	b343      	cbz	r3, 4021e4 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  402192:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402194:	4620      	mov	r0, r4
  402196:	4649      	mov	r1, r9
  402198:	4b3b      	ldr	r3, [pc, #236]	; (402288 <xQueueGenericReceive+0x130>)
  40219a:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  40219c:	f1ba 0f00 	cmp.w	sl, #0
  4021a0:	d112      	bne.n	4021c8 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  4021a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4021a4:	3b01      	subs	r3, #1
  4021a6:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4021a8:	6823      	ldr	r3, [r4, #0]
  4021aa:	b913      	cbnz	r3, 4021b2 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4021ac:	4b37      	ldr	r3, [pc, #220]	; (40228c <xQueueGenericReceive+0x134>)
  4021ae:	4798      	blx	r3
  4021b0:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4021b2:	6923      	ldr	r3, [r4, #16]
  4021b4:	b193      	cbz	r3, 4021dc <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4021b6:	f104 0010 	add.w	r0, r4, #16
  4021ba:	4b35      	ldr	r3, [pc, #212]	; (402290 <xQueueGenericReceive+0x138>)
  4021bc:	4798      	blx	r3
  4021be:	2801      	cmp	r0, #1
  4021c0:	d10c      	bne.n	4021dc <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
  4021c2:	4b34      	ldr	r3, [pc, #208]	; (402294 <xQueueGenericReceive+0x13c>)
  4021c4:	4798      	blx	r3
  4021c6:	e009      	b.n	4021dc <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4021c8:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4021ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4021cc:	b133      	cbz	r3, 4021dc <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4021ce:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021d2:	4b2f      	ldr	r3, [pc, #188]	; (402290 <xQueueGenericReceive+0x138>)
  4021d4:	4798      	blx	r3
  4021d6:	b108      	cbz	r0, 4021dc <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  4021d8:	4b2e      	ldr	r3, [pc, #184]	; (402294 <xQueueGenericReceive+0x13c>)
  4021da:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  4021dc:	4b29      	ldr	r3, [pc, #164]	; (402284 <xQueueGenericReceive+0x12c>)
  4021de:	4798      	blx	r3
				return pdPASS;
  4021e0:	2001      	movs	r0, #1
  4021e2:	e048      	b.n	402276 <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  4021e4:	9b01      	ldr	r3, [sp, #4]
  4021e6:	b91b      	cbnz	r3, 4021f0 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4021e8:	4b26      	ldr	r3, [pc, #152]	; (402284 <xQueueGenericReceive+0x12c>)
  4021ea:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4021ec:	2000      	movs	r0, #0
  4021ee:	e042      	b.n	402276 <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
  4021f0:	b917      	cbnz	r7, 4021f8 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4021f2:	a802      	add	r0, sp, #8
  4021f4:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
  4021f6:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
  4021f8:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4021fa:	4b27      	ldr	r3, [pc, #156]	; (402298 <xQueueGenericReceive+0x140>)
  4021fc:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4021fe:	47b0      	blx	r6
  402200:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402202:	f1b3 3fff 	cmp.w	r3, #4294967295
  402206:	bf04      	itt	eq
  402208:	2300      	moveq	r3, #0
  40220a:	6463      	streq	r3, [r4, #68]	; 0x44
  40220c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40220e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402212:	bf04      	itt	eq
  402214:	2300      	moveq	r3, #0
  402216:	64a3      	streq	r3, [r4, #72]	; 0x48
  402218:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40221a:	a802      	add	r0, sp, #8
  40221c:	a901      	add	r1, sp, #4
  40221e:	4b1f      	ldr	r3, [pc, #124]	; (40229c <xQueueGenericReceive+0x144>)
  402220:	4798      	blx	r3
  402222:	bb10      	cbnz	r0, 40226a <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  402224:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  402226:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40222a:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40222c:	f1b8 0f00 	cmp.w	r8, #0
  402230:	d115      	bne.n	40225e <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402232:	6823      	ldr	r3, [r4, #0]
  402234:	b923      	cbnz	r3, 402240 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
  402236:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402238:	6860      	ldr	r0, [r4, #4]
  40223a:	4b19      	ldr	r3, [pc, #100]	; (4022a0 <xQueueGenericReceive+0x148>)
  40223c:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  40223e:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402240:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402244:	9901      	ldr	r1, [sp, #4]
  402246:	4b17      	ldr	r3, [pc, #92]	; (4022a4 <xQueueGenericReceive+0x14c>)
  402248:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40224a:	4620      	mov	r0, r4
  40224c:	4b16      	ldr	r3, [pc, #88]	; (4022a8 <xQueueGenericReceive+0x150>)
  40224e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402250:	4b16      	ldr	r3, [pc, #88]	; (4022ac <xQueueGenericReceive+0x154>)
  402252:	4798      	blx	r3
  402254:	2800      	cmp	r0, #0
  402256:	d199      	bne.n	40218c <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
  402258:	4b0e      	ldr	r3, [pc, #56]	; (402294 <xQueueGenericReceive+0x13c>)
  40225a:	4798      	blx	r3
  40225c:	e796      	b.n	40218c <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40225e:	4620      	mov	r0, r4
  402260:	4b11      	ldr	r3, [pc, #68]	; (4022a8 <xQueueGenericReceive+0x150>)
  402262:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402264:	4b11      	ldr	r3, [pc, #68]	; (4022ac <xQueueGenericReceive+0x154>)
  402266:	4798      	blx	r3
  402268:	e790      	b.n	40218c <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  40226a:	4620      	mov	r0, r4
  40226c:	4b0e      	ldr	r3, [pc, #56]	; (4022a8 <xQueueGenericReceive+0x150>)
  40226e:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402270:	4b0e      	ldr	r3, [pc, #56]	; (4022ac <xQueueGenericReceive+0x154>)
  402272:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  402274:	2000      	movs	r0, #0
		}
	}
}
  402276:	b005      	add	sp, #20
  402278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40227c:	00401b61 	.word	0x00401b61
  402280:	00401b71 	.word	0x00401b71
  402284:	00401b91 	.word	0x00401b91
  402288:	00401e1d 	.word	0x00401e1d
  40228c:	00402d15 	.word	0x00402d15
  402290:	00402bd9 	.word	0x00402bd9
  402294:	00401b51 	.word	0x00401b51
  402298:	0040269d 	.word	0x0040269d
  40229c:	00402c85 	.word	0x00402c85
  4022a0:	00402d41 	.word	0x00402d41
  4022a4:	00402b35 	.word	0x00402b35
  4022a8:	00401e45 	.word	0x00401e45
  4022ac:	004027ed 	.word	0x004027ed
  4022b0:	00402c5d 	.word	0x00402c5d

004022b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4022b4:	b538      	push	{r3, r4, r5, lr}
  4022b6:	4604      	mov	r4, r0
  4022b8:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4022ba:	4b0d      	ldr	r3, [pc, #52]	; (4022f0 <vQueueWaitForMessageRestricted+0x3c>)
  4022bc:	4798      	blx	r3
  4022be:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022c4:	bf04      	itt	eq
  4022c6:	2300      	moveq	r3, #0
  4022c8:	6463      	streq	r3, [r4, #68]	; 0x44
  4022ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4022cc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022d0:	bf04      	itt	eq
  4022d2:	2300      	moveq	r3, #0
  4022d4:	64a3      	streq	r3, [r4, #72]	; 0x48
  4022d6:	4b07      	ldr	r3, [pc, #28]	; (4022f4 <vQueueWaitForMessageRestricted+0x40>)
  4022d8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4022da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4022dc:	b923      	cbnz	r3, 4022e8 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4022de:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4022e2:	4629      	mov	r1, r5
  4022e4:	4b04      	ldr	r3, [pc, #16]	; (4022f8 <vQueueWaitForMessageRestricted+0x44>)
  4022e6:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  4022e8:	4620      	mov	r0, r4
  4022ea:	4b04      	ldr	r3, [pc, #16]	; (4022fc <vQueueWaitForMessageRestricted+0x48>)
  4022ec:	4798      	blx	r3
  4022ee:	bd38      	pop	{r3, r4, r5, pc}
  4022f0:	00401b71 	.word	0x00401b71
  4022f4:	00401b91 	.word	0x00401b91
  4022f8:	00402b95 	.word	0x00402b95
  4022fc:	00401e45 	.word	0x00401e45

00402300 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  402300:	b510      	push	{r4, lr}
  402302:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402304:	4b0e      	ldr	r3, [pc, #56]	; (402340 <prvAddCurrentTaskToDelayedList+0x40>)
  402306:	681b      	ldr	r3, [r3, #0]
  402308:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  40230a:	4b0e      	ldr	r3, [pc, #56]	; (402344 <prvAddCurrentTaskToDelayedList+0x44>)
  40230c:	681b      	ldr	r3, [r3, #0]
  40230e:	4298      	cmp	r0, r3
  402310:	d207      	bcs.n	402322 <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402312:	4b0d      	ldr	r3, [pc, #52]	; (402348 <prvAddCurrentTaskToDelayedList+0x48>)
  402314:	6818      	ldr	r0, [r3, #0]
  402316:	4b0a      	ldr	r3, [pc, #40]	; (402340 <prvAddCurrentTaskToDelayedList+0x40>)
  402318:	6819      	ldr	r1, [r3, #0]
  40231a:	3104      	adds	r1, #4
  40231c:	4b0b      	ldr	r3, [pc, #44]	; (40234c <prvAddCurrentTaskToDelayedList+0x4c>)
  40231e:	4798      	blx	r3
  402320:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402322:	4b0b      	ldr	r3, [pc, #44]	; (402350 <prvAddCurrentTaskToDelayedList+0x50>)
  402324:	6818      	ldr	r0, [r3, #0]
  402326:	4b06      	ldr	r3, [pc, #24]	; (402340 <prvAddCurrentTaskToDelayedList+0x40>)
  402328:	6819      	ldr	r1, [r3, #0]
  40232a:	3104      	adds	r1, #4
  40232c:	4b07      	ldr	r3, [pc, #28]	; (40234c <prvAddCurrentTaskToDelayedList+0x4c>)
  40232e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  402330:	4b08      	ldr	r3, [pc, #32]	; (402354 <prvAddCurrentTaskToDelayedList+0x54>)
  402332:	681b      	ldr	r3, [r3, #0]
  402334:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  402336:	bf3c      	itt	cc
  402338:	4b06      	ldrcc	r3, [pc, #24]	; (402354 <prvAddCurrentTaskToDelayedList+0x54>)
  40233a:	601c      	strcc	r4, [r3, #0]
  40233c:	bd10      	pop	{r4, pc}
  40233e:	bf00      	nop
  402340:	2000aef4 	.word	0x2000aef4
  402344:	2000af10 	.word	0x2000af10
  402348:	2000af14 	.word	0x2000af14
  40234c:	00401a9d 	.word	0x00401a9d
  402350:	2000ae50 	.word	0x2000ae50
  402354:	20000034 	.word	0x20000034

00402358 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  402358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40235c:	b083      	sub	sp, #12
  40235e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402360:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402364:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  402366:	9001      	str	r0, [sp, #4]
  402368:	b918      	cbnz	r0, 402372 <xTaskGenericCreate+0x1a>
  40236a:	4b62      	ldr	r3, [pc, #392]	; (4024f4 <xTaskGenericCreate+0x19c>)
  40236c:	4798      	blx	r3
  40236e:	bf00      	nop
  402370:	e7fd      	b.n	40236e <xTaskGenericCreate+0x16>
  402372:	4689      	mov	r9, r1
  402374:	4615      	mov	r5, r2
  402376:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  402378:	2f04      	cmp	r7, #4
  40237a:	d903      	bls.n	402384 <xTaskGenericCreate+0x2c>
  40237c:	4b5d      	ldr	r3, [pc, #372]	; (4024f4 <xTaskGenericCreate+0x19c>)
  40237e:	4798      	blx	r3
  402380:	bf00      	nop
  402382:	e7fd      	b.n	402380 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  402384:	204c      	movs	r0, #76	; 0x4c
  402386:	4b5c      	ldr	r3, [pc, #368]	; (4024f8 <xTaskGenericCreate+0x1a0>)
  402388:	4798      	blx	r3

	if( pxNewTCB != NULL )
  40238a:	4604      	mov	r4, r0
  40238c:	2800      	cmp	r0, #0
  40238e:	f000 80ab 	beq.w	4024e8 <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  402392:	2e00      	cmp	r6, #0
  402394:	f040 80a5 	bne.w	4024e2 <xTaskGenericCreate+0x18a>
  402398:	00a8      	lsls	r0, r5, #2
  40239a:	4b57      	ldr	r3, [pc, #348]	; (4024f8 <xTaskGenericCreate+0x1a0>)
  40239c:	4798      	blx	r3
  40239e:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  4023a0:	b918      	cbnz	r0, 4023aa <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4023a2:	4620      	mov	r0, r4
  4023a4:	4b55      	ldr	r3, [pc, #340]	; (4024fc <xTaskGenericCreate+0x1a4>)
  4023a6:	4798      	blx	r3
  4023a8:	e09e      	b.n	4024e8 <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  4023aa:	21a5      	movs	r1, #165	; 0xa5
  4023ac:	00aa      	lsls	r2, r5, #2
  4023ae:	4b54      	ldr	r3, [pc, #336]	; (402500 <xTaskGenericCreate+0x1a8>)
  4023b0:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4023b2:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  4023b6:	3d01      	subs	r5, #1
  4023b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4023ba:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  4023be:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4023c2:	f104 0034 	add.w	r0, r4, #52	; 0x34
  4023c6:	4649      	mov	r1, r9
  4023c8:	220c      	movs	r2, #12
  4023ca:	4b4e      	ldr	r3, [pc, #312]	; (402504 <xTaskGenericCreate+0x1ac>)
  4023cc:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4023ce:	2300      	movs	r3, #0
  4023d0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  4023d4:	463e      	mov	r6, r7
  4023d6:	2f04      	cmp	r7, #4
  4023d8:	bf28      	it	cs
  4023da:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
  4023dc:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  4023de:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4023e0:	f104 0904 	add.w	r9, r4, #4
  4023e4:	4648      	mov	r0, r9
  4023e6:	f8df a16c 	ldr.w	sl, [pc, #364]	; 402554 <xTaskGenericCreate+0x1fc>
  4023ea:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4023ec:	f104 0018 	add.w	r0, r4, #24
  4023f0:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4023f2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  4023f4:	f1c6 0605 	rsb	r6, r6, #5
  4023f8:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4023fa:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4023fc:	4628      	mov	r0, r5
  4023fe:	9901      	ldr	r1, [sp, #4]
  402400:	465a      	mov	r2, fp
  402402:	4b41      	ldr	r3, [pc, #260]	; (402508 <xTaskGenericCreate+0x1b0>)
  402404:	4798      	blx	r3
  402406:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  402408:	f010 0f07 	tst.w	r0, #7
  40240c:	d003      	beq.n	402416 <xTaskGenericCreate+0xbe>
  40240e:	4b39      	ldr	r3, [pc, #228]	; (4024f4 <xTaskGenericCreate+0x19c>)
  402410:	4798      	blx	r3
  402412:	bf00      	nop
  402414:	e7fd      	b.n	402412 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
  402416:	f1b8 0f00 	cmp.w	r8, #0
  40241a:	d001      	beq.n	402420 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  40241c:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  402420:	4b3a      	ldr	r3, [pc, #232]	; (40250c <xTaskGenericCreate+0x1b4>)
  402422:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  402424:	4a3a      	ldr	r2, [pc, #232]	; (402510 <xTaskGenericCreate+0x1b8>)
  402426:	6813      	ldr	r3, [r2, #0]
  402428:	3301      	adds	r3, #1
  40242a:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40242c:	4b39      	ldr	r3, [pc, #228]	; (402514 <xTaskGenericCreate+0x1bc>)
  40242e:	681b      	ldr	r3, [r3, #0]
  402430:	bb0b      	cbnz	r3, 402476 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  402432:	4b38      	ldr	r3, [pc, #224]	; (402514 <xTaskGenericCreate+0x1bc>)
  402434:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  402436:	6813      	ldr	r3, [r2, #0]
  402438:	2b01      	cmp	r3, #1
  40243a:	d126      	bne.n	40248a <xTaskGenericCreate+0x132>
  40243c:	4d36      	ldr	r5, [pc, #216]	; (402518 <xTaskGenericCreate+0x1c0>)
  40243e:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  402442:	4e36      	ldr	r6, [pc, #216]	; (40251c <xTaskGenericCreate+0x1c4>)
  402444:	4628      	mov	r0, r5
  402446:	47b0      	blx	r6
  402448:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40244a:	4545      	cmp	r5, r8
  40244c:	d1fa      	bne.n	402444 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  40244e:	f8df 8108 	ldr.w	r8, [pc, #264]	; 402558 <xTaskGenericCreate+0x200>
  402452:	4640      	mov	r0, r8
  402454:	4d31      	ldr	r5, [pc, #196]	; (40251c <xTaskGenericCreate+0x1c4>)
  402456:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  402458:	4e31      	ldr	r6, [pc, #196]	; (402520 <xTaskGenericCreate+0x1c8>)
  40245a:	4630      	mov	r0, r6
  40245c:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  40245e:	4831      	ldr	r0, [pc, #196]	; (402524 <xTaskGenericCreate+0x1cc>)
  402460:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  402462:	4831      	ldr	r0, [pc, #196]	; (402528 <xTaskGenericCreate+0x1d0>)
  402464:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  402466:	4831      	ldr	r0, [pc, #196]	; (40252c <xTaskGenericCreate+0x1d4>)
  402468:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  40246a:	4b31      	ldr	r3, [pc, #196]	; (402530 <xTaskGenericCreate+0x1d8>)
  40246c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402470:	4b30      	ldr	r3, [pc, #192]	; (402534 <xTaskGenericCreate+0x1dc>)
  402472:	601e      	str	r6, [r3, #0]
  402474:	e009      	b.n	40248a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402476:	4b30      	ldr	r3, [pc, #192]	; (402538 <xTaskGenericCreate+0x1e0>)
  402478:	681b      	ldr	r3, [r3, #0]
  40247a:	b933      	cbnz	r3, 40248a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40247c:	4b25      	ldr	r3, [pc, #148]	; (402514 <xTaskGenericCreate+0x1bc>)
  40247e:	681b      	ldr	r3, [r3, #0]
  402480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402482:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
  402484:	bf24      	itt	cs
  402486:	4b23      	ldrcs	r3, [pc, #140]	; (402514 <xTaskGenericCreate+0x1bc>)
  402488:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  40248a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40248c:	4b2b      	ldr	r3, [pc, #172]	; (40253c <xTaskGenericCreate+0x1e4>)
  40248e:	681b      	ldr	r3, [r3, #0]
  402490:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  402492:	bf84      	itt	hi
  402494:	4b29      	ldrhi	r3, [pc, #164]	; (40253c <xTaskGenericCreate+0x1e4>)
  402496:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402498:	4a29      	ldr	r2, [pc, #164]	; (402540 <xTaskGenericCreate+0x1e8>)
  40249a:	6813      	ldr	r3, [r2, #0]
  40249c:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  40249e:	3301      	adds	r3, #1
  4024a0:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  4024a2:	4b28      	ldr	r3, [pc, #160]	; (402544 <xTaskGenericCreate+0x1ec>)
  4024a4:	681b      	ldr	r3, [r3, #0]
  4024a6:	4298      	cmp	r0, r3
  4024a8:	bf84      	itt	hi
  4024aa:	4b26      	ldrhi	r3, [pc, #152]	; (402544 <xTaskGenericCreate+0x1ec>)
  4024ac:	6018      	strhi	r0, [r3, #0]
  4024ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4024b2:	4b19      	ldr	r3, [pc, #100]	; (402518 <xTaskGenericCreate+0x1c0>)
  4024b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4024b8:	4649      	mov	r1, r9
  4024ba:	4b23      	ldr	r3, [pc, #140]	; (402548 <xTaskGenericCreate+0x1f0>)
  4024bc:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4024be:	4b23      	ldr	r3, [pc, #140]	; (40254c <xTaskGenericCreate+0x1f4>)
  4024c0:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
  4024c2:	4b1d      	ldr	r3, [pc, #116]	; (402538 <xTaskGenericCreate+0x1e0>)
  4024c4:	681b      	ldr	r3, [r3, #0]
  4024c6:	b143      	cbz	r3, 4024da <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4024c8:	4b12      	ldr	r3, [pc, #72]	; (402514 <xTaskGenericCreate+0x1bc>)
  4024ca:	681b      	ldr	r3, [r3, #0]
  4024cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4024ce:	429f      	cmp	r7, r3
  4024d0:	d905      	bls.n	4024de <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
  4024d2:	4b1f      	ldr	r3, [pc, #124]	; (402550 <xTaskGenericCreate+0x1f8>)
  4024d4:	4798      	blx	r3
  4024d6:	2001      	movs	r0, #1
  4024d8:	e008      	b.n	4024ec <xTaskGenericCreate+0x194>
  4024da:	2001      	movs	r0, #1
  4024dc:	e006      	b.n	4024ec <xTaskGenericCreate+0x194>
  4024de:	2001      	movs	r0, #1
  4024e0:	e004      	b.n	4024ec <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4024e2:	6306      	str	r6, [r0, #48]	; 0x30
  4024e4:	4630      	mov	r0, r6
  4024e6:	e760      	b.n	4023aa <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4024e8:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
  4024ec:	b003      	add	sp, #12
  4024ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024f2:	bf00      	nop
  4024f4:	00401b61 	.word	0x00401b61
  4024f8:	00401cb9 	.word	0x00401cb9
  4024fc:	00401d81 	.word	0x00401d81
  402500:	00405095 	.word	0x00405095
  402504:	004051d9 	.word	0x004051d9
  402508:	00401b15 	.word	0x00401b15
  40250c:	00401b71 	.word	0x00401b71
  402510:	2000af34 	.word	0x2000af34
  402514:	2000aef4 	.word	0x2000aef4
  402518:	2000ae8c 	.word	0x2000ae8c
  40251c:	00401a61 	.word	0x00401a61
  402520:	2000ae74 	.word	0x2000ae74
  402524:	2000aef8 	.word	0x2000aef8
  402528:	2000ae60 	.word	0x2000ae60
  40252c:	2000ae3c 	.word	0x2000ae3c
  402530:	2000ae50 	.word	0x2000ae50
  402534:	2000af14 	.word	0x2000af14
  402538:	2000ae58 	.word	0x2000ae58
  40253c:	2000af38 	.word	0x2000af38
  402540:	2000af18 	.word	0x2000af18
  402544:	2000ae88 	.word	0x2000ae88
  402548:	00401a81 	.word	0x00401a81
  40254c:	00401b91 	.word	0x00401b91
  402550:	00401b51 	.word	0x00401b51
  402554:	00401a79 	.word	0x00401a79
  402558:	2000af1c 	.word	0x2000af1c

0040255c <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  40255c:	b508      	push	{r3, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  40255e:	b918      	cbnz	r0, 402568 <xTaskIsTaskSuspended+0xc>
  402560:	4b09      	ldr	r3, [pc, #36]	; (402588 <xTaskIsTaskSuspended+0x2c>)
  402562:	4798      	blx	r3
  402564:	bf00      	nop
  402566:	e7fd      	b.n	402564 <xTaskIsTaskSuspended+0x8>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402568:	6941      	ldr	r1, [r0, #20]
  40256a:	4a08      	ldr	r2, [pc, #32]	; (40258c <xTaskIsTaskSuspended+0x30>)
  40256c:	4291      	cmp	r1, r2
  40256e:	d107      	bne.n	402580 <xTaskIsTaskSuspended+0x24>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  402570:	6a80      	ldr	r0, [r0, #40]	; 0x28
  402572:	4b07      	ldr	r3, [pc, #28]	; (402590 <xTaskIsTaskSuspended+0x34>)
  402574:	4298      	cmp	r0, r3
  402576:	d005      	beq.n	402584 <xTaskIsTaskSuspended+0x28>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  402578:	fab0 f080 	clz	r0, r0
  40257c:	0940      	lsrs	r0, r0, #5
  40257e:	bd08      	pop	{r3, pc}

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
  402580:	2000      	movs	r0, #0
  402582:	bd08      	pop	{r3, pc}
  402584:	2000      	movs	r0, #0
				}
			}
		}

		return xReturn;
	}
  402586:	bd08      	pop	{r3, pc}
  402588:	00401b61 	.word	0x00401b61
  40258c:	2000ae3c 	.word	0x2000ae3c
  402590:	2000aef8 	.word	0x2000aef8

00402594 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
  402594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	portBASE_TYPE xYieldRequired = pdFALSE;
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxSavedInterruptStatus;

		configASSERT( pxTaskToResume );
  402596:	b918      	cbnz	r0, 4025a0 <xTaskResumeFromISR+0xc>
  402598:	4b1c      	ldr	r3, [pc, #112]	; (40260c <xTaskResumeFromISR+0x78>)
  40259a:	4798      	blx	r3
  40259c:	bf00      	nop
  40259e:	e7fd      	b.n	40259c <xTaskResumeFromISR+0x8>
  4025a0:	4605      	mov	r5, r0

		pxTCB = ( tskTCB * ) pxTaskToResume;

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4025a2:	4b1a      	ldr	r3, [pc, #104]	; (40260c <xTaskResumeFromISR+0x78>)
  4025a4:	4798      	blx	r3
  4025a6:	4607      	mov	r7, r0
		{
			if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  4025a8:	4628      	mov	r0, r5
  4025aa:	4b19      	ldr	r3, [pc, #100]	; (402610 <xTaskResumeFromISR+0x7c>)
  4025ac:	4798      	blx	r3
  4025ae:	2801      	cmp	r0, #1
  4025b0:	d125      	bne.n	4025fe <xTaskResumeFromISR+0x6a>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4025b2:	4b18      	ldr	r3, [pc, #96]	; (402614 <xTaskResumeFromISR+0x80>)
  4025b4:	681b      	ldr	r3, [r3, #0]
  4025b6:	b9db      	cbnz	r3, 4025f0 <xTaskResumeFromISR+0x5c>
				{
					xYieldRequired = ( pxTCB->uxPriority >= pxCurrentTCB->uxPriority );
  4025b8:	4b17      	ldr	r3, [pc, #92]	; (402618 <xTaskResumeFromISR+0x84>)
  4025ba:	681b      	ldr	r3, [r3, #0]
  4025bc:	6aec      	ldr	r4, [r5, #44]	; 0x2c
  4025be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4025c0:	429c      	cmp	r4, r3
  4025c2:	bf34      	ite	cc
  4025c4:	2400      	movcc	r4, #0
  4025c6:	2401      	movcs	r4, #1
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  4025c8:	1d2e      	adds	r6, r5, #4
  4025ca:	4630      	mov	r0, r6
  4025cc:	4b13      	ldr	r3, [pc, #76]	; (40261c <xTaskResumeFromISR+0x88>)
  4025ce:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4025d0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4025d2:	4b13      	ldr	r3, [pc, #76]	; (402620 <xTaskResumeFromISR+0x8c>)
  4025d4:	681b      	ldr	r3, [r3, #0]
  4025d6:	4298      	cmp	r0, r3
  4025d8:	bf84      	itt	hi
  4025da:	4b11      	ldrhi	r3, [pc, #68]	; (402620 <xTaskResumeFromISR+0x8c>)
  4025dc:	6018      	strhi	r0, [r3, #0]
  4025de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4025e2:	4b10      	ldr	r3, [pc, #64]	; (402624 <xTaskResumeFromISR+0x90>)
  4025e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4025e8:	4631      	mov	r1, r6
  4025ea:	4b0f      	ldr	r3, [pc, #60]	; (402628 <xTaskResumeFromISR+0x94>)
  4025ec:	4798      	blx	r3
  4025ee:	e007      	b.n	402600 <xTaskResumeFromISR+0x6c>
				else
				{
					/* We cannot access the delayed or ready lists, so will hold this
					task pending until the scheduler is resumed, at which point a
					yield will be performed if necessary. */
					vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
  4025f0:	480e      	ldr	r0, [pc, #56]	; (40262c <xTaskResumeFromISR+0x98>)
  4025f2:	f105 0118 	add.w	r1, r5, #24
  4025f6:	4b0c      	ldr	r3, [pc, #48]	; (402628 <xTaskResumeFromISR+0x94>)
  4025f8:	4798      	blx	r3

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
	portBASE_TYPE xYieldRequired = pdFALSE;
  4025fa:	2400      	movs	r4, #0
  4025fc:	e000      	b.n	402600 <xTaskResumeFromISR+0x6c>
  4025fe:	2400      	movs	r4, #0
					yield will be performed if necessary. */
					vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  402600:	4638      	mov	r0, r7
  402602:	4b0b      	ldr	r3, [pc, #44]	; (402630 <xTaskResumeFromISR+0x9c>)
  402604:	4798      	blx	r3

		return xYieldRequired;
	}
  402606:	4620      	mov	r0, r4
  402608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40260a:	bf00      	nop
  40260c:	00401b61 	.word	0x00401b61
  402610:	0040255d 	.word	0x0040255d
  402614:	2000aef0 	.word	0x2000aef0
  402618:	2000aef4 	.word	0x2000aef4
  40261c:	00401ad9 	.word	0x00401ad9
  402620:	2000ae88 	.word	0x2000ae88
  402624:	2000ae8c 	.word	0x2000ae8c
  402628:	00401a81 	.word	0x00401a81
  40262c:	2000aef8 	.word	0x2000aef8
  402630:	00401b89 	.word	0x00401b89

00402634 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  402634:	b510      	push	{r4, lr}
  402636:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  402638:	2300      	movs	r3, #0
  40263a:	9300      	str	r3, [sp, #0]
  40263c:	9301      	str	r3, [sp, #4]
  40263e:	9302      	str	r3, [sp, #8]
  402640:	9303      	str	r3, [sp, #12]
  402642:	480e      	ldr	r0, [pc, #56]	; (40267c <vTaskStartScheduler+0x48>)
  402644:	490e      	ldr	r1, [pc, #56]	; (402680 <vTaskStartScheduler+0x4c>)
  402646:	2282      	movs	r2, #130	; 0x82
  402648:	4c0e      	ldr	r4, [pc, #56]	; (402684 <vTaskStartScheduler+0x50>)
  40264a:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  40264c:	2801      	cmp	r0, #1
  40264e:	d10e      	bne.n	40266e <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
  402650:	4b0d      	ldr	r3, [pc, #52]	; (402688 <vTaskStartScheduler+0x54>)
  402652:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
  402654:	2801      	cmp	r0, #1
  402656:	d10a      	bne.n	40266e <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  402658:	4b0c      	ldr	r3, [pc, #48]	; (40268c <vTaskStartScheduler+0x58>)
  40265a:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  40265c:	2201      	movs	r2, #1
  40265e:	4b0c      	ldr	r3, [pc, #48]	; (402690 <vTaskStartScheduler+0x5c>)
  402660:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  402662:	2200      	movs	r2, #0
  402664:	4b0b      	ldr	r3, [pc, #44]	; (402694 <vTaskStartScheduler+0x60>)
  402666:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402668:	4b0b      	ldr	r3, [pc, #44]	; (402698 <vTaskStartScheduler+0x64>)
  40266a:	4798      	blx	r3
  40266c:	e004      	b.n	402678 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  40266e:	b918      	cbnz	r0, 402678 <vTaskStartScheduler+0x44>
  402670:	4b06      	ldr	r3, [pc, #24]	; (40268c <vTaskStartScheduler+0x58>)
  402672:	4798      	blx	r3
  402674:	bf00      	nop
  402676:	e7fd      	b.n	402674 <vTaskStartScheduler+0x40>
}
  402678:	b004      	add	sp, #16
  40267a:	bd10      	pop	{r4, pc}
  40267c:	00402939 	.word	0x00402939
  402680:	00408c74 	.word	0x00408c74
  402684:	00402359 	.word	0x00402359
  402688:	00402eb9 	.word	0x00402eb9
  40268c:	00401b61 	.word	0x00401b61
  402690:	2000ae58 	.word	0x2000ae58
  402694:	2000af10 	.word	0x2000af10
  402698:	00401c29 	.word	0x00401c29

0040269c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  40269c:	4a02      	ldr	r2, [pc, #8]	; (4026a8 <vTaskSuspendAll+0xc>)
  40269e:	6813      	ldr	r3, [r2, #0]
  4026a0:	3301      	adds	r3, #1
  4026a2:	6013      	str	r3, [r2, #0]
  4026a4:	4770      	bx	lr
  4026a6:	bf00      	nop
  4026a8:	2000aef0 	.word	0x2000aef0

004026ac <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4026ac:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4026ae:	4b04      	ldr	r3, [pc, #16]	; (4026c0 <xTaskGetTickCount+0x14>)
  4026b0:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4026b2:	4b04      	ldr	r3, [pc, #16]	; (4026c4 <xTaskGetTickCount+0x18>)
  4026b4:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
  4026b6:	4b04      	ldr	r3, [pc, #16]	; (4026c8 <xTaskGetTickCount+0x1c>)
  4026b8:	4798      	blx	r3

	return xTicks;
}
  4026ba:	4620      	mov	r0, r4
  4026bc:	bd10      	pop	{r4, pc}
  4026be:	bf00      	nop
  4026c0:	00401b71 	.word	0x00401b71
  4026c4:	2000af10 	.word	0x2000af10
  4026c8:	00401b91 	.word	0x00401b91

004026cc <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4026cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4026d0:	4b3a      	ldr	r3, [pc, #232]	; (4027bc <vTaskIncrementTick+0xf0>)
  4026d2:	681b      	ldr	r3, [r3, #0]
  4026d4:	2b00      	cmp	r3, #0
  4026d6:	d16b      	bne.n	4027b0 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
  4026d8:	4b39      	ldr	r3, [pc, #228]	; (4027c0 <vTaskIncrementTick+0xf4>)
  4026da:	681a      	ldr	r2, [r3, #0]
  4026dc:	3201      	adds	r2, #1
  4026de:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  4026e0:	681b      	ldr	r3, [r3, #0]
  4026e2:	bb03      	cbnz	r3, 402726 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4026e4:	4b37      	ldr	r3, [pc, #220]	; (4027c4 <vTaskIncrementTick+0xf8>)
  4026e6:	681b      	ldr	r3, [r3, #0]
  4026e8:	681b      	ldr	r3, [r3, #0]
  4026ea:	b11b      	cbz	r3, 4026f4 <vTaskIncrementTick+0x28>
  4026ec:	4b36      	ldr	r3, [pc, #216]	; (4027c8 <vTaskIncrementTick+0xfc>)
  4026ee:	4798      	blx	r3
  4026f0:	bf00      	nop
  4026f2:	e7fd      	b.n	4026f0 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
  4026f4:	4b33      	ldr	r3, [pc, #204]	; (4027c4 <vTaskIncrementTick+0xf8>)
  4026f6:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4026f8:	4a34      	ldr	r2, [pc, #208]	; (4027cc <vTaskIncrementTick+0x100>)
  4026fa:	6810      	ldr	r0, [r2, #0]
  4026fc:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4026fe:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  402700:	4933      	ldr	r1, [pc, #204]	; (4027d0 <vTaskIncrementTick+0x104>)
  402702:	680a      	ldr	r2, [r1, #0]
  402704:	3201      	adds	r2, #1
  402706:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402708:	681b      	ldr	r3, [r3, #0]
  40270a:	681b      	ldr	r3, [r3, #0]
  40270c:	b923      	cbnz	r3, 402718 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40270e:	f04f 32ff 	mov.w	r2, #4294967295
  402712:	4b30      	ldr	r3, [pc, #192]	; (4027d4 <vTaskIncrementTick+0x108>)
  402714:	601a      	str	r2, [r3, #0]
  402716:	e006      	b.n	402726 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402718:	4b2a      	ldr	r3, [pc, #168]	; (4027c4 <vTaskIncrementTick+0xf8>)
  40271a:	681b      	ldr	r3, [r3, #0]
  40271c:	68db      	ldr	r3, [r3, #12]
  40271e:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402720:	685a      	ldr	r2, [r3, #4]
  402722:	4b2c      	ldr	r3, [pc, #176]	; (4027d4 <vTaskIncrementTick+0x108>)
  402724:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  402726:	4b26      	ldr	r3, [pc, #152]	; (4027c0 <vTaskIncrementTick+0xf4>)
  402728:	681a      	ldr	r2, [r3, #0]
  40272a:	4b2a      	ldr	r3, [pc, #168]	; (4027d4 <vTaskIncrementTick+0x108>)
  40272c:	681b      	ldr	r3, [r3, #0]
  40272e:	429a      	cmp	r2, r3
  402730:	d342      	bcc.n	4027b8 <vTaskIncrementTick+0xec>
  402732:	4b24      	ldr	r3, [pc, #144]	; (4027c4 <vTaskIncrementTick+0xf8>)
  402734:	681b      	ldr	r3, [r3, #0]
  402736:	681b      	ldr	r3, [r3, #0]
  402738:	b16b      	cbz	r3, 402756 <vTaskIncrementTick+0x8a>
  40273a:	4b22      	ldr	r3, [pc, #136]	; (4027c4 <vTaskIncrementTick+0xf8>)
  40273c:	681b      	ldr	r3, [r3, #0]
  40273e:	68db      	ldr	r3, [r3, #12]
  402740:	68dc      	ldr	r4, [r3, #12]
  402742:	6863      	ldr	r3, [r4, #4]
  402744:	4a1e      	ldr	r2, [pc, #120]	; (4027c0 <vTaskIncrementTick+0xf4>)
  402746:	6812      	ldr	r2, [r2, #0]
  402748:	4293      	cmp	r3, r2
  40274a:	d813      	bhi.n	402774 <vTaskIncrementTick+0xa8>
  40274c:	4e22      	ldr	r6, [pc, #136]	; (4027d8 <vTaskIncrementTick+0x10c>)
  40274e:	4f23      	ldr	r7, [pc, #140]	; (4027dc <vTaskIncrementTick+0x110>)
  402750:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4027e8 <vTaskIncrementTick+0x11c>
  402754:	e012      	b.n	40277c <vTaskIncrementTick+0xb0>
  402756:	f04f 32ff 	mov.w	r2, #4294967295
  40275a:	4b1e      	ldr	r3, [pc, #120]	; (4027d4 <vTaskIncrementTick+0x108>)
  40275c:	601a      	str	r2, [r3, #0]
  40275e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402762:	4b18      	ldr	r3, [pc, #96]	; (4027c4 <vTaskIncrementTick+0xf8>)
  402764:	681b      	ldr	r3, [r3, #0]
  402766:	68db      	ldr	r3, [r3, #12]
  402768:	68dc      	ldr	r4, [r3, #12]
  40276a:	6863      	ldr	r3, [r4, #4]
  40276c:	4a14      	ldr	r2, [pc, #80]	; (4027c0 <vTaskIncrementTick+0xf4>)
  40276e:	6812      	ldr	r2, [r2, #0]
  402770:	4293      	cmp	r3, r2
  402772:	d903      	bls.n	40277c <vTaskIncrementTick+0xb0>
  402774:	4a17      	ldr	r2, [pc, #92]	; (4027d4 <vTaskIncrementTick+0x108>)
  402776:	6013      	str	r3, [r2, #0]
  402778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40277c:	1d25      	adds	r5, r4, #4
  40277e:	4628      	mov	r0, r5
  402780:	47b0      	blx	r6
  402782:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402784:	b113      	cbz	r3, 40278c <vTaskIncrementTick+0xc0>
  402786:	f104 0018 	add.w	r0, r4, #24
  40278a:	47b0      	blx	r6
  40278c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40278e:	683b      	ldr	r3, [r7, #0]
  402790:	4298      	cmp	r0, r3
  402792:	bf88      	it	hi
  402794:	6038      	strhi	r0, [r7, #0]
  402796:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40279a:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  40279e:	4629      	mov	r1, r5
  4027a0:	4b0f      	ldr	r3, [pc, #60]	; (4027e0 <vTaskIncrementTick+0x114>)
  4027a2:	4798      	blx	r3
  4027a4:	4b07      	ldr	r3, [pc, #28]	; (4027c4 <vTaskIncrementTick+0xf8>)
  4027a6:	681b      	ldr	r3, [r3, #0]
  4027a8:	681b      	ldr	r3, [r3, #0]
  4027aa:	2b00      	cmp	r3, #0
  4027ac:	d1d9      	bne.n	402762 <vTaskIncrementTick+0x96>
  4027ae:	e7d2      	b.n	402756 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
  4027b0:	4a0c      	ldr	r2, [pc, #48]	; (4027e4 <vTaskIncrementTick+0x118>)
  4027b2:	6813      	ldr	r3, [r2, #0]
  4027b4:	3301      	adds	r3, #1
  4027b6:	6013      	str	r3, [r2, #0]
  4027b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4027bc:	2000aef0 	.word	0x2000aef0
  4027c0:	2000af10 	.word	0x2000af10
  4027c4:	2000ae50 	.word	0x2000ae50
  4027c8:	00401b61 	.word	0x00401b61
  4027cc:	2000af14 	.word	0x2000af14
  4027d0:	2000af0c 	.word	0x2000af0c
  4027d4:	20000034 	.word	0x20000034
  4027d8:	00401ad9 	.word	0x00401ad9
  4027dc:	2000ae88 	.word	0x2000ae88
  4027e0:	00401a81 	.word	0x00401a81
  4027e4:	2000ae54 	.word	0x2000ae54
  4027e8:	2000ae8c 	.word	0x2000ae8c

004027ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  4027ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4027f0:	4b30      	ldr	r3, [pc, #192]	; (4028b4 <xTaskResumeAll+0xc8>)
  4027f2:	681b      	ldr	r3, [r3, #0]
  4027f4:	b91b      	cbnz	r3, 4027fe <xTaskResumeAll+0x12>
  4027f6:	4b30      	ldr	r3, [pc, #192]	; (4028b8 <xTaskResumeAll+0xcc>)
  4027f8:	4798      	blx	r3
  4027fa:	bf00      	nop
  4027fc:	e7fd      	b.n	4027fa <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4027fe:	4b2f      	ldr	r3, [pc, #188]	; (4028bc <xTaskResumeAll+0xd0>)
  402800:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  402802:	4b2c      	ldr	r3, [pc, #176]	; (4028b4 <xTaskResumeAll+0xc8>)
  402804:	681a      	ldr	r2, [r3, #0]
  402806:	3a01      	subs	r2, #1
  402808:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40280a:	681b      	ldr	r3, [r3, #0]
  40280c:	2b00      	cmp	r3, #0
  40280e:	d149      	bne.n	4028a4 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  402810:	4b2b      	ldr	r3, [pc, #172]	; (4028c0 <xTaskResumeAll+0xd4>)
  402812:	681b      	ldr	r3, [r3, #0]
  402814:	bb03      	cbnz	r3, 402858 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  402816:	2400      	movs	r4, #0
  402818:	e047      	b.n	4028aa <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40281a:	f8d8 300c 	ldr.w	r3, [r8, #12]
  40281e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  402820:	f104 0018 	add.w	r0, r4, #24
  402824:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
  402826:	f104 0904 	add.w	r9, r4, #4
  40282a:	4648      	mov	r0, r9
  40282c:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
  40282e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402830:	6833      	ldr	r3, [r6, #0]
  402832:	4298      	cmp	r0, r3
  402834:	bf88      	it	hi
  402836:	6030      	strhi	r0, [r6, #0]
  402838:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40283c:	4b21      	ldr	r3, [pc, #132]	; (4028c4 <xTaskResumeAll+0xd8>)
  40283e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402842:	4649      	mov	r1, r9
  402844:	4b20      	ldr	r3, [pc, #128]	; (4028c8 <xTaskResumeAll+0xdc>)
  402846:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402848:	4b20      	ldr	r3, [pc, #128]	; (4028cc <xTaskResumeAll+0xe0>)
  40284a:	681b      	ldr	r3, [r3, #0]
  40284c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40284e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
  402850:	429a      	cmp	r2, r3
  402852:	bf28      	it	cs
  402854:	2501      	movcs	r5, #1
  402856:	e004      	b.n	402862 <xTaskResumeAll+0x76>
  402858:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40285a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 4028ec <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
  40285e:	4f1c      	ldr	r7, [pc, #112]	; (4028d0 <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
  402860:	4e1c      	ldr	r6, [pc, #112]	; (4028d4 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  402862:	f8d8 3000 	ldr.w	r3, [r8]
  402866:	2b00      	cmp	r3, #0
  402868:	d1d7      	bne.n	40281a <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40286a:	4b1b      	ldr	r3, [pc, #108]	; (4028d8 <xTaskResumeAll+0xec>)
  40286c:	681b      	ldr	r3, [r3, #0]
  40286e:	b163      	cbz	r3, 40288a <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402870:	4b19      	ldr	r3, [pc, #100]	; (4028d8 <xTaskResumeAll+0xec>)
  402872:	681b      	ldr	r3, [r3, #0]
  402874:	b17b      	cbz	r3, 402896 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
  402876:	4d19      	ldr	r5, [pc, #100]	; (4028dc <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
  402878:	4c17      	ldr	r4, [pc, #92]	; (4028d8 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
  40287a:	47a8      	blx	r5
						--uxMissedTicks;
  40287c:	6823      	ldr	r3, [r4, #0]
  40287e:	3b01      	subs	r3, #1
  402880:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  402882:	6823      	ldr	r3, [r4, #0]
  402884:	2b00      	cmp	r3, #0
  402886:	d1f8      	bne.n	40287a <xTaskResumeAll+0x8e>
  402888:	e005      	b.n	402896 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40288a:	2d01      	cmp	r5, #1
  40288c:	d003      	beq.n	402896 <xTaskResumeAll+0xaa>
  40288e:	4b14      	ldr	r3, [pc, #80]	; (4028e0 <xTaskResumeAll+0xf4>)
  402890:	681b      	ldr	r3, [r3, #0]
  402892:	2b01      	cmp	r3, #1
  402894:	d108      	bne.n	4028a8 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
  402896:	2200      	movs	r2, #0
  402898:	4b11      	ldr	r3, [pc, #68]	; (4028e0 <xTaskResumeAll+0xf4>)
  40289a:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40289c:	4b11      	ldr	r3, [pc, #68]	; (4028e4 <xTaskResumeAll+0xf8>)
  40289e:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
  4028a0:	2401      	movs	r4, #1
  4028a2:	e002      	b.n	4028aa <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4028a4:	2400      	movs	r4, #0
  4028a6:	e000      	b.n	4028aa <xTaskResumeAll+0xbe>
  4028a8:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  4028aa:	4b0f      	ldr	r3, [pc, #60]	; (4028e8 <xTaskResumeAll+0xfc>)
  4028ac:	4798      	blx	r3

	return xAlreadyYielded;
}
  4028ae:	4620      	mov	r0, r4
  4028b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028b4:	2000aef0 	.word	0x2000aef0
  4028b8:	00401b61 	.word	0x00401b61
  4028bc:	00401b71 	.word	0x00401b71
  4028c0:	2000af34 	.word	0x2000af34
  4028c4:	2000ae8c 	.word	0x2000ae8c
  4028c8:	00401a81 	.word	0x00401a81
  4028cc:	2000aef4 	.word	0x2000aef4
  4028d0:	00401ad9 	.word	0x00401ad9
  4028d4:	2000ae88 	.word	0x2000ae88
  4028d8:	2000ae54 	.word	0x2000ae54
  4028dc:	004026cd 	.word	0x004026cd
  4028e0:	2000af30 	.word	0x2000af30
  4028e4:	00401b51 	.word	0x00401b51
  4028e8:	00401b91 	.word	0x00401b91
  4028ec:	2000aef8 	.word	0x2000aef8

004028f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4028f0:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  4028f2:	b180      	cbz	r0, 402916 <vTaskDelay+0x26>
  4028f4:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
  4028f6:	4b09      	ldr	r3, [pc, #36]	; (40291c <vTaskDelay+0x2c>)
  4028f8:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4028fa:	4b09      	ldr	r3, [pc, #36]	; (402920 <vTaskDelay+0x30>)
  4028fc:	681b      	ldr	r3, [r3, #0]
  4028fe:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402900:	4b08      	ldr	r3, [pc, #32]	; (402924 <vTaskDelay+0x34>)
  402902:	6818      	ldr	r0, [r3, #0]
  402904:	3004      	adds	r0, #4
  402906:	4b08      	ldr	r3, [pc, #32]	; (402928 <vTaskDelay+0x38>)
  402908:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40290a:	4620      	mov	r0, r4
  40290c:	4b07      	ldr	r3, [pc, #28]	; (40292c <vTaskDelay+0x3c>)
  40290e:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  402910:	4b07      	ldr	r3, [pc, #28]	; (402930 <vTaskDelay+0x40>)
  402912:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  402914:	b908      	cbnz	r0, 40291a <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
  402916:	4b07      	ldr	r3, [pc, #28]	; (402934 <vTaskDelay+0x44>)
  402918:	4798      	blx	r3
  40291a:	bd10      	pop	{r4, pc}
  40291c:	0040269d 	.word	0x0040269d
  402920:	2000af10 	.word	0x2000af10
  402924:	2000aef4 	.word	0x2000aef4
  402928:	00401ad9 	.word	0x00401ad9
  40292c:	00402301 	.word	0x00402301
  402930:	004027ed 	.word	0x004027ed
  402934:	00401b51 	.word	0x00401b51

00402938 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  402938:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40293a:	4d16      	ldr	r5, [pc, #88]	; (402994 <prvIdleTask+0x5c>)
		{
			vTaskSuspendAll();
  40293c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4029bc <prvIdleTask+0x84>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402940:	4e15      	ldr	r6, [pc, #84]	; (402998 <prvIdleTask+0x60>)
			xTaskResumeAll();
  402942:	4f16      	ldr	r7, [pc, #88]	; (40299c <prvIdleTask+0x64>)
  402944:	e019      	b.n	40297a <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
  402946:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402948:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
  40294a:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
  40294c:	b1ac      	cbz	r4, 40297a <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  40294e:	4b14      	ldr	r3, [pc, #80]	; (4029a0 <prvIdleTask+0x68>)
  402950:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  402952:	68f3      	ldr	r3, [r6, #12]
  402954:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  402956:	1d20      	adds	r0, r4, #4
  402958:	4b12      	ldr	r3, [pc, #72]	; (4029a4 <prvIdleTask+0x6c>)
  40295a:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40295c:	4a12      	ldr	r2, [pc, #72]	; (4029a8 <prvIdleTask+0x70>)
  40295e:	6813      	ldr	r3, [r2, #0]
  402960:	3b01      	subs	r3, #1
  402962:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402964:	682b      	ldr	r3, [r5, #0]
  402966:	3b01      	subs	r3, #1
  402968:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
  40296a:	4b10      	ldr	r3, [pc, #64]	; (4029ac <prvIdleTask+0x74>)
  40296c:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  40296e:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402970:	f8df 904c 	ldr.w	r9, [pc, #76]	; 4029c0 <prvIdleTask+0x88>
  402974:	47c8      	blx	r9
		vPortFree( pxTCB );
  402976:	4620      	mov	r0, r4
  402978:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40297a:	682b      	ldr	r3, [r5, #0]
  40297c:	2b00      	cmp	r3, #0
  40297e:	d1e2      	bne.n	402946 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  402980:	4b0b      	ldr	r3, [pc, #44]	; (4029b0 <prvIdleTask+0x78>)
  402982:	681b      	ldr	r3, [r3, #0]
  402984:	2b01      	cmp	r3, #1
  402986:	d901      	bls.n	40298c <prvIdleTask+0x54>
			{
				taskYIELD();
  402988:	4b0a      	ldr	r3, [pc, #40]	; (4029b4 <prvIdleTask+0x7c>)
  40298a:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  40298c:	4b0a      	ldr	r3, [pc, #40]	; (4029b8 <prvIdleTask+0x80>)
  40298e:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  402990:	e7f3      	b.n	40297a <prvIdleTask+0x42>
  402992:	bf00      	nop
  402994:	2000ae5c 	.word	0x2000ae5c
  402998:	2000ae60 	.word	0x2000ae60
  40299c:	004027ed 	.word	0x004027ed
  4029a0:	00401b71 	.word	0x00401b71
  4029a4:	00401ad9 	.word	0x00401ad9
  4029a8:	2000af34 	.word	0x2000af34
  4029ac:	00401b91 	.word	0x00401b91
  4029b0:	2000ae8c 	.word	0x2000ae8c
  4029b4:	00401b51 	.word	0x00401b51
  4029b8:	00403ad1 	.word	0x00403ad1
  4029bc:	0040269d 	.word	0x0040269d
  4029c0:	00401d81 	.word	0x00401d81

004029c4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  4029c4:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  4029c6:	4b22      	ldr	r3, [pc, #136]	; (402a50 <vTaskSwitchContext+0x8c>)
  4029c8:	681b      	ldr	r3, [r3, #0]
  4029ca:	b96b      	cbnz	r3, 4029e8 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4029cc:	4b21      	ldr	r3, [pc, #132]	; (402a54 <vTaskSwitchContext+0x90>)
  4029ce:	681b      	ldr	r3, [r3, #0]
  4029d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4029d4:	009b      	lsls	r3, r3, #2
  4029d6:	4a20      	ldr	r2, [pc, #128]	; (402a58 <vTaskSwitchContext+0x94>)
  4029d8:	58d3      	ldr	r3, [r2, r3]
  4029da:	b9cb      	cbnz	r3, 402a10 <vTaskSwitchContext+0x4c>
  4029dc:	4b1d      	ldr	r3, [pc, #116]	; (402a54 <vTaskSwitchContext+0x90>)
  4029de:	681b      	ldr	r3, [r3, #0]
  4029e0:	b143      	cbz	r3, 4029f4 <vTaskSwitchContext+0x30>
  4029e2:	4a1c      	ldr	r2, [pc, #112]	; (402a54 <vTaskSwitchContext+0x90>)
  4029e4:	491c      	ldr	r1, [pc, #112]	; (402a58 <vTaskSwitchContext+0x94>)
  4029e6:	e009      	b.n	4029fc <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  4029e8:	2201      	movs	r2, #1
  4029ea:	4b1c      	ldr	r3, [pc, #112]	; (402a5c <vTaskSwitchContext+0x98>)
  4029ec:	601a      	str	r2, [r3, #0]
  4029ee:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4029f0:	6813      	ldr	r3, [r2, #0]
  4029f2:	b91b      	cbnz	r3, 4029fc <vTaskSwitchContext+0x38>
  4029f4:	4b1a      	ldr	r3, [pc, #104]	; (402a60 <vTaskSwitchContext+0x9c>)
  4029f6:	4798      	blx	r3
  4029f8:	bf00      	nop
  4029fa:	e7fd      	b.n	4029f8 <vTaskSwitchContext+0x34>
  4029fc:	6813      	ldr	r3, [r2, #0]
  4029fe:	3b01      	subs	r3, #1
  402a00:	6013      	str	r3, [r2, #0]
  402a02:	6813      	ldr	r3, [r2, #0]
  402a04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402a08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  402a0c:	2b00      	cmp	r3, #0
  402a0e:	d0ef      	beq.n	4029f0 <vTaskSwitchContext+0x2c>
  402a10:	4b10      	ldr	r3, [pc, #64]	; (402a54 <vTaskSwitchContext+0x90>)
  402a12:	681b      	ldr	r3, [r3, #0]
  402a14:	4a10      	ldr	r2, [pc, #64]	; (402a58 <vTaskSwitchContext+0x94>)
  402a16:	0099      	lsls	r1, r3, #2
  402a18:	18c8      	adds	r0, r1, r3
  402a1a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402a1e:	6844      	ldr	r4, [r0, #4]
  402a20:	6864      	ldr	r4, [r4, #4]
  402a22:	6044      	str	r4, [r0, #4]
  402a24:	4602      	mov	r2, r0
  402a26:	3208      	adds	r2, #8
  402a28:	4294      	cmp	r4, r2
  402a2a:	d106      	bne.n	402a3a <vTaskSwitchContext+0x76>
  402a2c:	6860      	ldr	r0, [r4, #4]
  402a2e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402a32:	4a09      	ldr	r2, [pc, #36]	; (402a58 <vTaskSwitchContext+0x94>)
  402a34:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402a38:	6050      	str	r0, [r2, #4]
  402a3a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402a3e:	4a06      	ldr	r2, [pc, #24]	; (402a58 <vTaskSwitchContext+0x94>)
  402a40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402a44:	685b      	ldr	r3, [r3, #4]
  402a46:	68da      	ldr	r2, [r3, #12]
  402a48:	4b06      	ldr	r3, [pc, #24]	; (402a64 <vTaskSwitchContext+0xa0>)
  402a4a:	601a      	str	r2, [r3, #0]
  402a4c:	bd10      	pop	{r4, pc}
  402a4e:	bf00      	nop
  402a50:	2000aef0 	.word	0x2000aef0
  402a54:	2000ae88 	.word	0x2000ae88
  402a58:	2000ae8c 	.word	0x2000ae8c
  402a5c:	2000af30 	.word	0x2000af30
  402a60:	00401b61 	.word	0x00401b61
  402a64:	2000aef4 	.word	0x2000aef4

00402a68 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  402a68:	b538      	push	{r3, r4, r5, lr}
  402a6a:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  402a6c:	4b27      	ldr	r3, [pc, #156]	; (402b0c <vTaskSuspend+0xa4>)
  402a6e:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  402a70:	4b27      	ldr	r3, [pc, #156]	; (402b10 <vTaskSuspend+0xa8>)
  402a72:	681b      	ldr	r3, [r3, #0]
  402a74:	429c      	cmp	r4, r3
  402a76:	d000      	beq.n	402a7a <vTaskSuspend+0x12>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  402a78:	bb1c      	cbnz	r4, 402ac2 <vTaskSuspend+0x5a>
  402a7a:	4b25      	ldr	r3, [pc, #148]	; (402b10 <vTaskSuspend+0xa8>)
  402a7c:	681c      	ldr	r4, [r3, #0]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402a7e:	1d25      	adds	r5, r4, #4
  402a80:	4628      	mov	r0, r5
  402a82:	4b24      	ldr	r3, [pc, #144]	; (402b14 <vTaskSuspend+0xac>)
  402a84:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  402a86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402a88:	2b00      	cmp	r3, #0
  402a8a:	d133      	bne.n	402af4 <vTaskSuspend+0x8c>
  402a8c:	e020      	b.n	402ad0 <vTaskSuspend+0x68>
		}
		taskEXIT_CRITICAL();

		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
  402a8e:	4b22      	ldr	r3, [pc, #136]	; (402b18 <vTaskSuspend+0xb0>)
  402a90:	681b      	ldr	r3, [r3, #0]
  402a92:	b113      	cbz	r3, 402a9a <vTaskSuspend+0x32>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  402a94:	4b21      	ldr	r3, [pc, #132]	; (402b1c <vTaskSuspend+0xb4>)
  402a96:	4798      	blx	r3
  402a98:	bd38      	pop	{r3, r4, r5, pc}
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  402a9a:	4b21      	ldr	r3, [pc, #132]	; (402b20 <vTaskSuspend+0xb8>)
  402a9c:	681a      	ldr	r2, [r3, #0]
  402a9e:	4b21      	ldr	r3, [pc, #132]	; (402b24 <vTaskSuspend+0xbc>)
  402aa0:	681b      	ldr	r3, [r3, #0]
  402aa2:	429a      	cmp	r2, r3
  402aa4:	d103      	bne.n	402aae <vTaskSuspend+0x46>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  402aa6:	2200      	movs	r2, #0
  402aa8:	4b19      	ldr	r3, [pc, #100]	; (402b10 <vTaskSuspend+0xa8>)
  402aaa:	601a      	str	r2, [r3, #0]
  402aac:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					vTaskSwitchContext();
  402aae:	4b1e      	ldr	r3, [pc, #120]	; (402b28 <vTaskSuspend+0xc0>)
  402ab0:	4798      	blx	r3
  402ab2:	bd38      	pop	{r3, r4, r5, pc}
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  402ab4:	481a      	ldr	r0, [pc, #104]	; (402b20 <vTaskSuspend+0xb8>)
  402ab6:	4629      	mov	r1, r5
  402ab8:	4b1c      	ldr	r3, [pc, #112]	; (402b2c <vTaskSuspend+0xc4>)
  402aba:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  402abc:	4b1c      	ldr	r3, [pc, #112]	; (402b30 <vTaskSuspend+0xc8>)
  402abe:	4798      	blx	r3
  402ac0:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402ac2:	1d25      	adds	r5, r4, #4
  402ac4:	4628      	mov	r0, r5
  402ac6:	4b13      	ldr	r3, [pc, #76]	; (402b14 <vTaskSuspend+0xac>)
  402ac8:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  402aca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402acc:	b93b      	cbnz	r3, 402ade <vTaskSuspend+0x76>
  402ace:	e7f1      	b.n	402ab4 <vTaskSuspend+0x4c>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  402ad0:	4813      	ldr	r0, [pc, #76]	; (402b20 <vTaskSuspend+0xb8>)
  402ad2:	4629      	mov	r1, r5
  402ad4:	4b15      	ldr	r3, [pc, #84]	; (402b2c <vTaskSuspend+0xc4>)
  402ad6:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  402ad8:	4b15      	ldr	r3, [pc, #84]	; (402b30 <vTaskSuspend+0xc8>)
  402ada:	4798      	blx	r3
  402adc:	e7d7      	b.n	402a8e <vTaskSuspend+0x26>
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  402ade:	f104 0018 	add.w	r0, r4, #24
  402ae2:	4b0c      	ldr	r3, [pc, #48]	; (402b14 <vTaskSuspend+0xac>)
  402ae4:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  402ae6:	480e      	ldr	r0, [pc, #56]	; (402b20 <vTaskSuspend+0xb8>)
  402ae8:	4629      	mov	r1, r5
  402aea:	4b10      	ldr	r3, [pc, #64]	; (402b2c <vTaskSuspend+0xc4>)
  402aec:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  402aee:	4b10      	ldr	r3, [pc, #64]	; (402b30 <vTaskSuspend+0xc8>)
  402af0:	4798      	blx	r3
  402af2:	bd38      	pop	{r3, r4, r5, pc}
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  402af4:	f104 0018 	add.w	r0, r4, #24
  402af8:	4b06      	ldr	r3, [pc, #24]	; (402b14 <vTaskSuspend+0xac>)
  402afa:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  402afc:	4808      	ldr	r0, [pc, #32]	; (402b20 <vTaskSuspend+0xb8>)
  402afe:	4629      	mov	r1, r5
  402b00:	4b0a      	ldr	r3, [pc, #40]	; (402b2c <vTaskSuspend+0xc4>)
  402b02:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  402b04:	4b0a      	ldr	r3, [pc, #40]	; (402b30 <vTaskSuspend+0xc8>)
  402b06:	4798      	blx	r3
  402b08:	e7c1      	b.n	402a8e <vTaskSuspend+0x26>
  402b0a:	bf00      	nop
  402b0c:	00401b71 	.word	0x00401b71
  402b10:	2000aef4 	.word	0x2000aef4
  402b14:	00401ad9 	.word	0x00401ad9
  402b18:	2000ae58 	.word	0x2000ae58
  402b1c:	00401b51 	.word	0x00401b51
  402b20:	2000ae3c 	.word	0x2000ae3c
  402b24:	2000af34 	.word	0x2000af34
  402b28:	004029c5 	.word	0x004029c5
  402b2c:	00401a81 	.word	0x00401a81
  402b30:	00401b91 	.word	0x00401b91

00402b34 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  402b34:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
  402b36:	b918      	cbnz	r0, 402b40 <vTaskPlaceOnEventList+0xc>
  402b38:	4b0e      	ldr	r3, [pc, #56]	; (402b74 <vTaskPlaceOnEventList+0x40>)
  402b3a:	4798      	blx	r3
  402b3c:	bf00      	nop
  402b3e:	e7fd      	b.n	402b3c <vTaskPlaceOnEventList+0x8>
  402b40:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402b42:	4d0d      	ldr	r5, [pc, #52]	; (402b78 <vTaskPlaceOnEventList+0x44>)
  402b44:	6829      	ldr	r1, [r5, #0]
  402b46:	3118      	adds	r1, #24
  402b48:	4b0c      	ldr	r3, [pc, #48]	; (402b7c <vTaskPlaceOnEventList+0x48>)
  402b4a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402b4c:	6828      	ldr	r0, [r5, #0]
  402b4e:	3004      	adds	r0, #4
  402b50:	4b0b      	ldr	r3, [pc, #44]	; (402b80 <vTaskPlaceOnEventList+0x4c>)
  402b52:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  402b54:	f1b4 3fff 	cmp.w	r4, #4294967295
  402b58:	d105      	bne.n	402b66 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  402b5a:	6829      	ldr	r1, [r5, #0]
  402b5c:	4809      	ldr	r0, [pc, #36]	; (402b84 <vTaskPlaceOnEventList+0x50>)
  402b5e:	3104      	adds	r1, #4
  402b60:	4b09      	ldr	r3, [pc, #36]	; (402b88 <vTaskPlaceOnEventList+0x54>)
  402b62:	4798      	blx	r3
  402b64:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  402b66:	4b09      	ldr	r3, [pc, #36]	; (402b8c <vTaskPlaceOnEventList+0x58>)
  402b68:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402b6a:	4420      	add	r0, r4
  402b6c:	4b08      	ldr	r3, [pc, #32]	; (402b90 <vTaskPlaceOnEventList+0x5c>)
  402b6e:	4798      	blx	r3
  402b70:	bd38      	pop	{r3, r4, r5, pc}
  402b72:	bf00      	nop
  402b74:	00401b61 	.word	0x00401b61
  402b78:	2000aef4 	.word	0x2000aef4
  402b7c:	00401a9d 	.word	0x00401a9d
  402b80:	00401ad9 	.word	0x00401ad9
  402b84:	2000ae3c 	.word	0x2000ae3c
  402b88:	00401a81 	.word	0x00401a81
  402b8c:	2000af10 	.word	0x2000af10
  402b90:	00402301 	.word	0x00402301

00402b94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  402b94:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  402b96:	b918      	cbnz	r0, 402ba0 <vTaskPlaceOnEventListRestricted+0xc>
  402b98:	4b09      	ldr	r3, [pc, #36]	; (402bc0 <vTaskPlaceOnEventListRestricted+0x2c>)
  402b9a:	4798      	blx	r3
  402b9c:	bf00      	nop
  402b9e:	e7fd      	b.n	402b9c <vTaskPlaceOnEventListRestricted+0x8>
  402ba0:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  402ba2:	4c08      	ldr	r4, [pc, #32]	; (402bc4 <vTaskPlaceOnEventListRestricted+0x30>)
  402ba4:	6821      	ldr	r1, [r4, #0]
  402ba6:	3118      	adds	r1, #24
  402ba8:	4b07      	ldr	r3, [pc, #28]	; (402bc8 <vTaskPlaceOnEventListRestricted+0x34>)
  402baa:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  402bac:	6820      	ldr	r0, [r4, #0]
  402bae:	3004      	adds	r0, #4
  402bb0:	4b06      	ldr	r3, [pc, #24]	; (402bcc <vTaskPlaceOnEventListRestricted+0x38>)
  402bb2:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  402bb4:	4b06      	ldr	r3, [pc, #24]	; (402bd0 <vTaskPlaceOnEventListRestricted+0x3c>)
  402bb6:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  402bb8:	4428      	add	r0, r5
  402bba:	4b06      	ldr	r3, [pc, #24]	; (402bd4 <vTaskPlaceOnEventListRestricted+0x40>)
  402bbc:	4798      	blx	r3
  402bbe:	bd38      	pop	{r3, r4, r5, pc}
  402bc0:	00401b61 	.word	0x00401b61
  402bc4:	2000aef4 	.word	0x2000aef4
  402bc8:	00401a81 	.word	0x00401a81
  402bcc:	00401ad9 	.word	0x00401ad9
  402bd0:	2000af10 	.word	0x2000af10
  402bd4:	00402301 	.word	0x00402301

00402bd8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  402bd8:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402bda:	68c3      	ldr	r3, [r0, #12]
  402bdc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402bde:	b91c      	cbnz	r4, 402be8 <xTaskRemoveFromEventList+0x10>
  402be0:	4b16      	ldr	r3, [pc, #88]	; (402c3c <xTaskRemoveFromEventList+0x64>)
  402be2:	4798      	blx	r3
  402be4:	bf00      	nop
  402be6:	e7fd      	b.n	402be4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402be8:	f104 0518 	add.w	r5, r4, #24
  402bec:	4628      	mov	r0, r5
  402bee:	4b14      	ldr	r3, [pc, #80]	; (402c40 <xTaskRemoveFromEventList+0x68>)
  402bf0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402bf2:	4b14      	ldr	r3, [pc, #80]	; (402c44 <xTaskRemoveFromEventList+0x6c>)
  402bf4:	681b      	ldr	r3, [r3, #0]
  402bf6:	b99b      	cbnz	r3, 402c20 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402bf8:	1d25      	adds	r5, r4, #4
  402bfa:	4628      	mov	r0, r5
  402bfc:	4b10      	ldr	r3, [pc, #64]	; (402c40 <xTaskRemoveFromEventList+0x68>)
  402bfe:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  402c00:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402c02:	4b11      	ldr	r3, [pc, #68]	; (402c48 <xTaskRemoveFromEventList+0x70>)
  402c04:	681b      	ldr	r3, [r3, #0]
  402c06:	4298      	cmp	r0, r3
  402c08:	bf84      	itt	hi
  402c0a:	4b0f      	ldrhi	r3, [pc, #60]	; (402c48 <xTaskRemoveFromEventList+0x70>)
  402c0c:	6018      	strhi	r0, [r3, #0]
  402c0e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402c12:	4b0e      	ldr	r3, [pc, #56]	; (402c4c <xTaskRemoveFromEventList+0x74>)
  402c14:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c18:	4629      	mov	r1, r5
  402c1a:	4b0d      	ldr	r3, [pc, #52]	; (402c50 <xTaskRemoveFromEventList+0x78>)
  402c1c:	4798      	blx	r3
  402c1e:	e003      	b.n	402c28 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402c20:	480c      	ldr	r0, [pc, #48]	; (402c54 <xTaskRemoveFromEventList+0x7c>)
  402c22:	4629      	mov	r1, r5
  402c24:	4b0a      	ldr	r3, [pc, #40]	; (402c50 <xTaskRemoveFromEventList+0x78>)
  402c26:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402c28:	4b0b      	ldr	r3, [pc, #44]	; (402c58 <xTaskRemoveFromEventList+0x80>)
  402c2a:	681b      	ldr	r3, [r3, #0]
  402c2c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
  402c30:	4298      	cmp	r0, r3
  402c32:	bf34      	ite	cc
  402c34:	2000      	movcc	r0, #0
  402c36:	2001      	movcs	r0, #1
  402c38:	bd38      	pop	{r3, r4, r5, pc}
  402c3a:	bf00      	nop
  402c3c:	00401b61 	.word	0x00401b61
  402c40:	00401ad9 	.word	0x00401ad9
  402c44:	2000aef0 	.word	0x2000aef0
  402c48:	2000ae88 	.word	0x2000ae88
  402c4c:	2000ae8c 	.word	0x2000ae8c
  402c50:	00401a81 	.word	0x00401a81
  402c54:	2000aef8 	.word	0x2000aef8
  402c58:	2000aef4 	.word	0x2000aef4

00402c5c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  402c5c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  402c5e:	b918      	cbnz	r0, 402c68 <vTaskSetTimeOutState+0xc>
  402c60:	4b05      	ldr	r3, [pc, #20]	; (402c78 <vTaskSetTimeOutState+0x1c>)
  402c62:	4798      	blx	r3
  402c64:	bf00      	nop
  402c66:	e7fd      	b.n	402c64 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402c68:	4a04      	ldr	r2, [pc, #16]	; (402c7c <vTaskSetTimeOutState+0x20>)
  402c6a:	6812      	ldr	r2, [r2, #0]
  402c6c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402c6e:	4a04      	ldr	r2, [pc, #16]	; (402c80 <vTaskSetTimeOutState+0x24>)
  402c70:	6812      	ldr	r2, [r2, #0]
  402c72:	6042      	str	r2, [r0, #4]
  402c74:	bd08      	pop	{r3, pc}
  402c76:	bf00      	nop
  402c78:	00401b61 	.word	0x00401b61
  402c7c:	2000af0c 	.word	0x2000af0c
  402c80:	2000af10 	.word	0x2000af10

00402c84 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  402c84:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  402c86:	b918      	cbnz	r0, 402c90 <xTaskCheckForTimeOut+0xc>
  402c88:	4b19      	ldr	r3, [pc, #100]	; (402cf0 <xTaskCheckForTimeOut+0x6c>)
  402c8a:	4798      	blx	r3
  402c8c:	bf00      	nop
  402c8e:	e7fd      	b.n	402c8c <xTaskCheckForTimeOut+0x8>
  402c90:	460d      	mov	r5, r1
  402c92:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402c94:	b919      	cbnz	r1, 402c9e <xTaskCheckForTimeOut+0x1a>
  402c96:	4b16      	ldr	r3, [pc, #88]	; (402cf0 <xTaskCheckForTimeOut+0x6c>)
  402c98:	4798      	blx	r3
  402c9a:	bf00      	nop
  402c9c:	e7fd      	b.n	402c9a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
  402c9e:	4b15      	ldr	r3, [pc, #84]	; (402cf4 <xTaskCheckForTimeOut+0x70>)
  402ca0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  402ca2:	682b      	ldr	r3, [r5, #0]
  402ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ca8:	d018      	beq.n	402cdc <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  402caa:	4a13      	ldr	r2, [pc, #76]	; (402cf8 <xTaskCheckForTimeOut+0x74>)
  402cac:	6812      	ldr	r2, [r2, #0]
  402cae:	6821      	ldr	r1, [r4, #0]
  402cb0:	4291      	cmp	r1, r2
  402cb2:	d004      	beq.n	402cbe <xTaskCheckForTimeOut+0x3a>
  402cb4:	4a11      	ldr	r2, [pc, #68]	; (402cfc <xTaskCheckForTimeOut+0x78>)
  402cb6:	6812      	ldr	r2, [r2, #0]
  402cb8:	6861      	ldr	r1, [r4, #4]
  402cba:	4291      	cmp	r1, r2
  402cbc:	d910      	bls.n	402ce0 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  402cbe:	4a0f      	ldr	r2, [pc, #60]	; (402cfc <xTaskCheckForTimeOut+0x78>)
  402cc0:	6811      	ldr	r1, [r2, #0]
  402cc2:	6860      	ldr	r0, [r4, #4]
  402cc4:	1a09      	subs	r1, r1, r0
  402cc6:	428b      	cmp	r3, r1
  402cc8:	d90c      	bls.n	402ce4 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  402cca:	6812      	ldr	r2, [r2, #0]
  402ccc:	1a12      	subs	r2, r2, r0
  402cce:	1a9b      	subs	r3, r3, r2
  402cd0:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402cd2:	4620      	mov	r0, r4
  402cd4:	4b0a      	ldr	r3, [pc, #40]	; (402d00 <xTaskCheckForTimeOut+0x7c>)
  402cd6:	4798      	blx	r3
			xReturn = pdFALSE;
  402cd8:	2400      	movs	r4, #0
  402cda:	e004      	b.n	402ce6 <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
  402cdc:	2400      	movs	r4, #0
  402cde:	e002      	b.n	402ce6 <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  402ce0:	2401      	movs	r4, #1
  402ce2:	e000      	b.n	402ce6 <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
  402ce4:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
  402ce6:	4b07      	ldr	r3, [pc, #28]	; (402d04 <xTaskCheckForTimeOut+0x80>)
  402ce8:	4798      	blx	r3

	return xReturn;
}
  402cea:	4620      	mov	r0, r4
  402cec:	bd38      	pop	{r3, r4, r5, pc}
  402cee:	bf00      	nop
  402cf0:	00401b61 	.word	0x00401b61
  402cf4:	00401b71 	.word	0x00401b71
  402cf8:	2000af0c 	.word	0x2000af0c
  402cfc:	2000af10 	.word	0x2000af10
  402d00:	00402c5d 	.word	0x00402c5d
  402d04:	00401b91 	.word	0x00401b91

00402d08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
  402d08:	2201      	movs	r2, #1
  402d0a:	4b01      	ldr	r3, [pc, #4]	; (402d10 <vTaskMissedYield+0x8>)
  402d0c:	601a      	str	r2, [r3, #0]
  402d0e:	4770      	bx	lr
  402d10:	2000af30 	.word	0x2000af30

00402d14 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  402d14:	4b01      	ldr	r3, [pc, #4]	; (402d1c <xTaskGetCurrentTaskHandle+0x8>)
  402d16:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  402d18:	4770      	bx	lr
  402d1a:	bf00      	nop
  402d1c:	2000aef4 	.word	0x2000aef4

00402d20 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  402d20:	4b05      	ldr	r3, [pc, #20]	; (402d38 <xTaskGetSchedulerState+0x18>)
  402d22:	681b      	ldr	r3, [r3, #0]
  402d24:	b133      	cbz	r3, 402d34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  402d26:	4b05      	ldr	r3, [pc, #20]	; (402d3c <xTaskGetSchedulerState+0x1c>)
  402d28:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402d2a:	2b00      	cmp	r3, #0
  402d2c:	bf0c      	ite	eq
  402d2e:	2001      	moveq	r0, #1
  402d30:	2002      	movne	r0, #2
  402d32:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402d34:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
  402d36:	4770      	bx	lr
  402d38:	2000ae58 	.word	0x2000ae58
  402d3c:	2000aef0 	.word	0x2000aef0

00402d40 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402d40:	2800      	cmp	r0, #0
  402d42:	d031      	beq.n	402da8 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  402d44:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402d46:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402d48:	4918      	ldr	r1, [pc, #96]	; (402dac <vTaskPriorityInherit+0x6c>)
  402d4a:	6809      	ldr	r1, [r1, #0]
  402d4c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402d4e:	428b      	cmp	r3, r1
  402d50:	d229      	bcs.n	402da6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  402d52:	4916      	ldr	r1, [pc, #88]	; (402dac <vTaskPriorityInherit+0x6c>)
  402d54:	6809      	ldr	r1, [r1, #0]
  402d56:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402d58:	f1c1 0105 	rsb	r1, r1, #5
  402d5c:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402d5e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402d62:	4913      	ldr	r1, [pc, #76]	; (402db0 <vTaskPriorityInherit+0x70>)
  402d64:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  402d68:	6941      	ldr	r1, [r0, #20]
  402d6a:	4299      	cmp	r1, r3
  402d6c:	d117      	bne.n	402d9e <vTaskPriorityInherit+0x5e>
  402d6e:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402d70:	1d04      	adds	r4, r0, #4
  402d72:	4620      	mov	r0, r4
  402d74:	4b0f      	ldr	r3, [pc, #60]	; (402db4 <vTaskPriorityInherit+0x74>)
  402d76:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402d78:	4b0c      	ldr	r3, [pc, #48]	; (402dac <vTaskPriorityInherit+0x6c>)
  402d7a:	681b      	ldr	r3, [r3, #0]
  402d7c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402d7e:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  402d80:	4b0d      	ldr	r3, [pc, #52]	; (402db8 <vTaskPriorityInherit+0x78>)
  402d82:	681b      	ldr	r3, [r3, #0]
  402d84:	4298      	cmp	r0, r3
  402d86:	bf84      	itt	hi
  402d88:	4b0b      	ldrhi	r3, [pc, #44]	; (402db8 <vTaskPriorityInherit+0x78>)
  402d8a:	6018      	strhi	r0, [r3, #0]
  402d8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402d90:	4b07      	ldr	r3, [pc, #28]	; (402db0 <vTaskPriorityInherit+0x70>)
  402d92:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402d96:	4621      	mov	r1, r4
  402d98:	4b08      	ldr	r3, [pc, #32]	; (402dbc <vTaskPriorityInherit+0x7c>)
  402d9a:	4798      	blx	r3
  402d9c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402d9e:	4b03      	ldr	r3, [pc, #12]	; (402dac <vTaskPriorityInherit+0x6c>)
  402da0:	681b      	ldr	r3, [r3, #0]
  402da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402da4:	62c3      	str	r3, [r0, #44]	; 0x2c
  402da6:	bd38      	pop	{r3, r4, r5, pc}
  402da8:	4770      	bx	lr
  402daa:	bf00      	nop
  402dac:	2000aef4 	.word	0x2000aef4
  402db0:	2000ae8c 	.word	0x2000ae8c
  402db4:	00401ad9 	.word	0x00401ad9
  402db8:	2000ae88 	.word	0x2000ae88
  402dbc:	00401a81 	.word	0x00401a81

00402dc0 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  402dc0:	b1e8      	cbz	r0, 402dfe <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  402dc2:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402dc4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  402dc6:	6c82      	ldr	r2, [r0, #72]	; 0x48
  402dc8:	4291      	cmp	r1, r2
  402dca:	d017      	beq.n	402dfc <vTaskPriorityDisinherit+0x3c>
  402dcc:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402dce:	1d05      	adds	r5, r0, #4
  402dd0:	4628      	mov	r0, r5
  402dd2:	4b0b      	ldr	r3, [pc, #44]	; (402e00 <vTaskPriorityDisinherit+0x40>)
  402dd4:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  402dd6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402dd8:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  402dda:	f1c0 0305 	rsb	r3, r0, #5
  402dde:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  402de0:	4b08      	ldr	r3, [pc, #32]	; (402e04 <vTaskPriorityDisinherit+0x44>)
  402de2:	681b      	ldr	r3, [r3, #0]
  402de4:	4298      	cmp	r0, r3
  402de6:	bf84      	itt	hi
  402de8:	4b06      	ldrhi	r3, [pc, #24]	; (402e04 <vTaskPriorityDisinherit+0x44>)
  402dea:	6018      	strhi	r0, [r3, #0]
  402dec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402df0:	4b05      	ldr	r3, [pc, #20]	; (402e08 <vTaskPriorityDisinherit+0x48>)
  402df2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402df6:	4629      	mov	r1, r5
  402df8:	4b04      	ldr	r3, [pc, #16]	; (402e0c <vTaskPriorityDisinherit+0x4c>)
  402dfa:	4798      	blx	r3
  402dfc:	bd38      	pop	{r3, r4, r5, pc}
  402dfe:	4770      	bx	lr
  402e00:	00401ad9 	.word	0x00401ad9
  402e04:	2000ae88 	.word	0x2000ae88
  402e08:	2000ae8c 	.word	0x2000ae8c
  402e0c:	00401a81 	.word	0x00401a81

00402e10 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  402e10:	b510      	push	{r4, lr}
  402e12:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402e14:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402e16:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
  402e18:	4291      	cmp	r1, r2
  402e1a:	d80a      	bhi.n	402e32 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  402e1c:	1ad2      	subs	r2, r2, r3
  402e1e:	6983      	ldr	r3, [r0, #24]
  402e20:	429a      	cmp	r2, r3
  402e22:	d211      	bcs.n	402e48 <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402e24:	4b0a      	ldr	r3, [pc, #40]	; (402e50 <prvInsertTimerInActiveList+0x40>)
  402e26:	6818      	ldr	r0, [r3, #0]
  402e28:	1d21      	adds	r1, r4, #4
  402e2a:	4b0a      	ldr	r3, [pc, #40]	; (402e54 <prvInsertTimerInActiveList+0x44>)
  402e2c:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402e2e:	2000      	movs	r0, #0
  402e30:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402e32:	429a      	cmp	r2, r3
  402e34:	d201      	bcs.n	402e3a <prvInsertTimerInActiveList+0x2a>
  402e36:	4299      	cmp	r1, r3
  402e38:	d208      	bcs.n	402e4c <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402e3a:	4b07      	ldr	r3, [pc, #28]	; (402e58 <prvInsertTimerInActiveList+0x48>)
  402e3c:	6818      	ldr	r0, [r3, #0]
  402e3e:	1d21      	adds	r1, r4, #4
  402e40:	4b04      	ldr	r3, [pc, #16]	; (402e54 <prvInsertTimerInActiveList+0x44>)
  402e42:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
  402e44:	2000      	movs	r0, #0
  402e46:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402e48:	2001      	movs	r0, #1
  402e4a:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402e4c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402e4e:	bd10      	pop	{r4, pc}
  402e50:	2000af70 	.word	0x2000af70
  402e54:	00401a9d 	.word	0x00401a9d
  402e58:	2000af3c 	.word	0x2000af3c

00402e5c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402e5c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402e5e:	4b0d      	ldr	r3, [pc, #52]	; (402e94 <prvCheckForValidListAndQueue+0x38>)
  402e60:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402e62:	4b0d      	ldr	r3, [pc, #52]	; (402e98 <prvCheckForValidListAndQueue+0x3c>)
  402e64:	681b      	ldr	r3, [r3, #0]
  402e66:	b98b      	cbnz	r3, 402e8c <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
  402e68:	4d0c      	ldr	r5, [pc, #48]	; (402e9c <prvCheckForValidListAndQueue+0x40>)
  402e6a:	4628      	mov	r0, r5
  402e6c:	4e0c      	ldr	r6, [pc, #48]	; (402ea0 <prvCheckForValidListAndQueue+0x44>)
  402e6e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402e70:	4c0c      	ldr	r4, [pc, #48]	; (402ea4 <prvCheckForValidListAndQueue+0x48>)
  402e72:	4620      	mov	r0, r4
  402e74:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402e76:	4b0c      	ldr	r3, [pc, #48]	; (402ea8 <prvCheckForValidListAndQueue+0x4c>)
  402e78:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402e7a:	4b0c      	ldr	r3, [pc, #48]	; (402eac <prvCheckForValidListAndQueue+0x50>)
  402e7c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  402e7e:	2005      	movs	r0, #5
  402e80:	210c      	movs	r1, #12
  402e82:	2200      	movs	r2, #0
  402e84:	4b0a      	ldr	r3, [pc, #40]	; (402eb0 <prvCheckForValidListAndQueue+0x54>)
  402e86:	4798      	blx	r3
  402e88:	4b03      	ldr	r3, [pc, #12]	; (402e98 <prvCheckForValidListAndQueue+0x3c>)
  402e8a:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  402e8c:	4b09      	ldr	r3, [pc, #36]	; (402eb4 <prvCheckForValidListAndQueue+0x58>)
  402e8e:	4798      	blx	r3
  402e90:	bd70      	pop	{r4, r5, r6, pc}
  402e92:	bf00      	nop
  402e94:	00401b71 	.word	0x00401b71
  402e98:	2000af6c 	.word	0x2000af6c
  402e9c:	2000af40 	.word	0x2000af40
  402ea0:	00401a61 	.word	0x00401a61
  402ea4:	2000af54 	.word	0x2000af54
  402ea8:	2000af3c 	.word	0x2000af3c
  402eac:	2000af70 	.word	0x2000af70
  402eb0:	00401f51 	.word	0x00401f51
  402eb4:	00401b91 	.word	0x00401b91

00402eb8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  402eb8:	b510      	push	{r4, lr}
  402eba:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  402ebc:	4b0b      	ldr	r3, [pc, #44]	; (402eec <xTimerCreateTimerTask+0x34>)
  402ebe:	4798      	blx	r3

	if( xTimerQueue != NULL )
  402ec0:	4b0b      	ldr	r3, [pc, #44]	; (402ef0 <xTimerCreateTimerTask+0x38>)
  402ec2:	681b      	ldr	r3, [r3, #0]
  402ec4:	b163      	cbz	r3, 402ee0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402ec6:	2304      	movs	r3, #4
  402ec8:	9300      	str	r3, [sp, #0]
  402eca:	2300      	movs	r3, #0
  402ecc:	9301      	str	r3, [sp, #4]
  402ece:	9302      	str	r3, [sp, #8]
  402ed0:	9303      	str	r3, [sp, #12]
  402ed2:	4808      	ldr	r0, [pc, #32]	; (402ef4 <xTimerCreateTimerTask+0x3c>)
  402ed4:	4908      	ldr	r1, [pc, #32]	; (402ef8 <xTimerCreateTimerTask+0x40>)
  402ed6:	f44f 7282 	mov.w	r2, #260	; 0x104
  402eda:	4c08      	ldr	r4, [pc, #32]	; (402efc <xTimerCreateTimerTask+0x44>)
  402edc:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
  402ede:	b918      	cbnz	r0, 402ee8 <xTimerCreateTimerTask+0x30>
  402ee0:	4b07      	ldr	r3, [pc, #28]	; (402f00 <xTimerCreateTimerTask+0x48>)
  402ee2:	4798      	blx	r3
  402ee4:	bf00      	nop
  402ee6:	e7fd      	b.n	402ee4 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
  402ee8:	b004      	add	sp, #16
  402eea:	bd10      	pop	{r4, pc}
  402eec:	00402e5d 	.word	0x00402e5d
  402ef0:	2000af6c 	.word	0x2000af6c
  402ef4:	0040305d 	.word	0x0040305d
  402ef8:	00408c80 	.word	0x00408c80
  402efc:	00402359 	.word	0x00402359
  402f00:	00401b61 	.word	0x00401b61

00402f04 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  402f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  402f08:	b919      	cbnz	r1, 402f12 <xTimerCreate+0xe>
	{
		pxNewTimer = NULL;
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  402f0a:	4b0e      	ldr	r3, [pc, #56]	; (402f44 <xTimerCreate+0x40>)
  402f0c:	4798      	blx	r3
  402f0e:	bf00      	nop
  402f10:	e7fd      	b.n	402f0e <xTimerCreate+0xa>
  402f12:	4680      	mov	r8, r0
  402f14:	4616      	mov	r6, r2
  402f16:	461d      	mov	r5, r3
  402f18:	460f      	mov	r7, r1
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  402f1a:	2028      	movs	r0, #40	; 0x28
  402f1c:	4b0a      	ldr	r3, [pc, #40]	; (402f48 <xTimerCreate+0x44>)
  402f1e:	4798      	blx	r3
		if( pxNewTimer != NULL )
  402f20:	4604      	mov	r4, r0
  402f22:	b158      	cbz	r0, 402f3c <xTimerCreate+0x38>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  402f24:	4b09      	ldr	r3, [pc, #36]	; (402f4c <xTimerCreate+0x48>)
  402f26:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  402f28:	f8c4 8000 	str.w	r8, [r4]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  402f2c:	61a7      	str	r7, [r4, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  402f2e:	61e6      	str	r6, [r4, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  402f30:	6225      	str	r5, [r4, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  402f32:	9b06      	ldr	r3, [sp, #24]
  402f34:	6263      	str	r3, [r4, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  402f36:	1d20      	adds	r0, r4, #4
  402f38:	4b05      	ldr	r3, [pc, #20]	; (402f50 <xTimerCreate+0x4c>)
  402f3a:	4798      	blx	r3
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
}
  402f3c:	4620      	mov	r0, r4
  402f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f42:	bf00      	nop
  402f44:	00401b61 	.word	0x00401b61
  402f48:	00401cb9 	.word	0x00401cb9
  402f4c:	00402e5d 	.word	0x00402e5d
  402f50:	00401a79 	.word	0x00401a79

00402f54 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  402f54:	b530      	push	{r4, r5, lr}
  402f56:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  402f58:	4c0f      	ldr	r4, [pc, #60]	; (402f98 <xTimerGenericCommand+0x44>)
  402f5a:	6825      	ldr	r5, [r4, #0]
  402f5c:	b1c5      	cbz	r5, 402f90 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  402f5e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
  402f60:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  402f62:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
  402f64:	b96b      	cbnz	r3, 402f82 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402f66:	4b0d      	ldr	r3, [pc, #52]	; (402f9c <xTimerGenericCommand+0x48>)
  402f68:	4798      	blx	r3
  402f6a:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  402f6c:	4b0a      	ldr	r3, [pc, #40]	; (402f98 <xTimerGenericCommand+0x44>)
  402f6e:	6818      	ldr	r0, [r3, #0]
  402f70:	a901      	add	r1, sp, #4
  402f72:	bf07      	ittee	eq
  402f74:	9a08      	ldreq	r2, [sp, #32]
  402f76:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402f78:	2200      	movne	r2, #0
  402f7a:	4613      	movne	r3, r2
  402f7c:	4c08      	ldr	r4, [pc, #32]	; (402fa0 <xTimerGenericCommand+0x4c>)
  402f7e:	47a0      	blx	r4
  402f80:	e007      	b.n	402f92 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402f82:	4628      	mov	r0, r5
  402f84:	a901      	add	r1, sp, #4
  402f86:	461a      	mov	r2, r3
  402f88:	2300      	movs	r3, #0
  402f8a:	4c06      	ldr	r4, [pc, #24]	; (402fa4 <xTimerGenericCommand+0x50>)
  402f8c:	47a0      	blx	r4
  402f8e:	e000      	b.n	402f92 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
  402f90:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
  402f92:	b005      	add	sp, #20
  402f94:	bd30      	pop	{r4, r5, pc}
  402f96:	bf00      	nop
  402f98:	2000af6c 	.word	0x2000af6c
  402f9c:	00402d21 	.word	0x00402d21
  402fa0:	00401fa9 	.word	0x00401fa9
  402fa4:	004020c9 	.word	0x004020c9

00402fa8 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  402fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402fac:	b082      	sub	sp, #8
  402fae:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  402fb0:	4b22      	ldr	r3, [pc, #136]	; (40303c <prvSampleTimeNow+0x94>)
  402fb2:	4798      	blx	r3
  402fb4:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
  402fb6:	4b22      	ldr	r3, [pc, #136]	; (403040 <prvSampleTimeNow+0x98>)
  402fb8:	681b      	ldr	r3, [r3, #0]
  402fba:	4298      	cmp	r0, r3
  402fbc:	d234      	bcs.n	403028 <prvSampleTimeNow+0x80>
  402fbe:	e024      	b.n	40300a <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402fc0:	68da      	ldr	r2, [r3, #12]
  402fc2:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402fc6:	68db      	ldr	r3, [r3, #12]
  402fc8:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  402fca:	1d25      	adds	r5, r4, #4
  402fcc:	4628      	mov	r0, r5
  402fce:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402fd2:	4620      	mov	r0, r4
  402fd4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402fd6:	69e3      	ldr	r3, [r4, #28]
  402fd8:	2b01      	cmp	r3, #1
  402fda:	d118      	bne.n	40300e <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402fdc:	69a3      	ldr	r3, [r4, #24]
  402fde:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402fe0:	4553      	cmp	r3, sl
  402fe2:	d906      	bls.n	402ff2 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402fe4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402fe6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402fe8:	6830      	ldr	r0, [r6, #0]
  402fea:	4629      	mov	r1, r5
  402fec:	4b15      	ldr	r3, [pc, #84]	; (403044 <prvSampleTimeNow+0x9c>)
  402fee:	4798      	blx	r3
  402ff0:	e00d      	b.n	40300e <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  402ff2:	2300      	movs	r3, #0
  402ff4:	9300      	str	r3, [sp, #0]
  402ff6:	4620      	mov	r0, r4
  402ff8:	4619      	mov	r1, r3
  402ffa:	4652      	mov	r2, sl
  402ffc:	4c12      	ldr	r4, [pc, #72]	; (403048 <prvSampleTimeNow+0xa0>)
  402ffe:	47a0      	blx	r4
				configASSERT( xResult );
  403000:	b928      	cbnz	r0, 40300e <prvSampleTimeNow+0x66>
  403002:	4b12      	ldr	r3, [pc, #72]	; (40304c <prvSampleTimeNow+0xa4>)
  403004:	4798      	blx	r3
  403006:	bf00      	nop
  403008:	e7fd      	b.n	403006 <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40300a:	4e11      	ldr	r6, [pc, #68]	; (403050 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40300c:	4f11      	ldr	r7, [pc, #68]	; (403054 <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40300e:	6833      	ldr	r3, [r6, #0]
  403010:	681a      	ldr	r2, [r3, #0]
  403012:	2a00      	cmp	r2, #0
  403014:	d1d4      	bne.n	402fc0 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
  403016:	4a10      	ldr	r2, [pc, #64]	; (403058 <prvSampleTimeNow+0xb0>)
  403018:	6810      	ldr	r0, [r2, #0]
  40301a:	490d      	ldr	r1, [pc, #52]	; (403050 <prvSampleTimeNow+0xa8>)
  40301c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40301e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
  403020:	2301      	movs	r3, #1
  403022:	f8c9 3000 	str.w	r3, [r9]
  403026:	e002      	b.n	40302e <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  403028:	2300      	movs	r3, #0
  40302a:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
  40302e:	4b04      	ldr	r3, [pc, #16]	; (403040 <prvSampleTimeNow+0x98>)
  403030:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
  403034:	4640      	mov	r0, r8
  403036:	b002      	add	sp, #8
  403038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40303c:	004026ad 	.word	0x004026ad
  403040:	2000af68 	.word	0x2000af68
  403044:	00401a9d 	.word	0x00401a9d
  403048:	00402f55 	.word	0x00402f55
  40304c:	00401b61 	.word	0x00401b61
  403050:	2000af3c 	.word	0x2000af3c
  403054:	00401ad9 	.word	0x00401ad9
  403058:	2000af70 	.word	0x2000af70

0040305c <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  40305c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403060:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  403062:	4d4d      	ldr	r5, [pc, #308]	; (403198 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
  403064:	f8df 8160 	ldr.w	r8, [pc, #352]	; 4031c8 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403068:	4b4c      	ldr	r3, [pc, #304]	; (40319c <prvTimerTask+0x140>)
  40306a:	681b      	ldr	r3, [r3, #0]
  40306c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  40306e:	2a00      	cmp	r2, #0
  403070:	f000 8087 	beq.w	403182 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403074:	68db      	ldr	r3, [r3, #12]
  403076:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403078:	4b49      	ldr	r3, [pc, #292]	; (4031a0 <prvTimerTask+0x144>)
  40307a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40307c:	a803      	add	r0, sp, #12
  40307e:	4b49      	ldr	r3, [pc, #292]	; (4031a4 <prvTimerTask+0x148>)
  403080:	4798      	blx	r3
  403082:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403084:	9b03      	ldr	r3, [sp, #12]
  403086:	2b00      	cmp	r3, #0
  403088:	d130      	bne.n	4030ec <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40308a:	4286      	cmp	r6, r0
  40308c:	d824      	bhi.n	4030d8 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
  40308e:	4b46      	ldr	r3, [pc, #280]	; (4031a8 <prvTimerTask+0x14c>)
  403090:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403092:	4b42      	ldr	r3, [pc, #264]	; (40319c <prvTimerTask+0x140>)
  403094:	681b      	ldr	r3, [r3, #0]
  403096:	68db      	ldr	r3, [r3, #12]
  403098:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40309a:	1d20      	adds	r0, r4, #4
  40309c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40309e:	69e3      	ldr	r3, [r4, #28]
  4030a0:	2b01      	cmp	r3, #1
  4030a2:	d114      	bne.n	4030ce <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4030a4:	69a1      	ldr	r1, [r4, #24]
  4030a6:	4620      	mov	r0, r4
  4030a8:	4431      	add	r1, r6
  4030aa:	463a      	mov	r2, r7
  4030ac:	4633      	mov	r3, r6
  4030ae:	4f3f      	ldr	r7, [pc, #252]	; (4031ac <prvTimerTask+0x150>)
  4030b0:	47b8      	blx	r7
  4030b2:	2801      	cmp	r0, #1
  4030b4:	d10b      	bne.n	4030ce <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4030b6:	2300      	movs	r3, #0
  4030b8:	9300      	str	r3, [sp, #0]
  4030ba:	4620      	mov	r0, r4
  4030bc:	4619      	mov	r1, r3
  4030be:	4632      	mov	r2, r6
  4030c0:	4e3b      	ldr	r6, [pc, #236]	; (4031b0 <prvTimerTask+0x154>)
  4030c2:	47b0      	blx	r6
			configASSERT( xResult );
  4030c4:	b918      	cbnz	r0, 4030ce <prvTimerTask+0x72>
  4030c6:	4b3b      	ldr	r3, [pc, #236]	; (4031b4 <prvTimerTask+0x158>)
  4030c8:	4798      	blx	r3
  4030ca:	bf00      	nop
  4030cc:	e7fd      	b.n	4030ca <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4030ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4030d0:	4620      	mov	r0, r4
  4030d2:	4798      	blx	r3
  4030d4:	e00c      	b.n	4030f0 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4030d6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  4030d8:	6828      	ldr	r0, [r5, #0]
  4030da:	1bf1      	subs	r1, r6, r7
  4030dc:	4b36      	ldr	r3, [pc, #216]	; (4031b8 <prvTimerTask+0x15c>)
  4030de:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  4030e0:	4b31      	ldr	r3, [pc, #196]	; (4031a8 <prvTimerTask+0x14c>)
  4030e2:	4798      	blx	r3
  4030e4:	b920      	cbnz	r0, 4030f0 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  4030e6:	4b35      	ldr	r3, [pc, #212]	; (4031bc <prvTimerTask+0x160>)
  4030e8:	4798      	blx	r3
  4030ea:	e001      	b.n	4030f0 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  4030ec:	4b2e      	ldr	r3, [pc, #184]	; (4031a8 <prvTimerTask+0x14c>)
  4030ee:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4030f0:	a802      	add	r0, sp, #8
  4030f2:	4b2c      	ldr	r3, [pc, #176]	; (4031a4 <prvTimerTask+0x148>)
  4030f4:	4798      	blx	r3
  4030f6:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4030f8:	4e31      	ldr	r6, [pc, #196]	; (4031c0 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4030fa:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 4031ac <prvTimerTask+0x150>
  4030fe:	e038      	b.n	403172 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
  403100:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  403102:	b11c      	cbz	r4, 40310c <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403104:	6963      	ldr	r3, [r4, #20]
  403106:	b10b      	cbz	r3, 40310c <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  403108:	1d20      	adds	r0, r4, #4
  40310a:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  40310c:	9b03      	ldr	r3, [sp, #12]
  40310e:	2b02      	cmp	r3, #2
  403110:	d01f      	beq.n	403152 <prvTimerTask+0xf6>
  403112:	2b03      	cmp	r3, #3
  403114:	d02a      	beq.n	40316c <prvTimerTask+0x110>
  403116:	2b00      	cmp	r3, #0
  403118:	d12b      	bne.n	403172 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  40311a:	9b04      	ldr	r3, [sp, #16]
  40311c:	69a1      	ldr	r1, [r4, #24]
  40311e:	4620      	mov	r0, r4
  403120:	4419      	add	r1, r3
  403122:	463a      	mov	r2, r7
  403124:	47c8      	blx	r9
  403126:	2801      	cmp	r0, #1
  403128:	d123      	bne.n	403172 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40312a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40312c:	4620      	mov	r0, r4
  40312e:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  403130:	69e3      	ldr	r3, [r4, #28]
  403132:	2b01      	cmp	r3, #1
  403134:	d11d      	bne.n	403172 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403136:	69a2      	ldr	r2, [r4, #24]
  403138:	2300      	movs	r3, #0
  40313a:	9300      	str	r3, [sp, #0]
  40313c:	4620      	mov	r0, r4
  40313e:	4619      	mov	r1, r3
  403140:	9c04      	ldr	r4, [sp, #16]
  403142:	4422      	add	r2, r4
  403144:	4c1a      	ldr	r4, [pc, #104]	; (4031b0 <prvTimerTask+0x154>)
  403146:	47a0      	blx	r4
						configASSERT( xResult );
  403148:	b998      	cbnz	r0, 403172 <prvTimerTask+0x116>
  40314a:	4b1a      	ldr	r3, [pc, #104]	; (4031b4 <prvTimerTask+0x158>)
  40314c:	4798      	blx	r3
  40314e:	bf00      	nop
  403150:	e7fd      	b.n	40314e <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  403152:	9904      	ldr	r1, [sp, #16]
  403154:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403156:	b919      	cbnz	r1, 403160 <prvTimerTask+0x104>
  403158:	4b16      	ldr	r3, [pc, #88]	; (4031b4 <prvTimerTask+0x158>)
  40315a:	4798      	blx	r3
  40315c:	bf00      	nop
  40315e:	e7fd      	b.n	40315c <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403160:	4620      	mov	r0, r4
  403162:	4439      	add	r1, r7
  403164:	463a      	mov	r2, r7
  403166:	463b      	mov	r3, r7
  403168:	47c8      	blx	r9
  40316a:	e002      	b.n	403172 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40316c:	4620      	mov	r0, r4
  40316e:	4b15      	ldr	r3, [pc, #84]	; (4031c4 <prvTimerTask+0x168>)
  403170:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  403172:	6828      	ldr	r0, [r5, #0]
  403174:	a903      	add	r1, sp, #12
  403176:	2200      	movs	r2, #0
  403178:	4613      	mov	r3, r2
  40317a:	47b0      	blx	r6
  40317c:	2800      	cmp	r0, #0
  40317e:	d1bf      	bne.n	403100 <prvTimerTask+0xa4>
  403180:	e772      	b.n	403068 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  403182:	4b07      	ldr	r3, [pc, #28]	; (4031a0 <prvTimerTask+0x144>)
  403184:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403186:	a803      	add	r0, sp, #12
  403188:	4b06      	ldr	r3, [pc, #24]	; (4031a4 <prvTimerTask+0x148>)
  40318a:	4798      	blx	r3
  40318c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40318e:	9b03      	ldr	r3, [sp, #12]
  403190:	2b00      	cmp	r3, #0
  403192:	d0a0      	beq.n	4030d6 <prvTimerTask+0x7a>
  403194:	e7aa      	b.n	4030ec <prvTimerTask+0x90>
  403196:	bf00      	nop
  403198:	2000af6c 	.word	0x2000af6c
  40319c:	2000af3c 	.word	0x2000af3c
  4031a0:	0040269d 	.word	0x0040269d
  4031a4:	00402fa9 	.word	0x00402fa9
  4031a8:	004027ed 	.word	0x004027ed
  4031ac:	00402e11 	.word	0x00402e11
  4031b0:	00402f55 	.word	0x00402f55
  4031b4:	00401b61 	.word	0x00401b61
  4031b8:	004022b5 	.word	0x004022b5
  4031bc:	00401b51 	.word	0x00401b51
  4031c0:	00402159 	.word	0x00402159
  4031c4:	00401d81 	.word	0x00401d81
  4031c8:	00401ad9 	.word	0x00401ad9

004031cc <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  4031cc:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
  4031d0:	f021 0101 	bic.w	r1, r1, #1
  4031d4:	0589      	lsls	r1, r1, #22
  4031d6:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4031d8:	6201      	str	r1, [r0, #32]
  4031da:	4770      	bx	lr

004031dc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4031dc:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4031de:	480e      	ldr	r0, [pc, #56]	; (403218 <sysclk_init+0x3c>)
  4031e0:	4b0e      	ldr	r3, [pc, #56]	; (40321c <sysclk_init+0x40>)
  4031e2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4031e4:	2000      	movs	r0, #0
  4031e6:	213e      	movs	r1, #62	; 0x3e
  4031e8:	4b0d      	ldr	r3, [pc, #52]	; (403220 <sysclk_init+0x44>)
  4031ea:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4031ec:	4c0d      	ldr	r4, [pc, #52]	; (403224 <sysclk_init+0x48>)
  4031ee:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4031f0:	2800      	cmp	r0, #0
  4031f2:	d0fc      	beq.n	4031ee <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4031f4:	4b0c      	ldr	r3, [pc, #48]	; (403228 <sysclk_init+0x4c>)
  4031f6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4031f8:	4a0c      	ldr	r2, [pc, #48]	; (40322c <sysclk_init+0x50>)
  4031fa:	4b0d      	ldr	r3, [pc, #52]	; (403230 <sysclk_init+0x54>)
  4031fc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4031fe:	4c0d      	ldr	r4, [pc, #52]	; (403234 <sysclk_init+0x58>)
  403200:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  403202:	2800      	cmp	r0, #0
  403204:	d0fc      	beq.n	403200 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  403206:	2010      	movs	r0, #16
  403208:	4b0b      	ldr	r3, [pc, #44]	; (403238 <sysclk_init+0x5c>)
  40320a:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40320c:	4b0b      	ldr	r3, [pc, #44]	; (40323c <sysclk_init+0x60>)
  40320e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  403210:	4801      	ldr	r0, [pc, #4]	; (403218 <sysclk_init+0x3c>)
  403212:	4b02      	ldr	r3, [pc, #8]	; (40321c <sysclk_init+0x40>)
  403214:	4798      	blx	r3
  403216:	bd10      	pop	{r4, pc}
  403218:	07270e00 	.word	0x07270e00
  40321c:	00403921 	.word	0x00403921
  403220:	00403679 	.word	0x00403679
  403224:	004036cd 	.word	0x004036cd
  403228:	004036dd 	.word	0x004036dd
  40322c:	20133f01 	.word	0x20133f01
  403230:	400e0400 	.word	0x400e0400
  403234:	004036ed 	.word	0x004036ed
  403238:	00403611 	.word	0x00403611
  40323c:	0040380d 	.word	0x0040380d

00403240 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  403240:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  403242:	4811      	ldr	r0, [pc, #68]	; (403288 <board_init+0x48>)
  403244:	4b11      	ldr	r3, [pc, #68]	; (40328c <board_init+0x4c>)
  403246:	4798      	blx	r3
  403248:	200b      	movs	r0, #11
  40324a:	4c11      	ldr	r4, [pc, #68]	; (403290 <board_init+0x50>)
  40324c:	47a0      	blx	r4
  40324e:	200c      	movs	r0, #12
  403250:	47a0      	blx	r4
  403252:	200d      	movs	r0, #13
  403254:	47a0      	blx	r4
	ioport_init();

	

	//Compass
	gpio_configure_pin(I2C_SCL_PIN, TWI0_CLK_FLAGS);
  403256:	4d0f      	ldr	r5, [pc, #60]	; (403294 <board_init+0x54>)
  403258:	2004      	movs	r0, #4
  40325a:	4629      	mov	r1, r5
  40325c:	4c0e      	ldr	r4, [pc, #56]	; (403298 <board_init+0x58>)
  40325e:	47a0      	blx	r4
	gpio_configure_pin(I2C_SDA_PIN, TWI0_DATA_FLAGS);
  403260:	2003      	movs	r0, #3
  403262:	4629      	mov	r1, r5
  403264:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403266:	4b0d      	ldr	r3, [pc, #52]	; (40329c <board_init+0x5c>)
  403268:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40326c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40326e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  403272:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403276:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403278:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40327c:	2240      	movs	r2, #64	; 0x40
  40327e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  403280:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  403284:	bd38      	pop	{r3, r4, r5, pc}
  403286:	bf00      	nop
  403288:	400e1450 	.word	0x400e1450
  40328c:	00403751 	.word	0x00403751
  403290:	004036fd 	.word	0x004036fd
  403294:	08000001 	.word	0x08000001
  403298:	00403409 	.word	0x00403409
  40329c:	400e0e00 	.word	0x400e0e00

004032a0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4032a0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4032a2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4032a6:	d02f      	beq.n	403308 <pio_set_peripheral+0x68>
  4032a8:	d807      	bhi.n	4032ba <pio_set_peripheral+0x1a>
  4032aa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4032ae:	d014      	beq.n	4032da <pio_set_peripheral+0x3a>
  4032b0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4032b4:	d01e      	beq.n	4032f4 <pio_set_peripheral+0x54>
  4032b6:	b939      	cbnz	r1, 4032c8 <pio_set_peripheral+0x28>
  4032b8:	4770      	bx	lr
  4032ba:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4032be:	d037      	beq.n	403330 <pio_set_peripheral+0x90>
  4032c0:	d804      	bhi.n	4032cc <pio_set_peripheral+0x2c>
  4032c2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4032c6:	d029      	beq.n	40331c <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4032c8:	6042      	str	r2, [r0, #4]
  4032ca:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4032cc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4032d0:	d02e      	beq.n	403330 <pio_set_peripheral+0x90>
  4032d2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4032d6:	d02b      	beq.n	403330 <pio_set_peripheral+0x90>
  4032d8:	e7f6      	b.n	4032c8 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4032da:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4032dc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4032de:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4032e0:	43d3      	mvns	r3, r2
  4032e2:	4021      	ands	r1, r4
  4032e4:	4019      	ands	r1, r3
  4032e6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4032e8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4032ea:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4032ec:	4021      	ands	r1, r4
  4032ee:	400b      	ands	r3, r1
  4032f0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4032f2:	e01a      	b.n	40332a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4032f4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4032f6:	4313      	orrs	r3, r2
  4032f8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4032fa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4032fc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4032fe:	400b      	ands	r3, r1
  403300:	ea23 0302 	bic.w	r3, r3, r2
  403304:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403306:	e7df      	b.n	4032c8 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403308:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40330a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40330c:	400b      	ands	r3, r1
  40330e:	ea23 0302 	bic.w	r3, r3, r2
  403312:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403314:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403316:	4313      	orrs	r3, r2
  403318:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40331a:	e7d5      	b.n	4032c8 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40331c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40331e:	4313      	orrs	r3, r2
  403320:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403322:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403324:	4313      	orrs	r3, r2
  403326:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  403328:	e7ce      	b.n	4032c8 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40332a:	6042      	str	r2, [r0, #4]
}
  40332c:	f85d 4b04 	ldr.w	r4, [sp], #4
  403330:	4770      	bx	lr
  403332:	bf00      	nop

00403334 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  403334:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403336:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40333a:	bf14      	ite	ne
  40333c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40333e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  403340:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  403344:	bf14      	ite	ne
  403346:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403348:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40334a:	f012 0f02 	tst.w	r2, #2
  40334e:	d002      	beq.n	403356 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  403350:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  403354:	e004      	b.n	403360 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403356:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40335a:	bf18      	it	ne
  40335c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403360:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  403362:	6001      	str	r1, [r0, #0]
  403364:	4770      	bx	lr
  403366:	bf00      	nop

00403368 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403368:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40336a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40336c:	9c01      	ldr	r4, [sp, #4]
  40336e:	b10c      	cbz	r4, 403374 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  403370:	6641      	str	r1, [r0, #100]	; 0x64
  403372:	e000      	b.n	403376 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403374:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403376:	b10b      	cbz	r3, 40337c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  403378:	6501      	str	r1, [r0, #80]	; 0x50
  40337a:	e000      	b.n	40337e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40337c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40337e:	b10a      	cbz	r2, 403384 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  403380:	6301      	str	r1, [r0, #48]	; 0x30
  403382:	e000      	b.n	403386 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  403384:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403386:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  403388:	6001      	str	r1, [r0, #0]
}
  40338a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40338e:	4770      	bx	lr

00403390 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  403390:	f012 0f10 	tst.w	r2, #16
  403394:	d010      	beq.n	4033b8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  403396:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40339a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40339e:	bf14      	ite	ne
  4033a0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4033a4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4033a8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4033ac:	bf14      	ite	ne
  4033ae:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4033b2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4033b6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4033b8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4033bc:	4770      	bx	lr
  4033be:	bf00      	nop

004033c0 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4033c0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4033c2:	6401      	str	r1, [r0, #64]	; 0x40
  4033c4:	4770      	bx	lr
  4033c6:	bf00      	nop

004033c8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4033c8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4033ca:	4770      	bx	lr

004033cc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4033cc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4033ce:	4770      	bx	lr

004033d0 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4033d0:	0943      	lsrs	r3, r0, #5
  4033d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4033d6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4033da:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4033dc:	f000 001f 	and.w	r0, r0, #31
  4033e0:	2201      	movs	r2, #1
  4033e2:	4082      	lsls	r2, r0
  4033e4:	631a      	str	r2, [r3, #48]	; 0x30
  4033e6:	4770      	bx	lr

004033e8 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4033e8:	0943      	lsrs	r3, r0, #5
  4033ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4033ee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4033f2:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4033f4:	6b99      	ldr	r1, [r3, #56]	; 0x38
  4033f6:	f000 001f 	and.w	r0, r0, #31
  4033fa:	2201      	movs	r2, #1
  4033fc:	4082      	lsls	r2, r0
  4033fe:	420a      	tst	r2, r1
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  403400:	bf14      	ite	ne
  403402:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403404:	631a      	streq	r2, [r3, #48]	; 0x30
  403406:	4770      	bx	lr

00403408 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403408:	b570      	push	{r4, r5, r6, lr}
  40340a:	b082      	sub	sp, #8
  40340c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40340e:	0943      	lsrs	r3, r0, #5
  403410:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403414:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403418:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40341a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40341e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403422:	d047      	beq.n	4034b4 <pio_configure_pin+0xac>
  403424:	d809      	bhi.n	40343a <pio_configure_pin+0x32>
  403426:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40342a:	d021      	beq.n	403470 <pio_configure_pin+0x68>
  40342c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403430:	d02f      	beq.n	403492 <pio_configure_pin+0x8a>
  403432:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403436:	d16f      	bne.n	403518 <pio_configure_pin+0x110>
  403438:	e009      	b.n	40344e <pio_configure_pin+0x46>
  40343a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40343e:	d055      	beq.n	4034ec <pio_configure_pin+0xe4>
  403440:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403444:	d052      	beq.n	4034ec <pio_configure_pin+0xe4>
  403446:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40344a:	d044      	beq.n	4034d6 <pio_configure_pin+0xce>
  40344c:	e064      	b.n	403518 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40344e:	f000 001f 	and.w	r0, r0, #31
  403452:	2601      	movs	r6, #1
  403454:	4086      	lsls	r6, r0
  403456:	4620      	mov	r0, r4
  403458:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40345c:	4632      	mov	r2, r6
  40345e:	4b30      	ldr	r3, [pc, #192]	; (403520 <pio_configure_pin+0x118>)
  403460:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403462:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403466:	bf14      	ite	ne
  403468:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40346a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40346c:	2001      	movs	r0, #1
  40346e:	e054      	b.n	40351a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  403470:	f000 001f 	and.w	r0, r0, #31
  403474:	2601      	movs	r6, #1
  403476:	4086      	lsls	r6, r0
  403478:	4620      	mov	r0, r4
  40347a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40347e:	4632      	mov	r2, r6
  403480:	4b27      	ldr	r3, [pc, #156]	; (403520 <pio_configure_pin+0x118>)
  403482:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403484:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  403488:	bf14      	ite	ne
  40348a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40348c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40348e:	2001      	movs	r0, #1
  403490:	e043      	b.n	40351a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  403492:	f000 001f 	and.w	r0, r0, #31
  403496:	2601      	movs	r6, #1
  403498:	4086      	lsls	r6, r0
  40349a:	4620      	mov	r0, r4
  40349c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4034a0:	4632      	mov	r2, r6
  4034a2:	4b1f      	ldr	r3, [pc, #124]	; (403520 <pio_configure_pin+0x118>)
  4034a4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4034a6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4034aa:	bf14      	ite	ne
  4034ac:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4034ae:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4034b0:	2001      	movs	r0, #1
  4034b2:	e032      	b.n	40351a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4034b4:	f000 001f 	and.w	r0, r0, #31
  4034b8:	2601      	movs	r6, #1
  4034ba:	4086      	lsls	r6, r0
  4034bc:	4620      	mov	r0, r4
  4034be:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4034c2:	4632      	mov	r2, r6
  4034c4:	4b16      	ldr	r3, [pc, #88]	; (403520 <pio_configure_pin+0x118>)
  4034c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4034c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4034cc:	bf14      	ite	ne
  4034ce:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4034d0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4034d2:	2001      	movs	r0, #1
  4034d4:	e021      	b.n	40351a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4034d6:	f000 031f 	and.w	r3, r0, #31
  4034da:	2601      	movs	r6, #1
  4034dc:	4620      	mov	r0, r4
  4034de:	fa06 f103 	lsl.w	r1, r6, r3
  4034e2:	462a      	mov	r2, r5
  4034e4:	4b0f      	ldr	r3, [pc, #60]	; (403524 <pio_configure_pin+0x11c>)
  4034e6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4034e8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4034ea:	e016      	b.n	40351a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4034ec:	f000 031f 	and.w	r3, r0, #31
  4034f0:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4034f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4034f6:	ea05 0106 	and.w	r1, r5, r6
  4034fa:	9100      	str	r1, [sp, #0]
  4034fc:	4620      	mov	r0, r4
  4034fe:	fa06 f103 	lsl.w	r1, r6, r3
  403502:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  403506:	bf14      	ite	ne
  403508:	2200      	movne	r2, #0
  40350a:	2201      	moveq	r2, #1
  40350c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  403510:	4c05      	ldr	r4, [pc, #20]	; (403528 <pio_configure_pin+0x120>)
  403512:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  403514:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403516:	e000      	b.n	40351a <pio_configure_pin+0x112>

	default:
		return 0;
  403518:	2000      	movs	r0, #0
	}

	return 1;
}
  40351a:	b002      	add	sp, #8
  40351c:	bd70      	pop	{r4, r5, r6, pc}
  40351e:	bf00      	nop
  403520:	004032a1 	.word	0x004032a1
  403524:	00403335 	.word	0x00403335
  403528:	00403369 	.word	0x00403369

0040352c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40352c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403530:	4681      	mov	r9, r0
  403532:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403534:	4b12      	ldr	r3, [pc, #72]	; (403580 <pio_handler_process+0x54>)
  403536:	4798      	blx	r3
  403538:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40353a:	4648      	mov	r0, r9
  40353c:	4b11      	ldr	r3, [pc, #68]	; (403584 <pio_handler_process+0x58>)
  40353e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  403540:	4005      	ands	r5, r0
  403542:	d013      	beq.n	40356c <pio_handler_process+0x40>
  403544:	4c10      	ldr	r4, [pc, #64]	; (403588 <pio_handler_process+0x5c>)
  403546:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40354a:	6823      	ldr	r3, [r4, #0]
  40354c:	4543      	cmp	r3, r8
  40354e:	d108      	bne.n	403562 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403550:	6861      	ldr	r1, [r4, #4]
  403552:	4229      	tst	r1, r5
  403554:	d005      	beq.n	403562 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403556:	68e3      	ldr	r3, [r4, #12]
  403558:	4640      	mov	r0, r8
  40355a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40355c:	6863      	ldr	r3, [r4, #4]
  40355e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  403562:	42b4      	cmp	r4, r6
  403564:	d002      	beq.n	40356c <pio_handler_process+0x40>
  403566:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403568:	2d00      	cmp	r5, #0
  40356a:	d1ee      	bne.n	40354a <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40356c:	4b07      	ldr	r3, [pc, #28]	; (40358c <pio_handler_process+0x60>)
  40356e:	681b      	ldr	r3, [r3, #0]
  403570:	b123      	cbz	r3, 40357c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  403572:	4b07      	ldr	r3, [pc, #28]	; (403590 <pio_handler_process+0x64>)
  403574:	681b      	ldr	r3, [r3, #0]
  403576:	b10b      	cbz	r3, 40357c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  403578:	4648      	mov	r0, r9
  40357a:	4798      	blx	r3
  40357c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403580:	004033c9 	.word	0x004033c9
  403584:	004033cd 	.word	0x004033cd
  403588:	2000af7c 	.word	0x2000af7c
  40358c:	2000b134 	.word	0x2000b134
  403590:	2000af78 	.word	0x2000af78

00403594 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  403596:	4c0c      	ldr	r4, [pc, #48]	; (4035c8 <pio_handler_set+0x34>)
  403598:	6824      	ldr	r4, [r4, #0]
  40359a:	2c06      	cmp	r4, #6
  40359c:	d811      	bhi.n	4035c2 <pio_handler_set+0x2e>
  40359e:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  4035a0:	4f0a      	ldr	r7, [pc, #40]	; (4035cc <pio_handler_set+0x38>)
  4035a2:	0122      	lsls	r2, r4, #4
  4035a4:	18be      	adds	r6, r7, r2
  4035a6:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  4035a8:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  4035aa:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  4035ac:	9a06      	ldr	r2, [sp, #24]
  4035ae:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  4035b0:	3401      	adds	r4, #1
  4035b2:	4a05      	ldr	r2, [pc, #20]	; (4035c8 <pio_handler_set+0x34>)
  4035b4:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4035b6:	4629      	mov	r1, r5
  4035b8:	461a      	mov	r2, r3
  4035ba:	4b05      	ldr	r3, [pc, #20]	; (4035d0 <pio_handler_set+0x3c>)
  4035bc:	4798      	blx	r3

	return 0;
  4035be:	2000      	movs	r0, #0
  4035c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4035c2:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4035c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4035c6:	bf00      	nop
  4035c8:	2000af74 	.word	0x2000af74
  4035cc:	2000af7c 	.word	0x2000af7c
  4035d0:	00403391 	.word	0x00403391

004035d4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4035d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4035d6:	4802      	ldr	r0, [pc, #8]	; (4035e0 <PIOA_Handler+0xc>)
  4035d8:	210b      	movs	r1, #11
  4035da:	4b02      	ldr	r3, [pc, #8]	; (4035e4 <PIOA_Handler+0x10>)
  4035dc:	4798      	blx	r3
  4035de:	bd08      	pop	{r3, pc}
  4035e0:	400e0e00 	.word	0x400e0e00
  4035e4:	0040352d 	.word	0x0040352d

004035e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4035e8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4035ea:	4802      	ldr	r0, [pc, #8]	; (4035f4 <PIOB_Handler+0xc>)
  4035ec:	210c      	movs	r1, #12
  4035ee:	4b02      	ldr	r3, [pc, #8]	; (4035f8 <PIOB_Handler+0x10>)
  4035f0:	4798      	blx	r3
  4035f2:	bd08      	pop	{r3, pc}
  4035f4:	400e1000 	.word	0x400e1000
  4035f8:	0040352d 	.word	0x0040352d

004035fc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4035fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4035fe:	4802      	ldr	r0, [pc, #8]	; (403608 <PIOC_Handler+0xc>)
  403600:	210d      	movs	r1, #13
  403602:	4b02      	ldr	r3, [pc, #8]	; (40360c <PIOC_Handler+0x10>)
  403604:	4798      	blx	r3
  403606:	bd08      	pop	{r3, pc}
  403608:	400e1200 	.word	0x400e1200
  40360c:	0040352d 	.word	0x0040352d

00403610 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403610:	4a18      	ldr	r2, [pc, #96]	; (403674 <pmc_switch_mck_to_pllack+0x64>)
  403612:	6b13      	ldr	r3, [r2, #48]	; 0x30
  403614:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  403618:	4318      	orrs	r0, r3
  40361a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40361c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40361e:	f013 0f08 	tst.w	r3, #8
  403622:	d003      	beq.n	40362c <pmc_switch_mck_to_pllack+0x1c>
  403624:	e009      	b.n	40363a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403626:	3b01      	subs	r3, #1
  403628:	d103      	bne.n	403632 <pmc_switch_mck_to_pllack+0x22>
  40362a:	e01e      	b.n	40366a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40362c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403630:	4910      	ldr	r1, [pc, #64]	; (403674 <pmc_switch_mck_to_pllack+0x64>)
  403632:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403634:	f012 0f08 	tst.w	r2, #8
  403638:	d0f5      	beq.n	403626 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40363a:	4a0e      	ldr	r2, [pc, #56]	; (403674 <pmc_switch_mck_to_pllack+0x64>)
  40363c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40363e:	f023 0303 	bic.w	r3, r3, #3
  403642:	f043 0302 	orr.w	r3, r3, #2
  403646:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403648:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40364a:	f010 0008 	ands.w	r0, r0, #8
  40364e:	d004      	beq.n	40365a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403650:	2000      	movs	r0, #0
  403652:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  403654:	3b01      	subs	r3, #1
  403656:	d103      	bne.n	403660 <pmc_switch_mck_to_pllack+0x50>
  403658:	e009      	b.n	40366e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40365a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40365e:	4905      	ldr	r1, [pc, #20]	; (403674 <pmc_switch_mck_to_pllack+0x64>)
  403660:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  403662:	f012 0f08 	tst.w	r2, #8
  403666:	d0f5      	beq.n	403654 <pmc_switch_mck_to_pllack+0x44>
  403668:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40366a:	2001      	movs	r0, #1
  40366c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40366e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  403670:	4770      	bx	lr
  403672:	bf00      	nop
  403674:	400e0400 	.word	0x400e0400

00403678 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403678:	b138      	cbz	r0, 40368a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40367a:	4911      	ldr	r1, [pc, #68]	; (4036c0 <pmc_switch_mainck_to_xtal+0x48>)
  40367c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40367e:	4a11      	ldr	r2, [pc, #68]	; (4036c4 <pmc_switch_mainck_to_xtal+0x4c>)
  403680:	401a      	ands	r2, r3
  403682:	4b11      	ldr	r3, [pc, #68]	; (4036c8 <pmc_switch_mainck_to_xtal+0x50>)
  403684:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403686:	620b      	str	r3, [r1, #32]
  403688:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40368a:	4a0d      	ldr	r2, [pc, #52]	; (4036c0 <pmc_switch_mainck_to_xtal+0x48>)
  40368c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40368e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403692:	f023 0303 	bic.w	r3, r3, #3
  403696:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40369a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40369e:	0209      	lsls	r1, r1, #8
  4036a0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4036a2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4036a4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4036a6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4036a8:	f013 0f01 	tst.w	r3, #1
  4036ac:	d0fb      	beq.n	4036a6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4036ae:	4a04      	ldr	r2, [pc, #16]	; (4036c0 <pmc_switch_mainck_to_xtal+0x48>)
  4036b0:	6a13      	ldr	r3, [r2, #32]
  4036b2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4036b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4036ba:	6213      	str	r3, [r2, #32]
  4036bc:	4770      	bx	lr
  4036be:	bf00      	nop
  4036c0:	400e0400 	.word	0x400e0400
  4036c4:	fec8fffc 	.word	0xfec8fffc
  4036c8:	01370002 	.word	0x01370002

004036cc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4036cc:	4b02      	ldr	r3, [pc, #8]	; (4036d8 <pmc_osc_is_ready_mainck+0xc>)
  4036ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4036d0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4036d4:	4770      	bx	lr
  4036d6:	bf00      	nop
  4036d8:	400e0400 	.word	0x400e0400

004036dc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4036dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4036e0:	4b01      	ldr	r3, [pc, #4]	; (4036e8 <pmc_disable_pllack+0xc>)
  4036e2:	629a      	str	r2, [r3, #40]	; 0x28
  4036e4:	4770      	bx	lr
  4036e6:	bf00      	nop
  4036e8:	400e0400 	.word	0x400e0400

004036ec <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4036ec:	4b02      	ldr	r3, [pc, #8]	; (4036f8 <pmc_is_locked_pllack+0xc>)
  4036ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4036f0:	f000 0002 	and.w	r0, r0, #2
  4036f4:	4770      	bx	lr
  4036f6:	bf00      	nop
  4036f8:	400e0400 	.word	0x400e0400

004036fc <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4036fc:	2822      	cmp	r0, #34	; 0x22
  4036fe:	d81e      	bhi.n	40373e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  403700:	281f      	cmp	r0, #31
  403702:	d80c      	bhi.n	40371e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403704:	4b11      	ldr	r3, [pc, #68]	; (40374c <pmc_enable_periph_clk+0x50>)
  403706:	699a      	ldr	r2, [r3, #24]
  403708:	2301      	movs	r3, #1
  40370a:	4083      	lsls	r3, r0
  40370c:	401a      	ands	r2, r3
  40370e:	4293      	cmp	r3, r2
  403710:	d017      	beq.n	403742 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  403712:	2301      	movs	r3, #1
  403714:	4083      	lsls	r3, r0
  403716:	4a0d      	ldr	r2, [pc, #52]	; (40374c <pmc_enable_periph_clk+0x50>)
  403718:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40371a:	2000      	movs	r0, #0
  40371c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40371e:	4b0b      	ldr	r3, [pc, #44]	; (40374c <pmc_enable_periph_clk+0x50>)
  403720:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  403724:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403726:	2301      	movs	r3, #1
  403728:	4083      	lsls	r3, r0
  40372a:	401a      	ands	r2, r3
  40372c:	4293      	cmp	r3, r2
  40372e:	d00a      	beq.n	403746 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  403730:	2301      	movs	r3, #1
  403732:	4083      	lsls	r3, r0
  403734:	4a05      	ldr	r2, [pc, #20]	; (40374c <pmc_enable_periph_clk+0x50>)
  403736:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40373a:	2000      	movs	r0, #0
  40373c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40373e:	2001      	movs	r0, #1
  403740:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403742:	2000      	movs	r0, #0
  403744:	4770      	bx	lr
  403746:	2000      	movs	r0, #0
}
  403748:	4770      	bx	lr
  40374a:	bf00      	nop
  40374c:	400e0400 	.word	0x400e0400

00403750 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  403750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403754:	6043      	str	r3, [r0, #4]
  403756:	4770      	bx	lr

00403758 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  403758:	e7fe      	b.n	403758 <Dummy_Handler>
  40375a:	bf00      	nop

0040375c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40375c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40375e:	4b20      	ldr	r3, [pc, #128]	; (4037e0 <Reset_Handler+0x84>)
  403760:	4a20      	ldr	r2, [pc, #128]	; (4037e4 <Reset_Handler+0x88>)
  403762:	429a      	cmp	r2, r3
  403764:	d913      	bls.n	40378e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  403766:	4b20      	ldr	r3, [pc, #128]	; (4037e8 <Reset_Handler+0x8c>)
  403768:	4a1d      	ldr	r2, [pc, #116]	; (4037e0 <Reset_Handler+0x84>)
  40376a:	429a      	cmp	r2, r3
  40376c:	d21f      	bcs.n	4037ae <Reset_Handler+0x52>
  40376e:	4611      	mov	r1, r2
  403770:	3204      	adds	r2, #4
  403772:	3303      	adds	r3, #3
  403774:	1a9b      	subs	r3, r3, r2
  403776:	f023 0303 	bic.w	r3, r3, #3
  40377a:	3304      	adds	r3, #4
  40377c:	4a19      	ldr	r2, [pc, #100]	; (4037e4 <Reset_Handler+0x88>)
  40377e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  403780:	f852 0b04 	ldr.w	r0, [r2], #4
  403784:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  403788:	429a      	cmp	r2, r3
  40378a:	d1f9      	bne.n	403780 <Reset_Handler+0x24>
  40378c:	e00f      	b.n	4037ae <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40378e:	4b14      	ldr	r3, [pc, #80]	; (4037e0 <Reset_Handler+0x84>)
  403790:	4a14      	ldr	r2, [pc, #80]	; (4037e4 <Reset_Handler+0x88>)
  403792:	429a      	cmp	r2, r3
  403794:	d20b      	bcs.n	4037ae <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  403796:	4b14      	ldr	r3, [pc, #80]	; (4037e8 <Reset_Handler+0x8c>)
  403798:	4a11      	ldr	r2, [pc, #68]	; (4037e0 <Reset_Handler+0x84>)
  40379a:	1a9a      	subs	r2, r3, r2
  40379c:	4813      	ldr	r0, [pc, #76]	; (4037ec <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40379e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4037a0:	b12a      	cbz	r2, 4037ae <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  4037a2:	f851 2904 	ldr.w	r2, [r1], #-4
  4037a6:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4037aa:	4281      	cmp	r1, r0
  4037ac:	d1f9      	bne.n	4037a2 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4037ae:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4037b0:	4b0f      	ldr	r3, [pc, #60]	; (4037f0 <Reset_Handler+0x94>)
  4037b2:	4a10      	ldr	r2, [pc, #64]	; (4037f4 <Reset_Handler+0x98>)
  4037b4:	429a      	cmp	r2, r3
  4037b6:	d20b      	bcs.n	4037d0 <Reset_Handler+0x74>
  4037b8:	1d13      	adds	r3, r2, #4
  4037ba:	4a0f      	ldr	r2, [pc, #60]	; (4037f8 <Reset_Handler+0x9c>)
  4037bc:	1ad2      	subs	r2, r2, r3
  4037be:	f022 0203 	bic.w	r2, r2, #3
  4037c2:	441a      	add	r2, r3
  4037c4:	3b04      	subs	r3, #4
		*pDest++ = 0;
  4037c6:	2100      	movs	r1, #0
  4037c8:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4037cc:	4293      	cmp	r3, r2
  4037ce:	d1fb      	bne.n	4037c8 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4037d0:	4b0a      	ldr	r3, [pc, #40]	; (4037fc <Reset_Handler+0xa0>)
  4037d2:	4a0b      	ldr	r2, [pc, #44]	; (403800 <Reset_Handler+0xa4>)
  4037d4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4037d6:	4b0b      	ldr	r3, [pc, #44]	; (403804 <Reset_Handler+0xa8>)
  4037d8:	4798      	blx	r3

	/* Branch to main function */
	main();
  4037da:	4b0b      	ldr	r3, [pc, #44]	; (403808 <Reset_Handler+0xac>)
  4037dc:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4037de:	e7fe      	b.n	4037de <Reset_Handler+0x82>
  4037e0:	20000000 	.word	0x20000000
  4037e4:	00408e84 	.word	0x00408e84
  4037e8:	200008b4 	.word	0x200008b4
  4037ec:	00408e80 	.word	0x00408e80
  4037f0:	2000b150 	.word	0x2000b150
  4037f4:	200008b8 	.word	0x200008b8
  4037f8:	2000b153 	.word	0x2000b153
  4037fc:	e000ed00 	.word	0xe000ed00
  403800:	00400000 	.word	0x00400000
  403804:	00404f11 	.word	0x00404f11
  403808:	00403a15 	.word	0x00403a15

0040380c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40380c:	4b3d      	ldr	r3, [pc, #244]	; (403904 <SystemCoreClockUpdate+0xf8>)
  40380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403810:	f003 0303 	and.w	r3, r3, #3
  403814:	2b03      	cmp	r3, #3
  403816:	d85d      	bhi.n	4038d4 <SystemCoreClockUpdate+0xc8>
  403818:	e8df f003 	tbb	[pc, r3]
  40381c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  403820:	4b39      	ldr	r3, [pc, #228]	; (403908 <SystemCoreClockUpdate+0xfc>)
  403822:	695b      	ldr	r3, [r3, #20]
  403824:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403828:	bf14      	ite	ne
  40382a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40382e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  403832:	4b36      	ldr	r3, [pc, #216]	; (40390c <SystemCoreClockUpdate+0x100>)
  403834:	601a      	str	r2, [r3, #0]
  403836:	e04d      	b.n	4038d4 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403838:	4b32      	ldr	r3, [pc, #200]	; (403904 <SystemCoreClockUpdate+0xf8>)
  40383a:	6a1b      	ldr	r3, [r3, #32]
  40383c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  403840:	d003      	beq.n	40384a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  403842:	4a33      	ldr	r2, [pc, #204]	; (403910 <SystemCoreClockUpdate+0x104>)
  403844:	4b31      	ldr	r3, [pc, #196]	; (40390c <SystemCoreClockUpdate+0x100>)
  403846:	601a      	str	r2, [r3, #0]
  403848:	e044      	b.n	4038d4 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40384a:	4a32      	ldr	r2, [pc, #200]	; (403914 <SystemCoreClockUpdate+0x108>)
  40384c:	4b2f      	ldr	r3, [pc, #188]	; (40390c <SystemCoreClockUpdate+0x100>)
  40384e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  403850:	4b2c      	ldr	r3, [pc, #176]	; (403904 <SystemCoreClockUpdate+0xf8>)
  403852:	6a1b      	ldr	r3, [r3, #32]
  403854:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403858:	2b10      	cmp	r3, #16
  40385a:	d002      	beq.n	403862 <SystemCoreClockUpdate+0x56>
  40385c:	2b20      	cmp	r3, #32
  40385e:	d004      	beq.n	40386a <SystemCoreClockUpdate+0x5e>
  403860:	e038      	b.n	4038d4 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403862:	4a2d      	ldr	r2, [pc, #180]	; (403918 <SystemCoreClockUpdate+0x10c>)
  403864:	4b29      	ldr	r3, [pc, #164]	; (40390c <SystemCoreClockUpdate+0x100>)
  403866:	601a      	str	r2, [r3, #0]
			break;
  403868:	e034      	b.n	4038d4 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40386a:	4a29      	ldr	r2, [pc, #164]	; (403910 <SystemCoreClockUpdate+0x104>)
  40386c:	4b27      	ldr	r3, [pc, #156]	; (40390c <SystemCoreClockUpdate+0x100>)
  40386e:	601a      	str	r2, [r3, #0]
			break;
  403870:	e030      	b.n	4038d4 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403872:	4b24      	ldr	r3, [pc, #144]	; (403904 <SystemCoreClockUpdate+0xf8>)
  403874:	6a1b      	ldr	r3, [r3, #32]
  403876:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40387a:	d003      	beq.n	403884 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40387c:	4a24      	ldr	r2, [pc, #144]	; (403910 <SystemCoreClockUpdate+0x104>)
  40387e:	4b23      	ldr	r3, [pc, #140]	; (40390c <SystemCoreClockUpdate+0x100>)
  403880:	601a      	str	r2, [r3, #0]
  403882:	e012      	b.n	4038aa <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403884:	4a23      	ldr	r2, [pc, #140]	; (403914 <SystemCoreClockUpdate+0x108>)
  403886:	4b21      	ldr	r3, [pc, #132]	; (40390c <SystemCoreClockUpdate+0x100>)
  403888:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40388a:	4b1e      	ldr	r3, [pc, #120]	; (403904 <SystemCoreClockUpdate+0xf8>)
  40388c:	6a1b      	ldr	r3, [r3, #32]
  40388e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403892:	2b10      	cmp	r3, #16
  403894:	d002      	beq.n	40389c <SystemCoreClockUpdate+0x90>
  403896:	2b20      	cmp	r3, #32
  403898:	d004      	beq.n	4038a4 <SystemCoreClockUpdate+0x98>
  40389a:	e006      	b.n	4038aa <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40389c:	4a1e      	ldr	r2, [pc, #120]	; (403918 <SystemCoreClockUpdate+0x10c>)
  40389e:	4b1b      	ldr	r3, [pc, #108]	; (40390c <SystemCoreClockUpdate+0x100>)
  4038a0:	601a      	str	r2, [r3, #0]
					break;
  4038a2:	e002      	b.n	4038aa <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4038a4:	4a1a      	ldr	r2, [pc, #104]	; (403910 <SystemCoreClockUpdate+0x104>)
  4038a6:	4b19      	ldr	r3, [pc, #100]	; (40390c <SystemCoreClockUpdate+0x100>)
  4038a8:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4038aa:	4b16      	ldr	r3, [pc, #88]	; (403904 <SystemCoreClockUpdate+0xf8>)
  4038ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038ae:	f003 0303 	and.w	r3, r3, #3
  4038b2:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4038b4:	4a13      	ldr	r2, [pc, #76]	; (403904 <SystemCoreClockUpdate+0xf8>)
  4038b6:	bf07      	ittee	eq
  4038b8:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4038ba:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4038bc:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4038be:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4038c0:	4812      	ldr	r0, [pc, #72]	; (40390c <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4038c2:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4038c6:	6803      	ldr	r3, [r0, #0]
  4038c8:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4038cc:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4038ce:	fbb3 f3f2 	udiv	r3, r3, r2
  4038d2:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4038d4:	4b0b      	ldr	r3, [pc, #44]	; (403904 <SystemCoreClockUpdate+0xf8>)
  4038d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4038dc:	2b70      	cmp	r3, #112	; 0x70
  4038de:	d107      	bne.n	4038f0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4038e0:	4a0a      	ldr	r2, [pc, #40]	; (40390c <SystemCoreClockUpdate+0x100>)
  4038e2:	6813      	ldr	r3, [r2, #0]
  4038e4:	490d      	ldr	r1, [pc, #52]	; (40391c <SystemCoreClockUpdate+0x110>)
  4038e6:	fba1 1303 	umull	r1, r3, r1, r3
  4038ea:	085b      	lsrs	r3, r3, #1
  4038ec:	6013      	str	r3, [r2, #0]
  4038ee:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4038f0:	4b04      	ldr	r3, [pc, #16]	; (403904 <SystemCoreClockUpdate+0xf8>)
  4038f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4038f4:	4905      	ldr	r1, [pc, #20]	; (40390c <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4038f6:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4038fa:	680b      	ldr	r3, [r1, #0]
  4038fc:	40d3      	lsrs	r3, r2
  4038fe:	600b      	str	r3, [r1, #0]
  403900:	4770      	bx	lr
  403902:	bf00      	nop
  403904:	400e0400 	.word	0x400e0400
  403908:	400e1410 	.word	0x400e1410
  40390c:	2000003c 	.word	0x2000003c
  403910:	00b71b00 	.word	0x00b71b00
  403914:	003d0900 	.word	0x003d0900
  403918:	007a1200 	.word	0x007a1200
  40391c:	aaaaaaab 	.word	0xaaaaaaab

00403920 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  403920:	4b1a      	ldr	r3, [pc, #104]	; (40398c <system_init_flash+0x6c>)
  403922:	4298      	cmp	r0, r3
  403924:	d807      	bhi.n	403936 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403926:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  40392a:	4a19      	ldr	r2, [pc, #100]	; (403990 <system_init_flash+0x70>)
  40392c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40392e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403932:	6013      	str	r3, [r2, #0]
  403934:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  403936:	4b17      	ldr	r3, [pc, #92]	; (403994 <system_init_flash+0x74>)
  403938:	4298      	cmp	r0, r3
  40393a:	d806      	bhi.n	40394a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40393c:	4b16      	ldr	r3, [pc, #88]	; (403998 <system_init_flash+0x78>)
  40393e:	4a14      	ldr	r2, [pc, #80]	; (403990 <system_init_flash+0x70>)
  403940:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403942:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403946:	6013      	str	r3, [r2, #0]
  403948:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40394a:	4b14      	ldr	r3, [pc, #80]	; (40399c <system_init_flash+0x7c>)
  40394c:	4298      	cmp	r0, r3
  40394e:	d806      	bhi.n	40395e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403950:	4b13      	ldr	r3, [pc, #76]	; (4039a0 <system_init_flash+0x80>)
  403952:	4a0f      	ldr	r2, [pc, #60]	; (403990 <system_init_flash+0x70>)
  403954:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403956:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40395a:	6013      	str	r3, [r2, #0]
  40395c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40395e:	4b11      	ldr	r3, [pc, #68]	; (4039a4 <system_init_flash+0x84>)
  403960:	4298      	cmp	r0, r3
  403962:	d806      	bhi.n	403972 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403964:	4b10      	ldr	r3, [pc, #64]	; (4039a8 <system_init_flash+0x88>)
  403966:	4a0a      	ldr	r2, [pc, #40]	; (403990 <system_init_flash+0x70>)
  403968:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40396a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40396e:	6013      	str	r3, [r2, #0]
  403970:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  403972:	4b0e      	ldr	r3, [pc, #56]	; (4039ac <system_init_flash+0x8c>)
  403974:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403976:	bf94      	ite	ls
  403978:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40397c:	4b0c      	ldrhi	r3, [pc, #48]	; (4039b0 <system_init_flash+0x90>)
  40397e:	4a04      	ldr	r2, [pc, #16]	; (403990 <system_init_flash+0x70>)
  403980:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403982:	f502 7200 	add.w	r2, r2, #512	; 0x200
  403986:	6013      	str	r3, [r2, #0]
  403988:	4770      	bx	lr
  40398a:	bf00      	nop
  40398c:	01312cff 	.word	0x01312cff
  403990:	400e0a00 	.word	0x400e0a00
  403994:	026259ff 	.word	0x026259ff
  403998:	04000100 	.word	0x04000100
  40399c:	039386ff 	.word	0x039386ff
  4039a0:	04000200 	.word	0x04000200
  4039a4:	04c4b3ff 	.word	0x04c4b3ff
  4039a8:	04000300 	.word	0x04000300
  4039ac:	05f5e0ff 	.word	0x05f5e0ff
  4039b0:	04000500 	.word	0x04000500

004039b4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4039b4:	4b09      	ldr	r3, [pc, #36]	; (4039dc <_sbrk+0x28>)
  4039b6:	681b      	ldr	r3, [r3, #0]
  4039b8:	b913      	cbnz	r3, 4039c0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4039ba:	4a09      	ldr	r2, [pc, #36]	; (4039e0 <_sbrk+0x2c>)
  4039bc:	4b07      	ldr	r3, [pc, #28]	; (4039dc <_sbrk+0x28>)
  4039be:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4039c0:	4b06      	ldr	r3, [pc, #24]	; (4039dc <_sbrk+0x28>)
  4039c2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4039c4:	181a      	adds	r2, r3, r0
  4039c6:	4907      	ldr	r1, [pc, #28]	; (4039e4 <_sbrk+0x30>)
  4039c8:	4291      	cmp	r1, r2
  4039ca:	db04      	blt.n	4039d6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4039cc:	4610      	mov	r0, r2
  4039ce:	4a03      	ldr	r2, [pc, #12]	; (4039dc <_sbrk+0x28>)
  4039d0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4039d2:	4618      	mov	r0, r3
  4039d4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4039d6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4039da:	4770      	bx	lr
  4039dc:	2000afec 	.word	0x2000afec
  4039e0:	2000e150 	.word	0x2000e150
  4039e4:	20027ffc 	.word	0x20027ffc

004039e8 <Semtech_IRQ0>:

volatile xTimerHandle MPU_Timer;

/*NIRQ0 - From RF Semtech - RX Done*/
void Semtech_IRQ0(void)
{
  4039e8:	b508      	push	{r3, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4039ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4039ee:	4b05      	ldr	r3, [pc, #20]	; (403a04 <Semtech_IRQ0+0x1c>)
  4039f0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	
	
	Semtech.Stat.Cmd=STAY_IN_STATE;
	Semtech.Stat.Data_State=Check_status(0);
  4039f4:	2000      	movs	r0, #0
  4039f6:	4b04      	ldr	r3, [pc, #16]	; (403a08 <Semtech_IRQ0+0x20>)
  4039f8:	4798      	blx	r3
	xTaskResumeFromISR(Sx1276_id);
  4039fa:	4b04      	ldr	r3, [pc, #16]	; (403a0c <Semtech_IRQ0+0x24>)
  4039fc:	6818      	ldr	r0, [r3, #0]
  4039fe:	4b04      	ldr	r3, [pc, #16]	; (403a10 <Semtech_IRQ0+0x28>)
  403a00:	4798      	blx	r3
  403a02:	bd08      	pop	{r3, pc}
  403a04:	e000e100 	.word	0xe000e100
  403a08:	00400bcd 	.word	0x00400bcd
  403a0c:	2000b138 	.word	0x2000b138
  403a10:	00402595 	.word	0x00402595

00403a14 <main>:
// 	stdio_serial_init(CONF_UART, &uart_serial_options);
// }


int main (void)
{	
  403a14:	b500      	push	{lr}
  403a16:	b085      	sub	sp, #20
	sysclk_init();
  403a18:	4b1c      	ldr	r3, [pc, #112]	; (403a8c <main+0x78>)
  403a1a:	4798      	blx	r3
	board_init();
  403a1c:	4b1c      	ldr	r3, [pc, #112]	; (403a90 <main+0x7c>)
  403a1e:	4798      	blx	r3
//  	};
//  	usart_serial_init(USART_SERIAL, &usart_options);
// 		

	/* Create timer */
	MPU_Timer=xTimerCreate("Timer_MPU",100,pdTRUE,0,MPU_TimerCallback);
  403a20:	4b1c      	ldr	r3, [pc, #112]	; (403a94 <main+0x80>)
  403a22:	9300      	str	r3, [sp, #0]
  403a24:	481c      	ldr	r0, [pc, #112]	; (403a98 <main+0x84>)
  403a26:	2164      	movs	r1, #100	; 0x64
  403a28:	2201      	movs	r2, #1
  403a2a:	2300      	movs	r3, #0
  403a2c:	4c1b      	ldr	r4, [pc, #108]	; (403a9c <main+0x88>)
  403a2e:	47a0      	blx	r4
  403a30:	4b1b      	ldr	r3, [pc, #108]	; (403aa0 <main+0x8c>)
  403a32:	6018      	str	r0, [r3, #0]
	
	Queue_RF_Task=xQueueCreate(3,sizeof(RF_Queue));
  403a34:	2003      	movs	r0, #3
  403a36:	f44f 7184 	mov.w	r1, #264	; 0x108
  403a3a:	2200      	movs	r2, #0
  403a3c:	4c19      	ldr	r4, [pc, #100]	; (403aa4 <main+0x90>)
  403a3e:	47a0      	blx	r4
  403a40:	4b19      	ldr	r3, [pc, #100]	; (403aa8 <main+0x94>)
  403a42:	6018      	str	r0, [r3, #0]
	Queue_Senzor_Task=xQueueCreate(2,sizeof(MPU9150_Queue));
  403a44:	2002      	movs	r0, #2
  403a46:	f640 0102 	movw	r1, #2050	; 0x802
  403a4a:	2200      	movs	r2, #0
  403a4c:	47a0      	blx	r4
  403a4e:	4b17      	ldr	r3, [pc, #92]	; (403aac <main+0x98>)
  403a50:	6018      	str	r0, [r3, #0]
		
	/*Create Semtech Task*/
	xTaskCreate(RF_Task,"sx1276",configMINIMAL_STACK_SIZE+500,NULL, 1,&Sx1276_id);
  403a52:	2301      	movs	r3, #1
  403a54:	9300      	str	r3, [sp, #0]
  403a56:	4b16      	ldr	r3, [pc, #88]	; (403ab0 <main+0x9c>)
  403a58:	9301      	str	r3, [sp, #4]
  403a5a:	2400      	movs	r4, #0
  403a5c:	9402      	str	r4, [sp, #8]
  403a5e:	9403      	str	r4, [sp, #12]
  403a60:	4814      	ldr	r0, [pc, #80]	; (403ab4 <main+0xa0>)
  403a62:	4915      	ldr	r1, [pc, #84]	; (403ab8 <main+0xa4>)
  403a64:	f240 2276 	movw	r2, #630	; 0x276
  403a68:	4623      	mov	r3, r4
  403a6a:	4d14      	ldr	r5, [pc, #80]	; (403abc <main+0xa8>)
  403a6c:	47a8      	blx	r5
	/*Create Compass Task*/
	xTaskCreate(Senzor_Task,"Senzor",configMINIMAL_STACK_SIZE+600,NULL, 2,&Senzor_id);
  403a6e:	2302      	movs	r3, #2
  403a70:	9300      	str	r3, [sp, #0]
  403a72:	4b13      	ldr	r3, [pc, #76]	; (403ac0 <main+0xac>)
  403a74:	9301      	str	r3, [sp, #4]
  403a76:	9402      	str	r4, [sp, #8]
  403a78:	9403      	str	r4, [sp, #12]
  403a7a:	4812      	ldr	r0, [pc, #72]	; (403ac4 <main+0xb0>)
  403a7c:	4912      	ldr	r1, [pc, #72]	; (403ac8 <main+0xb4>)
  403a7e:	f240 22da 	movw	r2, #730	; 0x2da
  403a82:	4623      	mov	r3, r4
  403a84:	47a8      	blx	r5
	
	
	vTaskStartScheduler();
  403a86:	4b11      	ldr	r3, [pc, #68]	; (403acc <main+0xb8>)
  403a88:	4798      	blx	r3
		
	while (1) {
		
	}
  403a8a:	e7fe      	b.n	403a8a <main+0x76>
  403a8c:	004031dd 	.word	0x004031dd
  403a90:	00403241 	.word	0x00403241
  403a94:	004018f1 	.word	0x004018f1
  403a98:	00408c88 	.word	0x00408c88
  403a9c:	00402f05 	.word	0x00402f05
  403aa0:	2000b144 	.word	0x2000b144
  403aa4:	00401f51 	.word	0x00401f51
  403aa8:	2000b13c 	.word	0x2000b13c
  403aac:	2000b140 	.word	0x2000b140
  403ab0:	2000b138 	.word	0x2000b138
  403ab4:	00400cfd 	.word	0x00400cfd
  403ab8:	00408c94 	.word	0x00408c94
  403abc:	00402359 	.word	0x00402359
  403ac0:	2000b148 	.word	0x2000b148
  403ac4:	00401959 	.word	0x00401959
  403ac8:	00408c9c 	.word	0x00408c9c
  403acc:	00402635 	.word	0x00402635

00403ad0 <vApplicationIdleHook>:
{	
	
	while(1){

		
	}
  403ad0:	e7fe      	b.n	403ad0 <vApplicationIdleHook>
  403ad2:	bf00      	nop

00403ad4 <HardFault_Handler>:
    for (;; ) {}
}		


 void HardFault_Handler(void)
 {	
  403ad4:	b508      	push	{r3, lr}
 	static char zprava1[80];
 	static char zprava2[80];
 		
 	sprintf(zprava1, "SCB->HFSR = 0x%08x\n", SCB->HFSR);
  403ad6:	4c08      	ldr	r4, [pc, #32]	; (403af8 <HardFault_Handler+0x24>)
  403ad8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403ada:	4808      	ldr	r0, [pc, #32]	; (403afc <HardFault_Handler+0x28>)
  403adc:	4908      	ldr	r1, [pc, #32]	; (403b00 <HardFault_Handler+0x2c>)
  403ade:	4b09      	ldr	r3, [pc, #36]	; (403b04 <HardFault_Handler+0x30>)
  403ae0:	4798      	blx	r3
 	//nastal Hardfault
 	if ((SCB->HFSR & (1 << 30)) != 0) {
  403ae2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403ae4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  403ae8:	d004      	beq.n	403af4 <HardFault_Handler+0x20>
 	
 	sprintf(zprava2, "SCB->CFSR = 0x%08x\n", SCB->CFSR );
  403aea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  403aec:	4806      	ldr	r0, [pc, #24]	; (403b08 <HardFault_Handler+0x34>)
  403aee:	4907      	ldr	r1, [pc, #28]	; (403b0c <HardFault_Handler+0x38>)
  403af0:	4b04      	ldr	r3, [pc, #16]	; (403b04 <HardFault_Handler+0x30>)
  403af2:	4798      	blx	r3
 	
 
 }	__ASM volatile("BKPT #01");
  403af4:	be01      	bkpt	0x0001
 	while(1);
  403af6:	e7fe      	b.n	403af6 <HardFault_Handler+0x22>
  403af8:	e000ed00 	.word	0xe000ed00
  403afc:	2000aff0 	.word	0x2000aff0
  403b00:	00408ca4 	.word	0x00408ca4
  403b04:	00405131 	.word	0x00405131
  403b08:	2000b040 	.word	0x2000b040
  403b0c:	00408cb8 	.word	0x00408cb8

00403b10 <__fpclassifyd>:
  403b10:	b410      	push	{r4}
  403b12:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  403b16:	d008      	beq.n	403b2a <__fpclassifyd+0x1a>
  403b18:	4b11      	ldr	r3, [pc, #68]	; (403b60 <__fpclassifyd+0x50>)
  403b1a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  403b1e:	429a      	cmp	r2, r3
  403b20:	d808      	bhi.n	403b34 <__fpclassifyd+0x24>
  403b22:	2004      	movs	r0, #4
  403b24:	f85d 4b04 	ldr.w	r4, [sp], #4
  403b28:	4770      	bx	lr
  403b2a:	b918      	cbnz	r0, 403b34 <__fpclassifyd+0x24>
  403b2c:	2002      	movs	r0, #2
  403b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
  403b32:	4770      	bx	lr
  403b34:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  403b38:	4b09      	ldr	r3, [pc, #36]	; (403b60 <__fpclassifyd+0x50>)
  403b3a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  403b3e:	4299      	cmp	r1, r3
  403b40:	d9ef      	bls.n	403b22 <__fpclassifyd+0x12>
  403b42:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  403b46:	d201      	bcs.n	403b4c <__fpclassifyd+0x3c>
  403b48:	2003      	movs	r0, #3
  403b4a:	e7eb      	b.n	403b24 <__fpclassifyd+0x14>
  403b4c:	4b05      	ldr	r3, [pc, #20]	; (403b64 <__fpclassifyd+0x54>)
  403b4e:	429c      	cmp	r4, r3
  403b50:	d001      	beq.n	403b56 <__fpclassifyd+0x46>
  403b52:	2000      	movs	r0, #0
  403b54:	e7e6      	b.n	403b24 <__fpclassifyd+0x14>
  403b56:	fab0 f080 	clz	r0, r0
  403b5a:	0940      	lsrs	r0, r0, #5
  403b5c:	e7e2      	b.n	403b24 <__fpclassifyd+0x14>
  403b5e:	bf00      	nop
  403b60:	7fdfffff 	.word	0x7fdfffff
  403b64:	7ff00000 	.word	0x7ff00000

00403b68 <__aeabi_drsub>:
  403b68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403b6c:	e002      	b.n	403b74 <__adddf3>
  403b6e:	bf00      	nop

00403b70 <__aeabi_dsub>:
  403b70:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403b74 <__adddf3>:
  403b74:	b530      	push	{r4, r5, lr}
  403b76:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403b7a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403b7e:	ea94 0f05 	teq	r4, r5
  403b82:	bf08      	it	eq
  403b84:	ea90 0f02 	teqeq	r0, r2
  403b88:	bf1f      	itttt	ne
  403b8a:	ea54 0c00 	orrsne.w	ip, r4, r0
  403b8e:	ea55 0c02 	orrsne.w	ip, r5, r2
  403b92:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403b96:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403b9a:	f000 80e2 	beq.w	403d62 <__adddf3+0x1ee>
  403b9e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403ba2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403ba6:	bfb8      	it	lt
  403ba8:	426d      	neglt	r5, r5
  403baa:	dd0c      	ble.n	403bc6 <__adddf3+0x52>
  403bac:	442c      	add	r4, r5
  403bae:	ea80 0202 	eor.w	r2, r0, r2
  403bb2:	ea81 0303 	eor.w	r3, r1, r3
  403bb6:	ea82 0000 	eor.w	r0, r2, r0
  403bba:	ea83 0101 	eor.w	r1, r3, r1
  403bbe:	ea80 0202 	eor.w	r2, r0, r2
  403bc2:	ea81 0303 	eor.w	r3, r1, r3
  403bc6:	2d36      	cmp	r5, #54	; 0x36
  403bc8:	bf88      	it	hi
  403bca:	bd30      	pophi	{r4, r5, pc}
  403bcc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403bd0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403bd4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403bd8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403bdc:	d002      	beq.n	403be4 <__adddf3+0x70>
  403bde:	4240      	negs	r0, r0
  403be0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403be4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403be8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403bec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403bf0:	d002      	beq.n	403bf8 <__adddf3+0x84>
  403bf2:	4252      	negs	r2, r2
  403bf4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403bf8:	ea94 0f05 	teq	r4, r5
  403bfc:	f000 80a7 	beq.w	403d4e <__adddf3+0x1da>
  403c00:	f1a4 0401 	sub.w	r4, r4, #1
  403c04:	f1d5 0e20 	rsbs	lr, r5, #32
  403c08:	db0d      	blt.n	403c26 <__adddf3+0xb2>
  403c0a:	fa02 fc0e 	lsl.w	ip, r2, lr
  403c0e:	fa22 f205 	lsr.w	r2, r2, r5
  403c12:	1880      	adds	r0, r0, r2
  403c14:	f141 0100 	adc.w	r1, r1, #0
  403c18:	fa03 f20e 	lsl.w	r2, r3, lr
  403c1c:	1880      	adds	r0, r0, r2
  403c1e:	fa43 f305 	asr.w	r3, r3, r5
  403c22:	4159      	adcs	r1, r3
  403c24:	e00e      	b.n	403c44 <__adddf3+0xd0>
  403c26:	f1a5 0520 	sub.w	r5, r5, #32
  403c2a:	f10e 0e20 	add.w	lr, lr, #32
  403c2e:	2a01      	cmp	r2, #1
  403c30:	fa03 fc0e 	lsl.w	ip, r3, lr
  403c34:	bf28      	it	cs
  403c36:	f04c 0c02 	orrcs.w	ip, ip, #2
  403c3a:	fa43 f305 	asr.w	r3, r3, r5
  403c3e:	18c0      	adds	r0, r0, r3
  403c40:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403c44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403c48:	d507      	bpl.n	403c5a <__adddf3+0xe6>
  403c4a:	f04f 0e00 	mov.w	lr, #0
  403c4e:	f1dc 0c00 	rsbs	ip, ip, #0
  403c52:	eb7e 0000 	sbcs.w	r0, lr, r0
  403c56:	eb6e 0101 	sbc.w	r1, lr, r1
  403c5a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403c5e:	d31b      	bcc.n	403c98 <__adddf3+0x124>
  403c60:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403c64:	d30c      	bcc.n	403c80 <__adddf3+0x10c>
  403c66:	0849      	lsrs	r1, r1, #1
  403c68:	ea5f 0030 	movs.w	r0, r0, rrx
  403c6c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403c70:	f104 0401 	add.w	r4, r4, #1
  403c74:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403c78:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403c7c:	f080 809a 	bcs.w	403db4 <__adddf3+0x240>
  403c80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403c84:	bf08      	it	eq
  403c86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403c8a:	f150 0000 	adcs.w	r0, r0, #0
  403c8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403c92:	ea41 0105 	orr.w	r1, r1, r5
  403c96:	bd30      	pop	{r4, r5, pc}
  403c98:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403c9c:	4140      	adcs	r0, r0
  403c9e:	eb41 0101 	adc.w	r1, r1, r1
  403ca2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403ca6:	f1a4 0401 	sub.w	r4, r4, #1
  403caa:	d1e9      	bne.n	403c80 <__adddf3+0x10c>
  403cac:	f091 0f00 	teq	r1, #0
  403cb0:	bf04      	itt	eq
  403cb2:	4601      	moveq	r1, r0
  403cb4:	2000      	moveq	r0, #0
  403cb6:	fab1 f381 	clz	r3, r1
  403cba:	bf08      	it	eq
  403cbc:	3320      	addeq	r3, #32
  403cbe:	f1a3 030b 	sub.w	r3, r3, #11
  403cc2:	f1b3 0220 	subs.w	r2, r3, #32
  403cc6:	da0c      	bge.n	403ce2 <__adddf3+0x16e>
  403cc8:	320c      	adds	r2, #12
  403cca:	dd08      	ble.n	403cde <__adddf3+0x16a>
  403ccc:	f102 0c14 	add.w	ip, r2, #20
  403cd0:	f1c2 020c 	rsb	r2, r2, #12
  403cd4:	fa01 f00c 	lsl.w	r0, r1, ip
  403cd8:	fa21 f102 	lsr.w	r1, r1, r2
  403cdc:	e00c      	b.n	403cf8 <__adddf3+0x184>
  403cde:	f102 0214 	add.w	r2, r2, #20
  403ce2:	bfd8      	it	le
  403ce4:	f1c2 0c20 	rsble	ip, r2, #32
  403ce8:	fa01 f102 	lsl.w	r1, r1, r2
  403cec:	fa20 fc0c 	lsr.w	ip, r0, ip
  403cf0:	bfdc      	itt	le
  403cf2:	ea41 010c 	orrle.w	r1, r1, ip
  403cf6:	4090      	lslle	r0, r2
  403cf8:	1ae4      	subs	r4, r4, r3
  403cfa:	bfa2      	ittt	ge
  403cfc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403d00:	4329      	orrge	r1, r5
  403d02:	bd30      	popge	{r4, r5, pc}
  403d04:	ea6f 0404 	mvn.w	r4, r4
  403d08:	3c1f      	subs	r4, #31
  403d0a:	da1c      	bge.n	403d46 <__adddf3+0x1d2>
  403d0c:	340c      	adds	r4, #12
  403d0e:	dc0e      	bgt.n	403d2e <__adddf3+0x1ba>
  403d10:	f104 0414 	add.w	r4, r4, #20
  403d14:	f1c4 0220 	rsb	r2, r4, #32
  403d18:	fa20 f004 	lsr.w	r0, r0, r4
  403d1c:	fa01 f302 	lsl.w	r3, r1, r2
  403d20:	ea40 0003 	orr.w	r0, r0, r3
  403d24:	fa21 f304 	lsr.w	r3, r1, r4
  403d28:	ea45 0103 	orr.w	r1, r5, r3
  403d2c:	bd30      	pop	{r4, r5, pc}
  403d2e:	f1c4 040c 	rsb	r4, r4, #12
  403d32:	f1c4 0220 	rsb	r2, r4, #32
  403d36:	fa20 f002 	lsr.w	r0, r0, r2
  403d3a:	fa01 f304 	lsl.w	r3, r1, r4
  403d3e:	ea40 0003 	orr.w	r0, r0, r3
  403d42:	4629      	mov	r1, r5
  403d44:	bd30      	pop	{r4, r5, pc}
  403d46:	fa21 f004 	lsr.w	r0, r1, r4
  403d4a:	4629      	mov	r1, r5
  403d4c:	bd30      	pop	{r4, r5, pc}
  403d4e:	f094 0f00 	teq	r4, #0
  403d52:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403d56:	bf06      	itte	eq
  403d58:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403d5c:	3401      	addeq	r4, #1
  403d5e:	3d01      	subne	r5, #1
  403d60:	e74e      	b.n	403c00 <__adddf3+0x8c>
  403d62:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403d66:	bf18      	it	ne
  403d68:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403d6c:	d029      	beq.n	403dc2 <__adddf3+0x24e>
  403d6e:	ea94 0f05 	teq	r4, r5
  403d72:	bf08      	it	eq
  403d74:	ea90 0f02 	teqeq	r0, r2
  403d78:	d005      	beq.n	403d86 <__adddf3+0x212>
  403d7a:	ea54 0c00 	orrs.w	ip, r4, r0
  403d7e:	bf04      	itt	eq
  403d80:	4619      	moveq	r1, r3
  403d82:	4610      	moveq	r0, r2
  403d84:	bd30      	pop	{r4, r5, pc}
  403d86:	ea91 0f03 	teq	r1, r3
  403d8a:	bf1e      	ittt	ne
  403d8c:	2100      	movne	r1, #0
  403d8e:	2000      	movne	r0, #0
  403d90:	bd30      	popne	{r4, r5, pc}
  403d92:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403d96:	d105      	bne.n	403da4 <__adddf3+0x230>
  403d98:	0040      	lsls	r0, r0, #1
  403d9a:	4149      	adcs	r1, r1
  403d9c:	bf28      	it	cs
  403d9e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403da2:	bd30      	pop	{r4, r5, pc}
  403da4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403da8:	bf3c      	itt	cc
  403daa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403dae:	bd30      	popcc	{r4, r5, pc}
  403db0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403db4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403db8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403dbc:	f04f 0000 	mov.w	r0, #0
  403dc0:	bd30      	pop	{r4, r5, pc}
  403dc2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403dc6:	bf1a      	itte	ne
  403dc8:	4619      	movne	r1, r3
  403dca:	4610      	movne	r0, r2
  403dcc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403dd0:	bf1c      	itt	ne
  403dd2:	460b      	movne	r3, r1
  403dd4:	4602      	movne	r2, r0
  403dd6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403dda:	bf06      	itte	eq
  403ddc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403de0:	ea91 0f03 	teqeq	r1, r3
  403de4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403de8:	bd30      	pop	{r4, r5, pc}
  403dea:	bf00      	nop

00403dec <__aeabi_ui2d>:
  403dec:	f090 0f00 	teq	r0, #0
  403df0:	bf04      	itt	eq
  403df2:	2100      	moveq	r1, #0
  403df4:	4770      	bxeq	lr
  403df6:	b530      	push	{r4, r5, lr}
  403df8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403dfc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403e00:	f04f 0500 	mov.w	r5, #0
  403e04:	f04f 0100 	mov.w	r1, #0
  403e08:	e750      	b.n	403cac <__adddf3+0x138>
  403e0a:	bf00      	nop

00403e0c <__aeabi_i2d>:
  403e0c:	f090 0f00 	teq	r0, #0
  403e10:	bf04      	itt	eq
  403e12:	2100      	moveq	r1, #0
  403e14:	4770      	bxeq	lr
  403e16:	b530      	push	{r4, r5, lr}
  403e18:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403e1c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403e20:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403e24:	bf48      	it	mi
  403e26:	4240      	negmi	r0, r0
  403e28:	f04f 0100 	mov.w	r1, #0
  403e2c:	e73e      	b.n	403cac <__adddf3+0x138>
  403e2e:	bf00      	nop

00403e30 <__aeabi_f2d>:
  403e30:	0042      	lsls	r2, r0, #1
  403e32:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403e36:	ea4f 0131 	mov.w	r1, r1, rrx
  403e3a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403e3e:	bf1f      	itttt	ne
  403e40:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403e44:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403e48:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403e4c:	4770      	bxne	lr
  403e4e:	f092 0f00 	teq	r2, #0
  403e52:	bf14      	ite	ne
  403e54:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403e58:	4770      	bxeq	lr
  403e5a:	b530      	push	{r4, r5, lr}
  403e5c:	f44f 7460 	mov.w	r4, #896	; 0x380
  403e60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403e64:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403e68:	e720      	b.n	403cac <__adddf3+0x138>
  403e6a:	bf00      	nop

00403e6c <__aeabi_ul2d>:
  403e6c:	ea50 0201 	orrs.w	r2, r0, r1
  403e70:	bf08      	it	eq
  403e72:	4770      	bxeq	lr
  403e74:	b530      	push	{r4, r5, lr}
  403e76:	f04f 0500 	mov.w	r5, #0
  403e7a:	e00a      	b.n	403e92 <__aeabi_l2d+0x16>

00403e7c <__aeabi_l2d>:
  403e7c:	ea50 0201 	orrs.w	r2, r0, r1
  403e80:	bf08      	it	eq
  403e82:	4770      	bxeq	lr
  403e84:	b530      	push	{r4, r5, lr}
  403e86:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403e8a:	d502      	bpl.n	403e92 <__aeabi_l2d+0x16>
  403e8c:	4240      	negs	r0, r0
  403e8e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403e92:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403e96:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403e9a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403e9e:	f43f aedc 	beq.w	403c5a <__adddf3+0xe6>
  403ea2:	f04f 0203 	mov.w	r2, #3
  403ea6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403eaa:	bf18      	it	ne
  403eac:	3203      	addne	r2, #3
  403eae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403eb2:	bf18      	it	ne
  403eb4:	3203      	addne	r2, #3
  403eb6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403eba:	f1c2 0320 	rsb	r3, r2, #32
  403ebe:	fa00 fc03 	lsl.w	ip, r0, r3
  403ec2:	fa20 f002 	lsr.w	r0, r0, r2
  403ec6:	fa01 fe03 	lsl.w	lr, r1, r3
  403eca:	ea40 000e 	orr.w	r0, r0, lr
  403ece:	fa21 f102 	lsr.w	r1, r1, r2
  403ed2:	4414      	add	r4, r2
  403ed4:	e6c1      	b.n	403c5a <__adddf3+0xe6>
  403ed6:	bf00      	nop

00403ed8 <__aeabi_dmul>:
  403ed8:	b570      	push	{r4, r5, r6, lr}
  403eda:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403ede:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403ee2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403ee6:	bf1d      	ittte	ne
  403ee8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403eec:	ea94 0f0c 	teqne	r4, ip
  403ef0:	ea95 0f0c 	teqne	r5, ip
  403ef4:	f000 f8de 	bleq	4040b4 <__aeabi_dmul+0x1dc>
  403ef8:	442c      	add	r4, r5
  403efa:	ea81 0603 	eor.w	r6, r1, r3
  403efe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403f02:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403f06:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403f0a:	bf18      	it	ne
  403f0c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403f10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403f14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403f18:	d038      	beq.n	403f8c <__aeabi_dmul+0xb4>
  403f1a:	fba0 ce02 	umull	ip, lr, r0, r2
  403f1e:	f04f 0500 	mov.w	r5, #0
  403f22:	fbe1 e502 	umlal	lr, r5, r1, r2
  403f26:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403f2a:	fbe0 e503 	umlal	lr, r5, r0, r3
  403f2e:	f04f 0600 	mov.w	r6, #0
  403f32:	fbe1 5603 	umlal	r5, r6, r1, r3
  403f36:	f09c 0f00 	teq	ip, #0
  403f3a:	bf18      	it	ne
  403f3c:	f04e 0e01 	orrne.w	lr, lr, #1
  403f40:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403f44:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403f48:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403f4c:	d204      	bcs.n	403f58 <__aeabi_dmul+0x80>
  403f4e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  403f52:	416d      	adcs	r5, r5
  403f54:	eb46 0606 	adc.w	r6, r6, r6
  403f58:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403f5c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403f60:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403f64:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403f68:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403f6c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403f70:	bf88      	it	hi
  403f72:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403f76:	d81e      	bhi.n	403fb6 <__aeabi_dmul+0xde>
  403f78:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403f7c:	bf08      	it	eq
  403f7e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  403f82:	f150 0000 	adcs.w	r0, r0, #0
  403f86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403f8a:	bd70      	pop	{r4, r5, r6, pc}
  403f8c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403f90:	ea46 0101 	orr.w	r1, r6, r1
  403f94:	ea40 0002 	orr.w	r0, r0, r2
  403f98:	ea81 0103 	eor.w	r1, r1, r3
  403f9c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403fa0:	bfc2      	ittt	gt
  403fa2:	ebd4 050c 	rsbsgt	r5, r4, ip
  403fa6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403faa:	bd70      	popgt	{r4, r5, r6, pc}
  403fac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403fb0:	f04f 0e00 	mov.w	lr, #0
  403fb4:	3c01      	subs	r4, #1
  403fb6:	f300 80ab 	bgt.w	404110 <__aeabi_dmul+0x238>
  403fba:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403fbe:	bfde      	ittt	le
  403fc0:	2000      	movle	r0, #0
  403fc2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403fc6:	bd70      	pople	{r4, r5, r6, pc}
  403fc8:	f1c4 0400 	rsb	r4, r4, #0
  403fcc:	3c20      	subs	r4, #32
  403fce:	da35      	bge.n	40403c <__aeabi_dmul+0x164>
  403fd0:	340c      	adds	r4, #12
  403fd2:	dc1b      	bgt.n	40400c <__aeabi_dmul+0x134>
  403fd4:	f104 0414 	add.w	r4, r4, #20
  403fd8:	f1c4 0520 	rsb	r5, r4, #32
  403fdc:	fa00 f305 	lsl.w	r3, r0, r5
  403fe0:	fa20 f004 	lsr.w	r0, r0, r4
  403fe4:	fa01 f205 	lsl.w	r2, r1, r5
  403fe8:	ea40 0002 	orr.w	r0, r0, r2
  403fec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403ff0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403ff4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403ff8:	fa21 f604 	lsr.w	r6, r1, r4
  403ffc:	eb42 0106 	adc.w	r1, r2, r6
  404000:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404004:	bf08      	it	eq
  404006:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40400a:	bd70      	pop	{r4, r5, r6, pc}
  40400c:	f1c4 040c 	rsb	r4, r4, #12
  404010:	f1c4 0520 	rsb	r5, r4, #32
  404014:	fa00 f304 	lsl.w	r3, r0, r4
  404018:	fa20 f005 	lsr.w	r0, r0, r5
  40401c:	fa01 f204 	lsl.w	r2, r1, r4
  404020:	ea40 0002 	orr.w	r0, r0, r2
  404024:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404028:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40402c:	f141 0100 	adc.w	r1, r1, #0
  404030:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404034:	bf08      	it	eq
  404036:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40403a:	bd70      	pop	{r4, r5, r6, pc}
  40403c:	f1c4 0520 	rsb	r5, r4, #32
  404040:	fa00 f205 	lsl.w	r2, r0, r5
  404044:	ea4e 0e02 	orr.w	lr, lr, r2
  404048:	fa20 f304 	lsr.w	r3, r0, r4
  40404c:	fa01 f205 	lsl.w	r2, r1, r5
  404050:	ea43 0302 	orr.w	r3, r3, r2
  404054:	fa21 f004 	lsr.w	r0, r1, r4
  404058:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40405c:	fa21 f204 	lsr.w	r2, r1, r4
  404060:	ea20 0002 	bic.w	r0, r0, r2
  404064:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404068:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40406c:	bf08      	it	eq
  40406e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404072:	bd70      	pop	{r4, r5, r6, pc}
  404074:	f094 0f00 	teq	r4, #0
  404078:	d10f      	bne.n	40409a <__aeabi_dmul+0x1c2>
  40407a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40407e:	0040      	lsls	r0, r0, #1
  404080:	eb41 0101 	adc.w	r1, r1, r1
  404084:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404088:	bf08      	it	eq
  40408a:	3c01      	subeq	r4, #1
  40408c:	d0f7      	beq.n	40407e <__aeabi_dmul+0x1a6>
  40408e:	ea41 0106 	orr.w	r1, r1, r6
  404092:	f095 0f00 	teq	r5, #0
  404096:	bf18      	it	ne
  404098:	4770      	bxne	lr
  40409a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40409e:	0052      	lsls	r2, r2, #1
  4040a0:	eb43 0303 	adc.w	r3, r3, r3
  4040a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4040a8:	bf08      	it	eq
  4040aa:	3d01      	subeq	r5, #1
  4040ac:	d0f7      	beq.n	40409e <__aeabi_dmul+0x1c6>
  4040ae:	ea43 0306 	orr.w	r3, r3, r6
  4040b2:	4770      	bx	lr
  4040b4:	ea94 0f0c 	teq	r4, ip
  4040b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4040bc:	bf18      	it	ne
  4040be:	ea95 0f0c 	teqne	r5, ip
  4040c2:	d00c      	beq.n	4040de <__aeabi_dmul+0x206>
  4040c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4040c8:	bf18      	it	ne
  4040ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4040ce:	d1d1      	bne.n	404074 <__aeabi_dmul+0x19c>
  4040d0:	ea81 0103 	eor.w	r1, r1, r3
  4040d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4040d8:	f04f 0000 	mov.w	r0, #0
  4040dc:	bd70      	pop	{r4, r5, r6, pc}
  4040de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4040e2:	bf06      	itte	eq
  4040e4:	4610      	moveq	r0, r2
  4040e6:	4619      	moveq	r1, r3
  4040e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4040ec:	d019      	beq.n	404122 <__aeabi_dmul+0x24a>
  4040ee:	ea94 0f0c 	teq	r4, ip
  4040f2:	d102      	bne.n	4040fa <__aeabi_dmul+0x222>
  4040f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4040f8:	d113      	bne.n	404122 <__aeabi_dmul+0x24a>
  4040fa:	ea95 0f0c 	teq	r5, ip
  4040fe:	d105      	bne.n	40410c <__aeabi_dmul+0x234>
  404100:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404104:	bf1c      	itt	ne
  404106:	4610      	movne	r0, r2
  404108:	4619      	movne	r1, r3
  40410a:	d10a      	bne.n	404122 <__aeabi_dmul+0x24a>
  40410c:	ea81 0103 	eor.w	r1, r1, r3
  404110:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404114:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404118:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40411c:	f04f 0000 	mov.w	r0, #0
  404120:	bd70      	pop	{r4, r5, r6, pc}
  404122:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404126:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40412a:	bd70      	pop	{r4, r5, r6, pc}

0040412c <__aeabi_ddiv>:
  40412c:	b570      	push	{r4, r5, r6, lr}
  40412e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404132:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404136:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40413a:	bf1d      	ittte	ne
  40413c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404140:	ea94 0f0c 	teqne	r4, ip
  404144:	ea95 0f0c 	teqne	r5, ip
  404148:	f000 f8a7 	bleq	40429a <__aeabi_ddiv+0x16e>
  40414c:	eba4 0405 	sub.w	r4, r4, r5
  404150:	ea81 0e03 	eor.w	lr, r1, r3
  404154:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404158:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40415c:	f000 8088 	beq.w	404270 <__aeabi_ddiv+0x144>
  404160:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404164:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404168:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40416c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404170:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404174:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404178:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40417c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404180:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404184:	429d      	cmp	r5, r3
  404186:	bf08      	it	eq
  404188:	4296      	cmpeq	r6, r2
  40418a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40418e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404192:	d202      	bcs.n	40419a <__aeabi_ddiv+0x6e>
  404194:	085b      	lsrs	r3, r3, #1
  404196:	ea4f 0232 	mov.w	r2, r2, rrx
  40419a:	1ab6      	subs	r6, r6, r2
  40419c:	eb65 0503 	sbc.w	r5, r5, r3
  4041a0:	085b      	lsrs	r3, r3, #1
  4041a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4041a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4041aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4041ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4041b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4041b6:	bf22      	ittt	cs
  4041b8:	1ab6      	subcs	r6, r6, r2
  4041ba:	4675      	movcs	r5, lr
  4041bc:	ea40 000c 	orrcs.w	r0, r0, ip
  4041c0:	085b      	lsrs	r3, r3, #1
  4041c2:	ea4f 0232 	mov.w	r2, r2, rrx
  4041c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4041ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4041ce:	bf22      	ittt	cs
  4041d0:	1ab6      	subcs	r6, r6, r2
  4041d2:	4675      	movcs	r5, lr
  4041d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4041d8:	085b      	lsrs	r3, r3, #1
  4041da:	ea4f 0232 	mov.w	r2, r2, rrx
  4041de:	ebb6 0e02 	subs.w	lr, r6, r2
  4041e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4041e6:	bf22      	ittt	cs
  4041e8:	1ab6      	subcs	r6, r6, r2
  4041ea:	4675      	movcs	r5, lr
  4041ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4041f0:	085b      	lsrs	r3, r3, #1
  4041f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4041f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4041fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4041fe:	bf22      	ittt	cs
  404200:	1ab6      	subcs	r6, r6, r2
  404202:	4675      	movcs	r5, lr
  404204:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404208:	ea55 0e06 	orrs.w	lr, r5, r6
  40420c:	d018      	beq.n	404240 <__aeabi_ddiv+0x114>
  40420e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404212:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404216:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40421a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40421e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404222:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404226:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40422a:	d1c0      	bne.n	4041ae <__aeabi_ddiv+0x82>
  40422c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404230:	d10b      	bne.n	40424a <__aeabi_ddiv+0x11e>
  404232:	ea41 0100 	orr.w	r1, r1, r0
  404236:	f04f 0000 	mov.w	r0, #0
  40423a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40423e:	e7b6      	b.n	4041ae <__aeabi_ddiv+0x82>
  404240:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404244:	bf04      	itt	eq
  404246:	4301      	orreq	r1, r0
  404248:	2000      	moveq	r0, #0
  40424a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40424e:	bf88      	it	hi
  404250:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404254:	f63f aeaf 	bhi.w	403fb6 <__aeabi_dmul+0xde>
  404258:	ebb5 0c03 	subs.w	ip, r5, r3
  40425c:	bf04      	itt	eq
  40425e:	ebb6 0c02 	subseq.w	ip, r6, r2
  404262:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404266:	f150 0000 	adcs.w	r0, r0, #0
  40426a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40426e:	bd70      	pop	{r4, r5, r6, pc}
  404270:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404274:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404278:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40427c:	bfc2      	ittt	gt
  40427e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404282:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404286:	bd70      	popgt	{r4, r5, r6, pc}
  404288:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40428c:	f04f 0e00 	mov.w	lr, #0
  404290:	3c01      	subs	r4, #1
  404292:	e690      	b.n	403fb6 <__aeabi_dmul+0xde>
  404294:	ea45 0e06 	orr.w	lr, r5, r6
  404298:	e68d      	b.n	403fb6 <__aeabi_dmul+0xde>
  40429a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40429e:	ea94 0f0c 	teq	r4, ip
  4042a2:	bf08      	it	eq
  4042a4:	ea95 0f0c 	teqeq	r5, ip
  4042a8:	f43f af3b 	beq.w	404122 <__aeabi_dmul+0x24a>
  4042ac:	ea94 0f0c 	teq	r4, ip
  4042b0:	d10a      	bne.n	4042c8 <__aeabi_ddiv+0x19c>
  4042b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4042b6:	f47f af34 	bne.w	404122 <__aeabi_dmul+0x24a>
  4042ba:	ea95 0f0c 	teq	r5, ip
  4042be:	f47f af25 	bne.w	40410c <__aeabi_dmul+0x234>
  4042c2:	4610      	mov	r0, r2
  4042c4:	4619      	mov	r1, r3
  4042c6:	e72c      	b.n	404122 <__aeabi_dmul+0x24a>
  4042c8:	ea95 0f0c 	teq	r5, ip
  4042cc:	d106      	bne.n	4042dc <__aeabi_ddiv+0x1b0>
  4042ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4042d2:	f43f aefd 	beq.w	4040d0 <__aeabi_dmul+0x1f8>
  4042d6:	4610      	mov	r0, r2
  4042d8:	4619      	mov	r1, r3
  4042da:	e722      	b.n	404122 <__aeabi_dmul+0x24a>
  4042dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4042e0:	bf18      	it	ne
  4042e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4042e6:	f47f aec5 	bne.w	404074 <__aeabi_dmul+0x19c>
  4042ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4042ee:	f47f af0d 	bne.w	40410c <__aeabi_dmul+0x234>
  4042f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4042f6:	f47f aeeb 	bne.w	4040d0 <__aeabi_dmul+0x1f8>
  4042fa:	e712      	b.n	404122 <__aeabi_dmul+0x24a>

004042fc <__gedf2>:
  4042fc:	f04f 3cff 	mov.w	ip, #4294967295
  404300:	e006      	b.n	404310 <__cmpdf2+0x4>
  404302:	bf00      	nop

00404304 <__ledf2>:
  404304:	f04f 0c01 	mov.w	ip, #1
  404308:	e002      	b.n	404310 <__cmpdf2+0x4>
  40430a:	bf00      	nop

0040430c <__cmpdf2>:
  40430c:	f04f 0c01 	mov.w	ip, #1
  404310:	f84d cd04 	str.w	ip, [sp, #-4]!
  404314:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404318:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40431c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404320:	bf18      	it	ne
  404322:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404326:	d01b      	beq.n	404360 <__cmpdf2+0x54>
  404328:	b001      	add	sp, #4
  40432a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40432e:	bf0c      	ite	eq
  404330:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404334:	ea91 0f03 	teqne	r1, r3
  404338:	bf02      	ittt	eq
  40433a:	ea90 0f02 	teqeq	r0, r2
  40433e:	2000      	moveq	r0, #0
  404340:	4770      	bxeq	lr
  404342:	f110 0f00 	cmn.w	r0, #0
  404346:	ea91 0f03 	teq	r1, r3
  40434a:	bf58      	it	pl
  40434c:	4299      	cmppl	r1, r3
  40434e:	bf08      	it	eq
  404350:	4290      	cmpeq	r0, r2
  404352:	bf2c      	ite	cs
  404354:	17d8      	asrcs	r0, r3, #31
  404356:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40435a:	f040 0001 	orr.w	r0, r0, #1
  40435e:	4770      	bx	lr
  404360:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404364:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404368:	d102      	bne.n	404370 <__cmpdf2+0x64>
  40436a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40436e:	d107      	bne.n	404380 <__cmpdf2+0x74>
  404370:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404374:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404378:	d1d6      	bne.n	404328 <__cmpdf2+0x1c>
  40437a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40437e:	d0d3      	beq.n	404328 <__cmpdf2+0x1c>
  404380:	f85d 0b04 	ldr.w	r0, [sp], #4
  404384:	4770      	bx	lr
  404386:	bf00      	nop

00404388 <__aeabi_cdrcmple>:
  404388:	4684      	mov	ip, r0
  40438a:	4610      	mov	r0, r2
  40438c:	4662      	mov	r2, ip
  40438e:	468c      	mov	ip, r1
  404390:	4619      	mov	r1, r3
  404392:	4663      	mov	r3, ip
  404394:	e000      	b.n	404398 <__aeabi_cdcmpeq>
  404396:	bf00      	nop

00404398 <__aeabi_cdcmpeq>:
  404398:	b501      	push	{r0, lr}
  40439a:	f7ff ffb7 	bl	40430c <__cmpdf2>
  40439e:	2800      	cmp	r0, #0
  4043a0:	bf48      	it	mi
  4043a2:	f110 0f00 	cmnmi.w	r0, #0
  4043a6:	bd01      	pop	{r0, pc}

004043a8 <__aeabi_dcmpeq>:
  4043a8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4043ac:	f7ff fff4 	bl	404398 <__aeabi_cdcmpeq>
  4043b0:	bf0c      	ite	eq
  4043b2:	2001      	moveq	r0, #1
  4043b4:	2000      	movne	r0, #0
  4043b6:	f85d fb08 	ldr.w	pc, [sp], #8
  4043ba:	bf00      	nop

004043bc <__aeabi_dcmplt>:
  4043bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4043c0:	f7ff ffea 	bl	404398 <__aeabi_cdcmpeq>
  4043c4:	bf34      	ite	cc
  4043c6:	2001      	movcc	r0, #1
  4043c8:	2000      	movcs	r0, #0
  4043ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4043ce:	bf00      	nop

004043d0 <__aeabi_dcmple>:
  4043d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4043d4:	f7ff ffe0 	bl	404398 <__aeabi_cdcmpeq>
  4043d8:	bf94      	ite	ls
  4043da:	2001      	movls	r0, #1
  4043dc:	2000      	movhi	r0, #0
  4043de:	f85d fb08 	ldr.w	pc, [sp], #8
  4043e2:	bf00      	nop

004043e4 <__aeabi_dcmpge>:
  4043e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4043e8:	f7ff ffce 	bl	404388 <__aeabi_cdrcmple>
  4043ec:	bf94      	ite	ls
  4043ee:	2001      	movls	r0, #1
  4043f0:	2000      	movhi	r0, #0
  4043f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4043f6:	bf00      	nop

004043f8 <__aeabi_dcmpgt>:
  4043f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4043fc:	f7ff ffc4 	bl	404388 <__aeabi_cdrcmple>
  404400:	bf34      	ite	cc
  404402:	2001      	movcc	r0, #1
  404404:	2000      	movcs	r0, #0
  404406:	f85d fb08 	ldr.w	pc, [sp], #8
  40440a:	bf00      	nop

0040440c <__aeabi_d2iz>:
  40440c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404410:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404414:	d215      	bcs.n	404442 <__aeabi_d2iz+0x36>
  404416:	d511      	bpl.n	40443c <__aeabi_d2iz+0x30>
  404418:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40441c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404420:	d912      	bls.n	404448 <__aeabi_d2iz+0x3c>
  404422:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404426:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40442a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40442e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404432:	fa23 f002 	lsr.w	r0, r3, r2
  404436:	bf18      	it	ne
  404438:	4240      	negne	r0, r0
  40443a:	4770      	bx	lr
  40443c:	f04f 0000 	mov.w	r0, #0
  404440:	4770      	bx	lr
  404442:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404446:	d105      	bne.n	404454 <__aeabi_d2iz+0x48>
  404448:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40444c:	bf08      	it	eq
  40444e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404452:	4770      	bx	lr
  404454:	f04f 0000 	mov.w	r0, #0
  404458:	4770      	bx	lr
  40445a:	bf00      	nop

0040445c <__aeabi_d2uiz>:
  40445c:	004a      	lsls	r2, r1, #1
  40445e:	d211      	bcs.n	404484 <__aeabi_d2uiz+0x28>
  404460:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404464:	d211      	bcs.n	40448a <__aeabi_d2uiz+0x2e>
  404466:	d50d      	bpl.n	404484 <__aeabi_d2uiz+0x28>
  404468:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40446c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404470:	d40e      	bmi.n	404490 <__aeabi_d2uiz+0x34>
  404472:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404476:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40447a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40447e:	fa23 f002 	lsr.w	r0, r3, r2
  404482:	4770      	bx	lr
  404484:	f04f 0000 	mov.w	r0, #0
  404488:	4770      	bx	lr
  40448a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40448e:	d102      	bne.n	404496 <__aeabi_d2uiz+0x3a>
  404490:	f04f 30ff 	mov.w	r0, #4294967295
  404494:	4770      	bx	lr
  404496:	f04f 0000 	mov.w	r0, #0
  40449a:	4770      	bx	lr

0040449c <__aeabi_frsub>:
  40449c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4044a0:	e002      	b.n	4044a8 <__addsf3>
  4044a2:	bf00      	nop

004044a4 <__aeabi_fsub>:
  4044a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004044a8 <__addsf3>:
  4044a8:	0042      	lsls	r2, r0, #1
  4044aa:	bf1f      	itttt	ne
  4044ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4044b0:	ea92 0f03 	teqne	r2, r3
  4044b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4044b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4044bc:	d06a      	beq.n	404594 <__addsf3+0xec>
  4044be:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4044c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4044c6:	bfc1      	itttt	gt
  4044c8:	18d2      	addgt	r2, r2, r3
  4044ca:	4041      	eorgt	r1, r0
  4044cc:	4048      	eorgt	r0, r1
  4044ce:	4041      	eorgt	r1, r0
  4044d0:	bfb8      	it	lt
  4044d2:	425b      	neglt	r3, r3
  4044d4:	2b19      	cmp	r3, #25
  4044d6:	bf88      	it	hi
  4044d8:	4770      	bxhi	lr
  4044da:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4044de:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4044e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4044e6:	bf18      	it	ne
  4044e8:	4240      	negne	r0, r0
  4044ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4044ee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4044f2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4044f6:	bf18      	it	ne
  4044f8:	4249      	negne	r1, r1
  4044fa:	ea92 0f03 	teq	r2, r3
  4044fe:	d03f      	beq.n	404580 <__addsf3+0xd8>
  404500:	f1a2 0201 	sub.w	r2, r2, #1
  404504:	fa41 fc03 	asr.w	ip, r1, r3
  404508:	eb10 000c 	adds.w	r0, r0, ip
  40450c:	f1c3 0320 	rsb	r3, r3, #32
  404510:	fa01 f103 	lsl.w	r1, r1, r3
  404514:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  404518:	d502      	bpl.n	404520 <__addsf3+0x78>
  40451a:	4249      	negs	r1, r1
  40451c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  404520:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  404524:	d313      	bcc.n	40454e <__addsf3+0xa6>
  404526:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40452a:	d306      	bcc.n	40453a <__addsf3+0x92>
  40452c:	0840      	lsrs	r0, r0, #1
  40452e:	ea4f 0131 	mov.w	r1, r1, rrx
  404532:	f102 0201 	add.w	r2, r2, #1
  404536:	2afe      	cmp	r2, #254	; 0xfe
  404538:	d251      	bcs.n	4045de <__addsf3+0x136>
  40453a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40453e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404542:	bf08      	it	eq
  404544:	f020 0001 	biceq.w	r0, r0, #1
  404548:	ea40 0003 	orr.w	r0, r0, r3
  40454c:	4770      	bx	lr
  40454e:	0049      	lsls	r1, r1, #1
  404550:	eb40 0000 	adc.w	r0, r0, r0
  404554:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  404558:	f1a2 0201 	sub.w	r2, r2, #1
  40455c:	d1ed      	bne.n	40453a <__addsf3+0x92>
  40455e:	fab0 fc80 	clz	ip, r0
  404562:	f1ac 0c08 	sub.w	ip, ip, #8
  404566:	ebb2 020c 	subs.w	r2, r2, ip
  40456a:	fa00 f00c 	lsl.w	r0, r0, ip
  40456e:	bfaa      	itet	ge
  404570:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  404574:	4252      	neglt	r2, r2
  404576:	4318      	orrge	r0, r3
  404578:	bfbc      	itt	lt
  40457a:	40d0      	lsrlt	r0, r2
  40457c:	4318      	orrlt	r0, r3
  40457e:	4770      	bx	lr
  404580:	f092 0f00 	teq	r2, #0
  404584:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404588:	bf06      	itte	eq
  40458a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40458e:	3201      	addeq	r2, #1
  404590:	3b01      	subne	r3, #1
  404592:	e7b5      	b.n	404500 <__addsf3+0x58>
  404594:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404598:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40459c:	bf18      	it	ne
  40459e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4045a2:	d021      	beq.n	4045e8 <__addsf3+0x140>
  4045a4:	ea92 0f03 	teq	r2, r3
  4045a8:	d004      	beq.n	4045b4 <__addsf3+0x10c>
  4045aa:	f092 0f00 	teq	r2, #0
  4045ae:	bf08      	it	eq
  4045b0:	4608      	moveq	r0, r1
  4045b2:	4770      	bx	lr
  4045b4:	ea90 0f01 	teq	r0, r1
  4045b8:	bf1c      	itt	ne
  4045ba:	2000      	movne	r0, #0
  4045bc:	4770      	bxne	lr
  4045be:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4045c2:	d104      	bne.n	4045ce <__addsf3+0x126>
  4045c4:	0040      	lsls	r0, r0, #1
  4045c6:	bf28      	it	cs
  4045c8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4045cc:	4770      	bx	lr
  4045ce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4045d2:	bf3c      	itt	cc
  4045d4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4045d8:	4770      	bxcc	lr
  4045da:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4045de:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4045e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4045e6:	4770      	bx	lr
  4045e8:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4045ec:	bf16      	itet	ne
  4045ee:	4608      	movne	r0, r1
  4045f0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4045f4:	4601      	movne	r1, r0
  4045f6:	0242      	lsls	r2, r0, #9
  4045f8:	bf06      	itte	eq
  4045fa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4045fe:	ea90 0f01 	teqeq	r0, r1
  404602:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  404606:	4770      	bx	lr

00404608 <__aeabi_ui2f>:
  404608:	f04f 0300 	mov.w	r3, #0
  40460c:	e004      	b.n	404618 <__aeabi_i2f+0x8>
  40460e:	bf00      	nop

00404610 <__aeabi_i2f>:
  404610:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  404614:	bf48      	it	mi
  404616:	4240      	negmi	r0, r0
  404618:	ea5f 0c00 	movs.w	ip, r0
  40461c:	bf08      	it	eq
  40461e:	4770      	bxeq	lr
  404620:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  404624:	4601      	mov	r1, r0
  404626:	f04f 0000 	mov.w	r0, #0
  40462a:	e01c      	b.n	404666 <__aeabi_l2f+0x2a>

0040462c <__aeabi_ul2f>:
  40462c:	ea50 0201 	orrs.w	r2, r0, r1
  404630:	bf08      	it	eq
  404632:	4770      	bxeq	lr
  404634:	f04f 0300 	mov.w	r3, #0
  404638:	e00a      	b.n	404650 <__aeabi_l2f+0x14>
  40463a:	bf00      	nop

0040463c <__aeabi_l2f>:
  40463c:	ea50 0201 	orrs.w	r2, r0, r1
  404640:	bf08      	it	eq
  404642:	4770      	bxeq	lr
  404644:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  404648:	d502      	bpl.n	404650 <__aeabi_l2f+0x14>
  40464a:	4240      	negs	r0, r0
  40464c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404650:	ea5f 0c01 	movs.w	ip, r1
  404654:	bf02      	ittt	eq
  404656:	4684      	moveq	ip, r0
  404658:	4601      	moveq	r1, r0
  40465a:	2000      	moveq	r0, #0
  40465c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  404660:	bf08      	it	eq
  404662:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  404666:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40466a:	fabc f28c 	clz	r2, ip
  40466e:	3a08      	subs	r2, #8
  404670:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  404674:	db10      	blt.n	404698 <__aeabi_l2f+0x5c>
  404676:	fa01 fc02 	lsl.w	ip, r1, r2
  40467a:	4463      	add	r3, ip
  40467c:	fa00 fc02 	lsl.w	ip, r0, r2
  404680:	f1c2 0220 	rsb	r2, r2, #32
  404684:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404688:	fa20 f202 	lsr.w	r2, r0, r2
  40468c:	eb43 0002 	adc.w	r0, r3, r2
  404690:	bf08      	it	eq
  404692:	f020 0001 	biceq.w	r0, r0, #1
  404696:	4770      	bx	lr
  404698:	f102 0220 	add.w	r2, r2, #32
  40469c:	fa01 fc02 	lsl.w	ip, r1, r2
  4046a0:	f1c2 0220 	rsb	r2, r2, #32
  4046a4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4046a8:	fa21 f202 	lsr.w	r2, r1, r2
  4046ac:	eb43 0002 	adc.w	r0, r3, r2
  4046b0:	bf08      	it	eq
  4046b2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4046b6:	4770      	bx	lr

004046b8 <__aeabi_fmul>:
  4046b8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4046bc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4046c0:	bf1e      	ittt	ne
  4046c2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4046c6:	ea92 0f0c 	teqne	r2, ip
  4046ca:	ea93 0f0c 	teqne	r3, ip
  4046ce:	d06f      	beq.n	4047b0 <__aeabi_fmul+0xf8>
  4046d0:	441a      	add	r2, r3
  4046d2:	ea80 0c01 	eor.w	ip, r0, r1
  4046d6:	0240      	lsls	r0, r0, #9
  4046d8:	bf18      	it	ne
  4046da:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4046de:	d01e      	beq.n	40471e <__aeabi_fmul+0x66>
  4046e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4046e4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4046e8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4046ec:	fba0 3101 	umull	r3, r1, r0, r1
  4046f0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4046f4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4046f8:	bf3e      	ittt	cc
  4046fa:	0049      	lslcc	r1, r1, #1
  4046fc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  404700:	005b      	lslcc	r3, r3, #1
  404702:	ea40 0001 	orr.w	r0, r0, r1
  404706:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40470a:	2afd      	cmp	r2, #253	; 0xfd
  40470c:	d81d      	bhi.n	40474a <__aeabi_fmul+0x92>
  40470e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  404712:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404716:	bf08      	it	eq
  404718:	f020 0001 	biceq.w	r0, r0, #1
  40471c:	4770      	bx	lr
  40471e:	f090 0f00 	teq	r0, #0
  404722:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  404726:	bf08      	it	eq
  404728:	0249      	lsleq	r1, r1, #9
  40472a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40472e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  404732:	3a7f      	subs	r2, #127	; 0x7f
  404734:	bfc2      	ittt	gt
  404736:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40473a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40473e:	4770      	bxgt	lr
  404740:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404744:	f04f 0300 	mov.w	r3, #0
  404748:	3a01      	subs	r2, #1
  40474a:	dc5d      	bgt.n	404808 <__aeabi_fmul+0x150>
  40474c:	f112 0f19 	cmn.w	r2, #25
  404750:	bfdc      	itt	le
  404752:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  404756:	4770      	bxle	lr
  404758:	f1c2 0200 	rsb	r2, r2, #0
  40475c:	0041      	lsls	r1, r0, #1
  40475e:	fa21 f102 	lsr.w	r1, r1, r2
  404762:	f1c2 0220 	rsb	r2, r2, #32
  404766:	fa00 fc02 	lsl.w	ip, r0, r2
  40476a:	ea5f 0031 	movs.w	r0, r1, rrx
  40476e:	f140 0000 	adc.w	r0, r0, #0
  404772:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  404776:	bf08      	it	eq
  404778:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40477c:	4770      	bx	lr
  40477e:	f092 0f00 	teq	r2, #0
  404782:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  404786:	bf02      	ittt	eq
  404788:	0040      	lsleq	r0, r0, #1
  40478a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40478e:	3a01      	subeq	r2, #1
  404790:	d0f9      	beq.n	404786 <__aeabi_fmul+0xce>
  404792:	ea40 000c 	orr.w	r0, r0, ip
  404796:	f093 0f00 	teq	r3, #0
  40479a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40479e:	bf02      	ittt	eq
  4047a0:	0049      	lsleq	r1, r1, #1
  4047a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4047a6:	3b01      	subeq	r3, #1
  4047a8:	d0f9      	beq.n	40479e <__aeabi_fmul+0xe6>
  4047aa:	ea41 010c 	orr.w	r1, r1, ip
  4047ae:	e78f      	b.n	4046d0 <__aeabi_fmul+0x18>
  4047b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4047b4:	ea92 0f0c 	teq	r2, ip
  4047b8:	bf18      	it	ne
  4047ba:	ea93 0f0c 	teqne	r3, ip
  4047be:	d00a      	beq.n	4047d6 <__aeabi_fmul+0x11e>
  4047c0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4047c4:	bf18      	it	ne
  4047c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4047ca:	d1d8      	bne.n	40477e <__aeabi_fmul+0xc6>
  4047cc:	ea80 0001 	eor.w	r0, r0, r1
  4047d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4047d4:	4770      	bx	lr
  4047d6:	f090 0f00 	teq	r0, #0
  4047da:	bf17      	itett	ne
  4047dc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4047e0:	4608      	moveq	r0, r1
  4047e2:	f091 0f00 	teqne	r1, #0
  4047e6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4047ea:	d014      	beq.n	404816 <__aeabi_fmul+0x15e>
  4047ec:	ea92 0f0c 	teq	r2, ip
  4047f0:	d101      	bne.n	4047f6 <__aeabi_fmul+0x13e>
  4047f2:	0242      	lsls	r2, r0, #9
  4047f4:	d10f      	bne.n	404816 <__aeabi_fmul+0x15e>
  4047f6:	ea93 0f0c 	teq	r3, ip
  4047fa:	d103      	bne.n	404804 <__aeabi_fmul+0x14c>
  4047fc:	024b      	lsls	r3, r1, #9
  4047fe:	bf18      	it	ne
  404800:	4608      	movne	r0, r1
  404802:	d108      	bne.n	404816 <__aeabi_fmul+0x15e>
  404804:	ea80 0001 	eor.w	r0, r0, r1
  404808:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40480c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404810:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404814:	4770      	bx	lr
  404816:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40481a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40481e:	4770      	bx	lr

00404820 <__aeabi_fdiv>:
  404820:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404824:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  404828:	bf1e      	ittt	ne
  40482a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40482e:	ea92 0f0c 	teqne	r2, ip
  404832:	ea93 0f0c 	teqne	r3, ip
  404836:	d069      	beq.n	40490c <__aeabi_fdiv+0xec>
  404838:	eba2 0203 	sub.w	r2, r2, r3
  40483c:	ea80 0c01 	eor.w	ip, r0, r1
  404840:	0249      	lsls	r1, r1, #9
  404842:	ea4f 2040 	mov.w	r0, r0, lsl #9
  404846:	d037      	beq.n	4048b8 <__aeabi_fdiv+0x98>
  404848:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40484c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  404850:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  404854:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  404858:	428b      	cmp	r3, r1
  40485a:	bf38      	it	cc
  40485c:	005b      	lslcc	r3, r3, #1
  40485e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  404862:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  404866:	428b      	cmp	r3, r1
  404868:	bf24      	itt	cs
  40486a:	1a5b      	subcs	r3, r3, r1
  40486c:	ea40 000c 	orrcs.w	r0, r0, ip
  404870:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  404874:	bf24      	itt	cs
  404876:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40487a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40487e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  404882:	bf24      	itt	cs
  404884:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  404888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40488c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  404890:	bf24      	itt	cs
  404892:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  404896:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40489a:	011b      	lsls	r3, r3, #4
  40489c:	bf18      	it	ne
  40489e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4048a2:	d1e0      	bne.n	404866 <__aeabi_fdiv+0x46>
  4048a4:	2afd      	cmp	r2, #253	; 0xfd
  4048a6:	f63f af50 	bhi.w	40474a <__aeabi_fmul+0x92>
  4048aa:	428b      	cmp	r3, r1
  4048ac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4048b0:	bf08      	it	eq
  4048b2:	f020 0001 	biceq.w	r0, r0, #1
  4048b6:	4770      	bx	lr
  4048b8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4048bc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4048c0:	327f      	adds	r2, #127	; 0x7f
  4048c2:	bfc2      	ittt	gt
  4048c4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4048c8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4048cc:	4770      	bxgt	lr
  4048ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4048d2:	f04f 0300 	mov.w	r3, #0
  4048d6:	3a01      	subs	r2, #1
  4048d8:	e737      	b.n	40474a <__aeabi_fmul+0x92>
  4048da:	f092 0f00 	teq	r2, #0
  4048de:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4048e2:	bf02      	ittt	eq
  4048e4:	0040      	lsleq	r0, r0, #1
  4048e6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4048ea:	3a01      	subeq	r2, #1
  4048ec:	d0f9      	beq.n	4048e2 <__aeabi_fdiv+0xc2>
  4048ee:	ea40 000c 	orr.w	r0, r0, ip
  4048f2:	f093 0f00 	teq	r3, #0
  4048f6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4048fa:	bf02      	ittt	eq
  4048fc:	0049      	lsleq	r1, r1, #1
  4048fe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  404902:	3b01      	subeq	r3, #1
  404904:	d0f9      	beq.n	4048fa <__aeabi_fdiv+0xda>
  404906:	ea41 010c 	orr.w	r1, r1, ip
  40490a:	e795      	b.n	404838 <__aeabi_fdiv+0x18>
  40490c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  404910:	ea92 0f0c 	teq	r2, ip
  404914:	d108      	bne.n	404928 <__aeabi_fdiv+0x108>
  404916:	0242      	lsls	r2, r0, #9
  404918:	f47f af7d 	bne.w	404816 <__aeabi_fmul+0x15e>
  40491c:	ea93 0f0c 	teq	r3, ip
  404920:	f47f af70 	bne.w	404804 <__aeabi_fmul+0x14c>
  404924:	4608      	mov	r0, r1
  404926:	e776      	b.n	404816 <__aeabi_fmul+0x15e>
  404928:	ea93 0f0c 	teq	r3, ip
  40492c:	d104      	bne.n	404938 <__aeabi_fdiv+0x118>
  40492e:	024b      	lsls	r3, r1, #9
  404930:	f43f af4c 	beq.w	4047cc <__aeabi_fmul+0x114>
  404934:	4608      	mov	r0, r1
  404936:	e76e      	b.n	404816 <__aeabi_fmul+0x15e>
  404938:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40493c:	bf18      	it	ne
  40493e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  404942:	d1ca      	bne.n	4048da <__aeabi_fdiv+0xba>
  404944:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  404948:	f47f af5c 	bne.w	404804 <__aeabi_fmul+0x14c>
  40494c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  404950:	f47f af3c 	bne.w	4047cc <__aeabi_fmul+0x114>
  404954:	e75f      	b.n	404816 <__aeabi_fmul+0x15e>
  404956:	bf00      	nop

00404958 <__aeabi_f2iz>:
  404958:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40495c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  404960:	d30f      	bcc.n	404982 <__aeabi_f2iz+0x2a>
  404962:	f04f 039e 	mov.w	r3, #158	; 0x9e
  404966:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40496a:	d90d      	bls.n	404988 <__aeabi_f2iz+0x30>
  40496c:	ea4f 2300 	mov.w	r3, r0, lsl #8
  404970:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404974:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  404978:	fa23 f002 	lsr.w	r0, r3, r2
  40497c:	bf18      	it	ne
  40497e:	4240      	negne	r0, r0
  404980:	4770      	bx	lr
  404982:	f04f 0000 	mov.w	r0, #0
  404986:	4770      	bx	lr
  404988:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40498c:	d101      	bne.n	404992 <__aeabi_f2iz+0x3a>
  40498e:	0242      	lsls	r2, r0, #9
  404990:	d105      	bne.n	40499e <__aeabi_f2iz+0x46>
  404992:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  404996:	bf08      	it	eq
  404998:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40499c:	4770      	bx	lr
  40499e:	f04f 0000 	mov.w	r0, #0
  4049a2:	4770      	bx	lr

004049a4 <__gnu_ldivmod_helper>:
  4049a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049a8:	9c06      	ldr	r4, [sp, #24]
  4049aa:	4615      	mov	r5, r2
  4049ac:	4606      	mov	r6, r0
  4049ae:	460f      	mov	r7, r1
  4049b0:	4698      	mov	r8, r3
  4049b2:	f000 f829 	bl	404a08 <__divdi3>
  4049b6:	fb05 f301 	mul.w	r3, r5, r1
  4049ba:	fb00 3808 	mla	r8, r0, r8, r3
  4049be:	fba5 2300 	umull	r2, r3, r5, r0
  4049c2:	1ab2      	subs	r2, r6, r2
  4049c4:	4443      	add	r3, r8
  4049c6:	eb67 0303 	sbc.w	r3, r7, r3
  4049ca:	e9c4 2300 	strd	r2, r3, [r4]
  4049ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4049d2:	bf00      	nop

004049d4 <__gnu_uldivmod_helper>:
  4049d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049d8:	9c06      	ldr	r4, [sp, #24]
  4049da:	4690      	mov	r8, r2
  4049dc:	4606      	mov	r6, r0
  4049de:	460f      	mov	r7, r1
  4049e0:	461d      	mov	r5, r3
  4049e2:	f000 f95f 	bl	404ca4 <__udivdi3>
  4049e6:	fb00 f505 	mul.w	r5, r0, r5
  4049ea:	fba0 2308 	umull	r2, r3, r0, r8
  4049ee:	fb08 5501 	mla	r5, r8, r1, r5
  4049f2:	1ab2      	subs	r2, r6, r2
  4049f4:	442b      	add	r3, r5
  4049f6:	eb67 0303 	sbc.w	r3, r7, r3
  4049fa:	e9c4 2300 	strd	r2, r3, [r4]
  4049fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a02:	bf00      	nop

00404a04 <__aeabi_idiv0>:
  404a04:	4770      	bx	lr
  404a06:	bf00      	nop

00404a08 <__divdi3>:
  404a08:	2900      	cmp	r1, #0
  404a0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404a0e:	f2c0 80a6 	blt.w	404b5e <__divdi3+0x156>
  404a12:	2600      	movs	r6, #0
  404a14:	2b00      	cmp	r3, #0
  404a16:	f2c0 809c 	blt.w	404b52 <__divdi3+0x14a>
  404a1a:	4688      	mov	r8, r1
  404a1c:	4694      	mov	ip, r2
  404a1e:	469e      	mov	lr, r3
  404a20:	4615      	mov	r5, r2
  404a22:	4604      	mov	r4, r0
  404a24:	460f      	mov	r7, r1
  404a26:	2b00      	cmp	r3, #0
  404a28:	d13d      	bne.n	404aa6 <__divdi3+0x9e>
  404a2a:	428a      	cmp	r2, r1
  404a2c:	d959      	bls.n	404ae2 <__divdi3+0xda>
  404a2e:	fab2 f382 	clz	r3, r2
  404a32:	b13b      	cbz	r3, 404a44 <__divdi3+0x3c>
  404a34:	f1c3 0220 	rsb	r2, r3, #32
  404a38:	409f      	lsls	r7, r3
  404a3a:	fa20 f202 	lsr.w	r2, r0, r2
  404a3e:	409d      	lsls	r5, r3
  404a40:	4317      	orrs	r7, r2
  404a42:	409c      	lsls	r4, r3
  404a44:	0c29      	lsrs	r1, r5, #16
  404a46:	0c22      	lsrs	r2, r4, #16
  404a48:	fbb7 fef1 	udiv	lr, r7, r1
  404a4c:	b2a8      	uxth	r0, r5
  404a4e:	fb01 771e 	mls	r7, r1, lr, r7
  404a52:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  404a56:	fb00 f30e 	mul.w	r3, r0, lr
  404a5a:	42bb      	cmp	r3, r7
  404a5c:	d90a      	bls.n	404a74 <__divdi3+0x6c>
  404a5e:	197f      	adds	r7, r7, r5
  404a60:	f10e 32ff 	add.w	r2, lr, #4294967295
  404a64:	f080 8105 	bcs.w	404c72 <__divdi3+0x26a>
  404a68:	42bb      	cmp	r3, r7
  404a6a:	f240 8102 	bls.w	404c72 <__divdi3+0x26a>
  404a6e:	f1ae 0e02 	sub.w	lr, lr, #2
  404a72:	442f      	add	r7, r5
  404a74:	1aff      	subs	r7, r7, r3
  404a76:	b2a4      	uxth	r4, r4
  404a78:	fbb7 f3f1 	udiv	r3, r7, r1
  404a7c:	fb01 7713 	mls	r7, r1, r3, r7
  404a80:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404a84:	fb00 f003 	mul.w	r0, r0, r3
  404a88:	42b8      	cmp	r0, r7
  404a8a:	d908      	bls.n	404a9e <__divdi3+0x96>
  404a8c:	197f      	adds	r7, r7, r5
  404a8e:	f103 32ff 	add.w	r2, r3, #4294967295
  404a92:	f080 80f0 	bcs.w	404c76 <__divdi3+0x26e>
  404a96:	42b8      	cmp	r0, r7
  404a98:	f240 80ed 	bls.w	404c76 <__divdi3+0x26e>
  404a9c:	3b02      	subs	r3, #2
  404a9e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  404aa2:	2200      	movs	r2, #0
  404aa4:	e003      	b.n	404aae <__divdi3+0xa6>
  404aa6:	428b      	cmp	r3, r1
  404aa8:	d90f      	bls.n	404aca <__divdi3+0xc2>
  404aaa:	2200      	movs	r2, #0
  404aac:	4613      	mov	r3, r2
  404aae:	1c34      	adds	r4, r6, #0
  404ab0:	bf18      	it	ne
  404ab2:	2401      	movne	r4, #1
  404ab4:	4260      	negs	r0, r4
  404ab6:	f04f 0500 	mov.w	r5, #0
  404aba:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  404abe:	4058      	eors	r0, r3
  404ac0:	4051      	eors	r1, r2
  404ac2:	1900      	adds	r0, r0, r4
  404ac4:	4169      	adcs	r1, r5
  404ac6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404aca:	fab3 f283 	clz	r2, r3
  404ace:	2a00      	cmp	r2, #0
  404ad0:	f040 8086 	bne.w	404be0 <__divdi3+0x1d8>
  404ad4:	428b      	cmp	r3, r1
  404ad6:	d302      	bcc.n	404ade <__divdi3+0xd6>
  404ad8:	4584      	cmp	ip, r0
  404ada:	f200 80db 	bhi.w	404c94 <__divdi3+0x28c>
  404ade:	2301      	movs	r3, #1
  404ae0:	e7e5      	b.n	404aae <__divdi3+0xa6>
  404ae2:	b912      	cbnz	r2, 404aea <__divdi3+0xe2>
  404ae4:	2301      	movs	r3, #1
  404ae6:	fbb3 f5f2 	udiv	r5, r3, r2
  404aea:	fab5 f085 	clz	r0, r5
  404aee:	2800      	cmp	r0, #0
  404af0:	d13b      	bne.n	404b6a <__divdi3+0x162>
  404af2:	1b78      	subs	r0, r7, r5
  404af4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404af8:	fa1f fc85 	uxth.w	ip, r5
  404afc:	2201      	movs	r2, #1
  404afe:	fbb0 f8fe 	udiv	r8, r0, lr
  404b02:	0c21      	lsrs	r1, r4, #16
  404b04:	fb0e 0718 	mls	r7, lr, r8, r0
  404b08:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  404b0c:	fb0c f308 	mul.w	r3, ip, r8
  404b10:	42bb      	cmp	r3, r7
  404b12:	d907      	bls.n	404b24 <__divdi3+0x11c>
  404b14:	197f      	adds	r7, r7, r5
  404b16:	f108 31ff 	add.w	r1, r8, #4294967295
  404b1a:	d202      	bcs.n	404b22 <__divdi3+0x11a>
  404b1c:	42bb      	cmp	r3, r7
  404b1e:	f200 80bd 	bhi.w	404c9c <__divdi3+0x294>
  404b22:	4688      	mov	r8, r1
  404b24:	1aff      	subs	r7, r7, r3
  404b26:	b2a4      	uxth	r4, r4
  404b28:	fbb7 f3fe 	udiv	r3, r7, lr
  404b2c:	fb0e 7713 	mls	r7, lr, r3, r7
  404b30:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404b34:	fb0c fc03 	mul.w	ip, ip, r3
  404b38:	45bc      	cmp	ip, r7
  404b3a:	d907      	bls.n	404b4c <__divdi3+0x144>
  404b3c:	197f      	adds	r7, r7, r5
  404b3e:	f103 31ff 	add.w	r1, r3, #4294967295
  404b42:	d202      	bcs.n	404b4a <__divdi3+0x142>
  404b44:	45bc      	cmp	ip, r7
  404b46:	f200 80a7 	bhi.w	404c98 <__divdi3+0x290>
  404b4a:	460b      	mov	r3, r1
  404b4c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404b50:	e7ad      	b.n	404aae <__divdi3+0xa6>
  404b52:	4252      	negs	r2, r2
  404b54:	ea6f 0606 	mvn.w	r6, r6
  404b58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404b5c:	e75d      	b.n	404a1a <__divdi3+0x12>
  404b5e:	4240      	negs	r0, r0
  404b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404b64:	f04f 36ff 	mov.w	r6, #4294967295
  404b68:	e754      	b.n	404a14 <__divdi3+0xc>
  404b6a:	f1c0 0220 	rsb	r2, r0, #32
  404b6e:	fa24 f102 	lsr.w	r1, r4, r2
  404b72:	fa07 f300 	lsl.w	r3, r7, r0
  404b76:	4085      	lsls	r5, r0
  404b78:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404b7c:	40d7      	lsrs	r7, r2
  404b7e:	4319      	orrs	r1, r3
  404b80:	fbb7 f2fe 	udiv	r2, r7, lr
  404b84:	0c0b      	lsrs	r3, r1, #16
  404b86:	fb0e 7712 	mls	r7, lr, r2, r7
  404b8a:	fa1f fc85 	uxth.w	ip, r5
  404b8e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  404b92:	fb0c f702 	mul.w	r7, ip, r2
  404b96:	429f      	cmp	r7, r3
  404b98:	fa04 f400 	lsl.w	r4, r4, r0
  404b9c:	d907      	bls.n	404bae <__divdi3+0x1a6>
  404b9e:	195b      	adds	r3, r3, r5
  404ba0:	f102 30ff 	add.w	r0, r2, #4294967295
  404ba4:	d274      	bcs.n	404c90 <__divdi3+0x288>
  404ba6:	429f      	cmp	r7, r3
  404ba8:	d972      	bls.n	404c90 <__divdi3+0x288>
  404baa:	3a02      	subs	r2, #2
  404bac:	442b      	add	r3, r5
  404bae:	1bdf      	subs	r7, r3, r7
  404bb0:	b289      	uxth	r1, r1
  404bb2:	fbb7 f8fe 	udiv	r8, r7, lr
  404bb6:	fb0e 7318 	mls	r3, lr, r8, r7
  404bba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404bbe:	fb0c f708 	mul.w	r7, ip, r8
  404bc2:	429f      	cmp	r7, r3
  404bc4:	d908      	bls.n	404bd8 <__divdi3+0x1d0>
  404bc6:	195b      	adds	r3, r3, r5
  404bc8:	f108 31ff 	add.w	r1, r8, #4294967295
  404bcc:	d25c      	bcs.n	404c88 <__divdi3+0x280>
  404bce:	429f      	cmp	r7, r3
  404bd0:	d95a      	bls.n	404c88 <__divdi3+0x280>
  404bd2:	f1a8 0802 	sub.w	r8, r8, #2
  404bd6:	442b      	add	r3, r5
  404bd8:	1bd8      	subs	r0, r3, r7
  404bda:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  404bde:	e78e      	b.n	404afe <__divdi3+0xf6>
  404be0:	f1c2 0320 	rsb	r3, r2, #32
  404be4:	fa2c f103 	lsr.w	r1, ip, r3
  404be8:	fa0e fe02 	lsl.w	lr, lr, r2
  404bec:	fa20 f703 	lsr.w	r7, r0, r3
  404bf0:	ea41 0e0e 	orr.w	lr, r1, lr
  404bf4:	fa08 f002 	lsl.w	r0, r8, r2
  404bf8:	fa28 f103 	lsr.w	r1, r8, r3
  404bfc:	ea4f 451e 	mov.w	r5, lr, lsr #16
  404c00:	4338      	orrs	r0, r7
  404c02:	fbb1 f8f5 	udiv	r8, r1, r5
  404c06:	0c03      	lsrs	r3, r0, #16
  404c08:	fb05 1118 	mls	r1, r5, r8, r1
  404c0c:	fa1f f78e 	uxth.w	r7, lr
  404c10:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404c14:	fb07 f308 	mul.w	r3, r7, r8
  404c18:	428b      	cmp	r3, r1
  404c1a:	fa0c fc02 	lsl.w	ip, ip, r2
  404c1e:	d909      	bls.n	404c34 <__divdi3+0x22c>
  404c20:	eb11 010e 	adds.w	r1, r1, lr
  404c24:	f108 39ff 	add.w	r9, r8, #4294967295
  404c28:	d230      	bcs.n	404c8c <__divdi3+0x284>
  404c2a:	428b      	cmp	r3, r1
  404c2c:	d92e      	bls.n	404c8c <__divdi3+0x284>
  404c2e:	f1a8 0802 	sub.w	r8, r8, #2
  404c32:	4471      	add	r1, lr
  404c34:	1ac9      	subs	r1, r1, r3
  404c36:	b280      	uxth	r0, r0
  404c38:	fbb1 f3f5 	udiv	r3, r1, r5
  404c3c:	fb05 1113 	mls	r1, r5, r3, r1
  404c40:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404c44:	fb07 f703 	mul.w	r7, r7, r3
  404c48:	428f      	cmp	r7, r1
  404c4a:	d908      	bls.n	404c5e <__divdi3+0x256>
  404c4c:	eb11 010e 	adds.w	r1, r1, lr
  404c50:	f103 30ff 	add.w	r0, r3, #4294967295
  404c54:	d216      	bcs.n	404c84 <__divdi3+0x27c>
  404c56:	428f      	cmp	r7, r1
  404c58:	d914      	bls.n	404c84 <__divdi3+0x27c>
  404c5a:	3b02      	subs	r3, #2
  404c5c:	4471      	add	r1, lr
  404c5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404c62:	1bc9      	subs	r1, r1, r7
  404c64:	fba3 890c 	umull	r8, r9, r3, ip
  404c68:	4549      	cmp	r1, r9
  404c6a:	d309      	bcc.n	404c80 <__divdi3+0x278>
  404c6c:	d005      	beq.n	404c7a <__divdi3+0x272>
  404c6e:	2200      	movs	r2, #0
  404c70:	e71d      	b.n	404aae <__divdi3+0xa6>
  404c72:	4696      	mov	lr, r2
  404c74:	e6fe      	b.n	404a74 <__divdi3+0x6c>
  404c76:	4613      	mov	r3, r2
  404c78:	e711      	b.n	404a9e <__divdi3+0x96>
  404c7a:	4094      	lsls	r4, r2
  404c7c:	4544      	cmp	r4, r8
  404c7e:	d2f6      	bcs.n	404c6e <__divdi3+0x266>
  404c80:	3b01      	subs	r3, #1
  404c82:	e7f4      	b.n	404c6e <__divdi3+0x266>
  404c84:	4603      	mov	r3, r0
  404c86:	e7ea      	b.n	404c5e <__divdi3+0x256>
  404c88:	4688      	mov	r8, r1
  404c8a:	e7a5      	b.n	404bd8 <__divdi3+0x1d0>
  404c8c:	46c8      	mov	r8, r9
  404c8e:	e7d1      	b.n	404c34 <__divdi3+0x22c>
  404c90:	4602      	mov	r2, r0
  404c92:	e78c      	b.n	404bae <__divdi3+0x1a6>
  404c94:	4613      	mov	r3, r2
  404c96:	e70a      	b.n	404aae <__divdi3+0xa6>
  404c98:	3b02      	subs	r3, #2
  404c9a:	e757      	b.n	404b4c <__divdi3+0x144>
  404c9c:	f1a8 0802 	sub.w	r8, r8, #2
  404ca0:	442f      	add	r7, r5
  404ca2:	e73f      	b.n	404b24 <__divdi3+0x11c>

00404ca4 <__udivdi3>:
  404ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ca8:	2b00      	cmp	r3, #0
  404caa:	d144      	bne.n	404d36 <__udivdi3+0x92>
  404cac:	428a      	cmp	r2, r1
  404cae:	4615      	mov	r5, r2
  404cb0:	4604      	mov	r4, r0
  404cb2:	d94f      	bls.n	404d54 <__udivdi3+0xb0>
  404cb4:	fab2 f782 	clz	r7, r2
  404cb8:	460e      	mov	r6, r1
  404cba:	b14f      	cbz	r7, 404cd0 <__udivdi3+0x2c>
  404cbc:	f1c7 0320 	rsb	r3, r7, #32
  404cc0:	40b9      	lsls	r1, r7
  404cc2:	fa20 f603 	lsr.w	r6, r0, r3
  404cc6:	fa02 f507 	lsl.w	r5, r2, r7
  404cca:	430e      	orrs	r6, r1
  404ccc:	fa00 f407 	lsl.w	r4, r0, r7
  404cd0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404cd4:	0c23      	lsrs	r3, r4, #16
  404cd6:	fbb6 f0fe 	udiv	r0, r6, lr
  404cda:	b2af      	uxth	r7, r5
  404cdc:	fb0e 6110 	mls	r1, lr, r0, r6
  404ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ce4:	fb07 f100 	mul.w	r1, r7, r0
  404ce8:	4299      	cmp	r1, r3
  404cea:	d909      	bls.n	404d00 <__udivdi3+0x5c>
  404cec:	195b      	adds	r3, r3, r5
  404cee:	f100 32ff 	add.w	r2, r0, #4294967295
  404cf2:	f080 80ec 	bcs.w	404ece <__udivdi3+0x22a>
  404cf6:	4299      	cmp	r1, r3
  404cf8:	f240 80e9 	bls.w	404ece <__udivdi3+0x22a>
  404cfc:	3802      	subs	r0, #2
  404cfe:	442b      	add	r3, r5
  404d00:	1a5a      	subs	r2, r3, r1
  404d02:	b2a4      	uxth	r4, r4
  404d04:	fbb2 f3fe 	udiv	r3, r2, lr
  404d08:	fb0e 2213 	mls	r2, lr, r3, r2
  404d0c:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  404d10:	fb07 f703 	mul.w	r7, r7, r3
  404d14:	4297      	cmp	r7, r2
  404d16:	d908      	bls.n	404d2a <__udivdi3+0x86>
  404d18:	1952      	adds	r2, r2, r5
  404d1a:	f103 31ff 	add.w	r1, r3, #4294967295
  404d1e:	f080 80d8 	bcs.w	404ed2 <__udivdi3+0x22e>
  404d22:	4297      	cmp	r7, r2
  404d24:	f240 80d5 	bls.w	404ed2 <__udivdi3+0x22e>
  404d28:	3b02      	subs	r3, #2
  404d2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404d2e:	2600      	movs	r6, #0
  404d30:	4631      	mov	r1, r6
  404d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d36:	428b      	cmp	r3, r1
  404d38:	d847      	bhi.n	404dca <__udivdi3+0x126>
  404d3a:	fab3 f683 	clz	r6, r3
  404d3e:	2e00      	cmp	r6, #0
  404d40:	d148      	bne.n	404dd4 <__udivdi3+0x130>
  404d42:	428b      	cmp	r3, r1
  404d44:	d302      	bcc.n	404d4c <__udivdi3+0xa8>
  404d46:	4282      	cmp	r2, r0
  404d48:	f200 80cd 	bhi.w	404ee6 <__udivdi3+0x242>
  404d4c:	2001      	movs	r0, #1
  404d4e:	4631      	mov	r1, r6
  404d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d54:	b912      	cbnz	r2, 404d5c <__udivdi3+0xb8>
  404d56:	2501      	movs	r5, #1
  404d58:	fbb5 f5f2 	udiv	r5, r5, r2
  404d5c:	fab5 f885 	clz	r8, r5
  404d60:	f1b8 0f00 	cmp.w	r8, #0
  404d64:	d177      	bne.n	404e56 <__udivdi3+0x1b2>
  404d66:	1b4a      	subs	r2, r1, r5
  404d68:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404d6c:	b2af      	uxth	r7, r5
  404d6e:	2601      	movs	r6, #1
  404d70:	fbb2 f0fe 	udiv	r0, r2, lr
  404d74:	0c23      	lsrs	r3, r4, #16
  404d76:	fb0e 2110 	mls	r1, lr, r0, r2
  404d7a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404d7e:	fb07 f300 	mul.w	r3, r7, r0
  404d82:	428b      	cmp	r3, r1
  404d84:	d907      	bls.n	404d96 <__udivdi3+0xf2>
  404d86:	1949      	adds	r1, r1, r5
  404d88:	f100 32ff 	add.w	r2, r0, #4294967295
  404d8c:	d202      	bcs.n	404d94 <__udivdi3+0xf0>
  404d8e:	428b      	cmp	r3, r1
  404d90:	f200 80ba 	bhi.w	404f08 <__udivdi3+0x264>
  404d94:	4610      	mov	r0, r2
  404d96:	1ac9      	subs	r1, r1, r3
  404d98:	b2a4      	uxth	r4, r4
  404d9a:	fbb1 f3fe 	udiv	r3, r1, lr
  404d9e:	fb0e 1113 	mls	r1, lr, r3, r1
  404da2:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  404da6:	fb07 f703 	mul.w	r7, r7, r3
  404daa:	42a7      	cmp	r7, r4
  404dac:	d908      	bls.n	404dc0 <__udivdi3+0x11c>
  404dae:	1964      	adds	r4, r4, r5
  404db0:	f103 32ff 	add.w	r2, r3, #4294967295
  404db4:	f080 808f 	bcs.w	404ed6 <__udivdi3+0x232>
  404db8:	42a7      	cmp	r7, r4
  404dba:	f240 808c 	bls.w	404ed6 <__udivdi3+0x232>
  404dbe:	3b02      	subs	r3, #2
  404dc0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404dc4:	4631      	mov	r1, r6
  404dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dca:	2600      	movs	r6, #0
  404dcc:	4630      	mov	r0, r6
  404dce:	4631      	mov	r1, r6
  404dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd4:	f1c6 0420 	rsb	r4, r6, #32
  404dd8:	fa22 f504 	lsr.w	r5, r2, r4
  404ddc:	40b3      	lsls	r3, r6
  404dde:	432b      	orrs	r3, r5
  404de0:	fa20 fc04 	lsr.w	ip, r0, r4
  404de4:	fa01 f706 	lsl.w	r7, r1, r6
  404de8:	fa21 f504 	lsr.w	r5, r1, r4
  404dec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  404df0:	ea4c 0707 	orr.w	r7, ip, r7
  404df4:	fbb5 f8fe 	udiv	r8, r5, lr
  404df8:	0c39      	lsrs	r1, r7, #16
  404dfa:	fb0e 5518 	mls	r5, lr, r8, r5
  404dfe:	fa1f fc83 	uxth.w	ip, r3
  404e02:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  404e06:	fb0c f108 	mul.w	r1, ip, r8
  404e0a:	42a9      	cmp	r1, r5
  404e0c:	fa02 f206 	lsl.w	r2, r2, r6
  404e10:	d904      	bls.n	404e1c <__udivdi3+0x178>
  404e12:	18ed      	adds	r5, r5, r3
  404e14:	f108 34ff 	add.w	r4, r8, #4294967295
  404e18:	d367      	bcc.n	404eea <__udivdi3+0x246>
  404e1a:	46a0      	mov	r8, r4
  404e1c:	1a6d      	subs	r5, r5, r1
  404e1e:	b2bf      	uxth	r7, r7
  404e20:	fbb5 f4fe 	udiv	r4, r5, lr
  404e24:	fb0e 5514 	mls	r5, lr, r4, r5
  404e28:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  404e2c:	fb0c fc04 	mul.w	ip, ip, r4
  404e30:	458c      	cmp	ip, r1
  404e32:	d904      	bls.n	404e3e <__udivdi3+0x19a>
  404e34:	18c9      	adds	r1, r1, r3
  404e36:	f104 35ff 	add.w	r5, r4, #4294967295
  404e3a:	d35c      	bcc.n	404ef6 <__udivdi3+0x252>
  404e3c:	462c      	mov	r4, r5
  404e3e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  404e42:	ebcc 0101 	rsb	r1, ip, r1
  404e46:	fba4 2302 	umull	r2, r3, r4, r2
  404e4a:	4299      	cmp	r1, r3
  404e4c:	d348      	bcc.n	404ee0 <__udivdi3+0x23c>
  404e4e:	d044      	beq.n	404eda <__udivdi3+0x236>
  404e50:	4620      	mov	r0, r4
  404e52:	2600      	movs	r6, #0
  404e54:	e76c      	b.n	404d30 <__udivdi3+0x8c>
  404e56:	f1c8 0420 	rsb	r4, r8, #32
  404e5a:	fa01 f308 	lsl.w	r3, r1, r8
  404e5e:	fa05 f508 	lsl.w	r5, r5, r8
  404e62:	fa20 f704 	lsr.w	r7, r0, r4
  404e66:	40e1      	lsrs	r1, r4
  404e68:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404e6c:	431f      	orrs	r7, r3
  404e6e:	fbb1 f6fe 	udiv	r6, r1, lr
  404e72:	0c3a      	lsrs	r2, r7, #16
  404e74:	fb0e 1116 	mls	r1, lr, r6, r1
  404e78:	fa1f fc85 	uxth.w	ip, r5
  404e7c:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  404e80:	fb0c f206 	mul.w	r2, ip, r6
  404e84:	429a      	cmp	r2, r3
  404e86:	fa00 f408 	lsl.w	r4, r0, r8
  404e8a:	d907      	bls.n	404e9c <__udivdi3+0x1f8>
  404e8c:	195b      	adds	r3, r3, r5
  404e8e:	f106 31ff 	add.w	r1, r6, #4294967295
  404e92:	d237      	bcs.n	404f04 <__udivdi3+0x260>
  404e94:	429a      	cmp	r2, r3
  404e96:	d935      	bls.n	404f04 <__udivdi3+0x260>
  404e98:	3e02      	subs	r6, #2
  404e9a:	442b      	add	r3, r5
  404e9c:	1a9b      	subs	r3, r3, r2
  404e9e:	b2bf      	uxth	r7, r7
  404ea0:	fbb3 f0fe 	udiv	r0, r3, lr
  404ea4:	fb0e 3310 	mls	r3, lr, r0, r3
  404ea8:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  404eac:	fb0c f100 	mul.w	r1, ip, r0
  404eb0:	4299      	cmp	r1, r3
  404eb2:	d907      	bls.n	404ec4 <__udivdi3+0x220>
  404eb4:	195b      	adds	r3, r3, r5
  404eb6:	f100 32ff 	add.w	r2, r0, #4294967295
  404eba:	d221      	bcs.n	404f00 <__udivdi3+0x25c>
  404ebc:	4299      	cmp	r1, r3
  404ebe:	d91f      	bls.n	404f00 <__udivdi3+0x25c>
  404ec0:	3802      	subs	r0, #2
  404ec2:	442b      	add	r3, r5
  404ec4:	1a5a      	subs	r2, r3, r1
  404ec6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  404eca:	4667      	mov	r7, ip
  404ecc:	e750      	b.n	404d70 <__udivdi3+0xcc>
  404ece:	4610      	mov	r0, r2
  404ed0:	e716      	b.n	404d00 <__udivdi3+0x5c>
  404ed2:	460b      	mov	r3, r1
  404ed4:	e729      	b.n	404d2a <__udivdi3+0x86>
  404ed6:	4613      	mov	r3, r2
  404ed8:	e772      	b.n	404dc0 <__udivdi3+0x11c>
  404eda:	40b0      	lsls	r0, r6
  404edc:	4290      	cmp	r0, r2
  404ede:	d2b7      	bcs.n	404e50 <__udivdi3+0x1ac>
  404ee0:	1e60      	subs	r0, r4, #1
  404ee2:	2600      	movs	r6, #0
  404ee4:	e724      	b.n	404d30 <__udivdi3+0x8c>
  404ee6:	4630      	mov	r0, r6
  404ee8:	e722      	b.n	404d30 <__udivdi3+0x8c>
  404eea:	42a9      	cmp	r1, r5
  404eec:	d995      	bls.n	404e1a <__udivdi3+0x176>
  404eee:	f1a8 0802 	sub.w	r8, r8, #2
  404ef2:	441d      	add	r5, r3
  404ef4:	e792      	b.n	404e1c <__udivdi3+0x178>
  404ef6:	458c      	cmp	ip, r1
  404ef8:	d9a0      	bls.n	404e3c <__udivdi3+0x198>
  404efa:	3c02      	subs	r4, #2
  404efc:	4419      	add	r1, r3
  404efe:	e79e      	b.n	404e3e <__udivdi3+0x19a>
  404f00:	4610      	mov	r0, r2
  404f02:	e7df      	b.n	404ec4 <__udivdi3+0x220>
  404f04:	460e      	mov	r6, r1
  404f06:	e7c9      	b.n	404e9c <__udivdi3+0x1f8>
  404f08:	3802      	subs	r0, #2
  404f0a:	4429      	add	r1, r5
  404f0c:	e743      	b.n	404d96 <__udivdi3+0xf2>
  404f0e:	bf00      	nop

00404f10 <__libc_init_array>:
  404f10:	b570      	push	{r4, r5, r6, lr}
  404f12:	4e0f      	ldr	r6, [pc, #60]	; (404f50 <__libc_init_array+0x40>)
  404f14:	4d0f      	ldr	r5, [pc, #60]	; (404f54 <__libc_init_array+0x44>)
  404f16:	1b76      	subs	r6, r6, r5
  404f18:	10b6      	asrs	r6, r6, #2
  404f1a:	bf18      	it	ne
  404f1c:	2400      	movne	r4, #0
  404f1e:	d005      	beq.n	404f2c <__libc_init_array+0x1c>
  404f20:	3401      	adds	r4, #1
  404f22:	f855 3b04 	ldr.w	r3, [r5], #4
  404f26:	4798      	blx	r3
  404f28:	42a6      	cmp	r6, r4
  404f2a:	d1f9      	bne.n	404f20 <__libc_init_array+0x10>
  404f2c:	4e0a      	ldr	r6, [pc, #40]	; (404f58 <__libc_init_array+0x48>)
  404f2e:	4d0b      	ldr	r5, [pc, #44]	; (404f5c <__libc_init_array+0x4c>)
  404f30:	1b76      	subs	r6, r6, r5
  404f32:	f003 ff91 	bl	408e58 <_init>
  404f36:	10b6      	asrs	r6, r6, #2
  404f38:	bf18      	it	ne
  404f3a:	2400      	movne	r4, #0
  404f3c:	d006      	beq.n	404f4c <__libc_init_array+0x3c>
  404f3e:	3401      	adds	r4, #1
  404f40:	f855 3b04 	ldr.w	r3, [r5], #4
  404f44:	4798      	blx	r3
  404f46:	42a6      	cmp	r6, r4
  404f48:	d1f9      	bne.n	404f3e <__libc_init_array+0x2e>
  404f4a:	bd70      	pop	{r4, r5, r6, pc}
  404f4c:	bd70      	pop	{r4, r5, r6, pc}
  404f4e:	bf00      	nop
  404f50:	00408e64 	.word	0x00408e64
  404f54:	00408e64 	.word	0x00408e64
  404f58:	00408e6c 	.word	0x00408e6c
  404f5c:	00408e64 	.word	0x00408e64

00404f60 <memcpy>:
  404f60:	4684      	mov	ip, r0
  404f62:	ea41 0300 	orr.w	r3, r1, r0
  404f66:	f013 0303 	ands.w	r3, r3, #3
  404f6a:	d16d      	bne.n	405048 <memcpy+0xe8>
  404f6c:	3a40      	subs	r2, #64	; 0x40
  404f6e:	d341      	bcc.n	404ff4 <memcpy+0x94>
  404f70:	f851 3b04 	ldr.w	r3, [r1], #4
  404f74:	f840 3b04 	str.w	r3, [r0], #4
  404f78:	f851 3b04 	ldr.w	r3, [r1], #4
  404f7c:	f840 3b04 	str.w	r3, [r0], #4
  404f80:	f851 3b04 	ldr.w	r3, [r1], #4
  404f84:	f840 3b04 	str.w	r3, [r0], #4
  404f88:	f851 3b04 	ldr.w	r3, [r1], #4
  404f8c:	f840 3b04 	str.w	r3, [r0], #4
  404f90:	f851 3b04 	ldr.w	r3, [r1], #4
  404f94:	f840 3b04 	str.w	r3, [r0], #4
  404f98:	f851 3b04 	ldr.w	r3, [r1], #4
  404f9c:	f840 3b04 	str.w	r3, [r0], #4
  404fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fa4:	f840 3b04 	str.w	r3, [r0], #4
  404fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fac:	f840 3b04 	str.w	r3, [r0], #4
  404fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fb4:	f840 3b04 	str.w	r3, [r0], #4
  404fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fbc:	f840 3b04 	str.w	r3, [r0], #4
  404fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fc4:	f840 3b04 	str.w	r3, [r0], #4
  404fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fcc:	f840 3b04 	str.w	r3, [r0], #4
  404fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fd4:	f840 3b04 	str.w	r3, [r0], #4
  404fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fdc:	f840 3b04 	str.w	r3, [r0], #4
  404fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fe4:	f840 3b04 	str.w	r3, [r0], #4
  404fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fec:	f840 3b04 	str.w	r3, [r0], #4
  404ff0:	3a40      	subs	r2, #64	; 0x40
  404ff2:	d2bd      	bcs.n	404f70 <memcpy+0x10>
  404ff4:	3230      	adds	r2, #48	; 0x30
  404ff6:	d311      	bcc.n	40501c <memcpy+0xbc>
  404ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ffc:	f840 3b04 	str.w	r3, [r0], #4
  405000:	f851 3b04 	ldr.w	r3, [r1], #4
  405004:	f840 3b04 	str.w	r3, [r0], #4
  405008:	f851 3b04 	ldr.w	r3, [r1], #4
  40500c:	f840 3b04 	str.w	r3, [r0], #4
  405010:	f851 3b04 	ldr.w	r3, [r1], #4
  405014:	f840 3b04 	str.w	r3, [r0], #4
  405018:	3a10      	subs	r2, #16
  40501a:	d2ed      	bcs.n	404ff8 <memcpy+0x98>
  40501c:	320c      	adds	r2, #12
  40501e:	d305      	bcc.n	40502c <memcpy+0xcc>
  405020:	f851 3b04 	ldr.w	r3, [r1], #4
  405024:	f840 3b04 	str.w	r3, [r0], #4
  405028:	3a04      	subs	r2, #4
  40502a:	d2f9      	bcs.n	405020 <memcpy+0xc0>
  40502c:	3204      	adds	r2, #4
  40502e:	d008      	beq.n	405042 <memcpy+0xe2>
  405030:	07d2      	lsls	r2, r2, #31
  405032:	bf1c      	itt	ne
  405034:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405038:	f800 3b01 	strbne.w	r3, [r0], #1
  40503c:	d301      	bcc.n	405042 <memcpy+0xe2>
  40503e:	880b      	ldrh	r3, [r1, #0]
  405040:	8003      	strh	r3, [r0, #0]
  405042:	4660      	mov	r0, ip
  405044:	4770      	bx	lr
  405046:	bf00      	nop
  405048:	2a08      	cmp	r2, #8
  40504a:	d313      	bcc.n	405074 <memcpy+0x114>
  40504c:	078b      	lsls	r3, r1, #30
  40504e:	d08d      	beq.n	404f6c <memcpy+0xc>
  405050:	f010 0303 	ands.w	r3, r0, #3
  405054:	d08a      	beq.n	404f6c <memcpy+0xc>
  405056:	f1c3 0304 	rsb	r3, r3, #4
  40505a:	1ad2      	subs	r2, r2, r3
  40505c:	07db      	lsls	r3, r3, #31
  40505e:	bf1c      	itt	ne
  405060:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405064:	f800 3b01 	strbne.w	r3, [r0], #1
  405068:	d380      	bcc.n	404f6c <memcpy+0xc>
  40506a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40506e:	f820 3b02 	strh.w	r3, [r0], #2
  405072:	e77b      	b.n	404f6c <memcpy+0xc>
  405074:	3a04      	subs	r2, #4
  405076:	d3d9      	bcc.n	40502c <memcpy+0xcc>
  405078:	3a01      	subs	r2, #1
  40507a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40507e:	f800 3b01 	strb.w	r3, [r0], #1
  405082:	d2f9      	bcs.n	405078 <memcpy+0x118>
  405084:	780b      	ldrb	r3, [r1, #0]
  405086:	7003      	strb	r3, [r0, #0]
  405088:	784b      	ldrb	r3, [r1, #1]
  40508a:	7043      	strb	r3, [r0, #1]
  40508c:	788b      	ldrb	r3, [r1, #2]
  40508e:	7083      	strb	r3, [r0, #2]
  405090:	4660      	mov	r0, ip
  405092:	4770      	bx	lr

00405094 <memset>:
  405094:	b470      	push	{r4, r5, r6}
  405096:	0784      	lsls	r4, r0, #30
  405098:	d046      	beq.n	405128 <memset+0x94>
  40509a:	1e54      	subs	r4, r2, #1
  40509c:	2a00      	cmp	r2, #0
  40509e:	d041      	beq.n	405124 <memset+0x90>
  4050a0:	b2cd      	uxtb	r5, r1
  4050a2:	4603      	mov	r3, r0
  4050a4:	e002      	b.n	4050ac <memset+0x18>
  4050a6:	1e62      	subs	r2, r4, #1
  4050a8:	b3e4      	cbz	r4, 405124 <memset+0x90>
  4050aa:	4614      	mov	r4, r2
  4050ac:	f803 5b01 	strb.w	r5, [r3], #1
  4050b0:	079a      	lsls	r2, r3, #30
  4050b2:	d1f8      	bne.n	4050a6 <memset+0x12>
  4050b4:	2c03      	cmp	r4, #3
  4050b6:	d92e      	bls.n	405116 <memset+0x82>
  4050b8:	b2cd      	uxtb	r5, r1
  4050ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4050be:	2c0f      	cmp	r4, #15
  4050c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4050c4:	d919      	bls.n	4050fa <memset+0x66>
  4050c6:	f103 0210 	add.w	r2, r3, #16
  4050ca:	4626      	mov	r6, r4
  4050cc:	3e10      	subs	r6, #16
  4050ce:	2e0f      	cmp	r6, #15
  4050d0:	f842 5c10 	str.w	r5, [r2, #-16]
  4050d4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4050d8:	f842 5c08 	str.w	r5, [r2, #-8]
  4050dc:	f842 5c04 	str.w	r5, [r2, #-4]
  4050e0:	f102 0210 	add.w	r2, r2, #16
  4050e4:	d8f2      	bhi.n	4050cc <memset+0x38>
  4050e6:	f1a4 0210 	sub.w	r2, r4, #16
  4050ea:	f022 020f 	bic.w	r2, r2, #15
  4050ee:	f004 040f 	and.w	r4, r4, #15
  4050f2:	3210      	adds	r2, #16
  4050f4:	2c03      	cmp	r4, #3
  4050f6:	4413      	add	r3, r2
  4050f8:	d90d      	bls.n	405116 <memset+0x82>
  4050fa:	461e      	mov	r6, r3
  4050fc:	4622      	mov	r2, r4
  4050fe:	3a04      	subs	r2, #4
  405100:	2a03      	cmp	r2, #3
  405102:	f846 5b04 	str.w	r5, [r6], #4
  405106:	d8fa      	bhi.n	4050fe <memset+0x6a>
  405108:	1f22      	subs	r2, r4, #4
  40510a:	f022 0203 	bic.w	r2, r2, #3
  40510e:	3204      	adds	r2, #4
  405110:	4413      	add	r3, r2
  405112:	f004 0403 	and.w	r4, r4, #3
  405116:	b12c      	cbz	r4, 405124 <memset+0x90>
  405118:	b2c9      	uxtb	r1, r1
  40511a:	441c      	add	r4, r3
  40511c:	f803 1b01 	strb.w	r1, [r3], #1
  405120:	42a3      	cmp	r3, r4
  405122:	d1fb      	bne.n	40511c <memset+0x88>
  405124:	bc70      	pop	{r4, r5, r6}
  405126:	4770      	bx	lr
  405128:	4614      	mov	r4, r2
  40512a:	4603      	mov	r3, r0
  40512c:	e7c2      	b.n	4050b4 <memset+0x20>
  40512e:	bf00      	nop

00405130 <sprintf>:
  405130:	b40e      	push	{r1, r2, r3}
  405132:	b5f0      	push	{r4, r5, r6, r7, lr}
  405134:	b09c      	sub	sp, #112	; 0x70
  405136:	ab21      	add	r3, sp, #132	; 0x84
  405138:	490f      	ldr	r1, [pc, #60]	; (405178 <sprintf+0x48>)
  40513a:	f853 2b04 	ldr.w	r2, [r3], #4
  40513e:	9301      	str	r3, [sp, #4]
  405140:	4605      	mov	r5, r0
  405142:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  405146:	6808      	ldr	r0, [r1, #0]
  405148:	9502      	str	r5, [sp, #8]
  40514a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40514e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  405152:	a902      	add	r1, sp, #8
  405154:	9506      	str	r5, [sp, #24]
  405156:	f8ad 7014 	strh.w	r7, [sp, #20]
  40515a:	9404      	str	r4, [sp, #16]
  40515c:	9407      	str	r4, [sp, #28]
  40515e:	f8ad 6016 	strh.w	r6, [sp, #22]
  405162:	f000 f86d 	bl	405240 <_svfprintf_r>
  405166:	9b02      	ldr	r3, [sp, #8]
  405168:	2200      	movs	r2, #0
  40516a:	701a      	strb	r2, [r3, #0]
  40516c:	b01c      	add	sp, #112	; 0x70
  40516e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  405172:	b003      	add	sp, #12
  405174:	4770      	bx	lr
  405176:	bf00      	nop
  405178:	20000468 	.word	0x20000468

0040517c <strlen>:
  40517c:	f020 0103 	bic.w	r1, r0, #3
  405180:	f010 0003 	ands.w	r0, r0, #3
  405184:	f1c0 0000 	rsb	r0, r0, #0
  405188:	f851 3b04 	ldr.w	r3, [r1], #4
  40518c:	f100 0c04 	add.w	ip, r0, #4
  405190:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405194:	f06f 0200 	mvn.w	r2, #0
  405198:	bf1c      	itt	ne
  40519a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40519e:	4313      	orrne	r3, r2
  4051a0:	f04f 0c01 	mov.w	ip, #1
  4051a4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4051a8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4051ac:	eba3 020c 	sub.w	r2, r3, ip
  4051b0:	ea22 0203 	bic.w	r2, r2, r3
  4051b4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4051b8:	bf04      	itt	eq
  4051ba:	f851 3b04 	ldreq.w	r3, [r1], #4
  4051be:	3004      	addeq	r0, #4
  4051c0:	d0f4      	beq.n	4051ac <strlen+0x30>
  4051c2:	f1c2 0100 	rsb	r1, r2, #0
  4051c6:	ea02 0201 	and.w	r2, r2, r1
  4051ca:	fab2 f282 	clz	r2, r2
  4051ce:	f1c2 021f 	rsb	r2, r2, #31
  4051d2:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051d6:	4770      	bx	lr

004051d8 <strncpy>:
  4051d8:	ea40 0301 	orr.w	r3, r0, r1
  4051dc:	079b      	lsls	r3, r3, #30
  4051de:	b470      	push	{r4, r5, r6}
  4051e0:	d12b      	bne.n	40523a <strncpy+0x62>
  4051e2:	2a03      	cmp	r2, #3
  4051e4:	d929      	bls.n	40523a <strncpy+0x62>
  4051e6:	460c      	mov	r4, r1
  4051e8:	4603      	mov	r3, r0
  4051ea:	4621      	mov	r1, r4
  4051ec:	f854 6b04 	ldr.w	r6, [r4], #4
  4051f0:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
  4051f4:	ea25 0506 	bic.w	r5, r5, r6
  4051f8:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  4051fc:	d105      	bne.n	40520a <strncpy+0x32>
  4051fe:	3a04      	subs	r2, #4
  405200:	2a03      	cmp	r2, #3
  405202:	f843 6b04 	str.w	r6, [r3], #4
  405206:	4621      	mov	r1, r4
  405208:	d8ef      	bhi.n	4051ea <strncpy+0x12>
  40520a:	b1a2      	cbz	r2, 405236 <strncpy+0x5e>
  40520c:	780c      	ldrb	r4, [r1, #0]
  40520e:	701c      	strb	r4, [r3, #0]
  405210:	3a01      	subs	r2, #1
  405212:	3301      	adds	r3, #1
  405214:	3101      	adds	r1, #1
  405216:	b13c      	cbz	r4, 405228 <strncpy+0x50>
  405218:	b16a      	cbz	r2, 405236 <strncpy+0x5e>
  40521a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40521e:	f803 4b01 	strb.w	r4, [r3], #1
  405222:	3a01      	subs	r2, #1
  405224:	2c00      	cmp	r4, #0
  405226:	d1f7      	bne.n	405218 <strncpy+0x40>
  405228:	b12a      	cbz	r2, 405236 <strncpy+0x5e>
  40522a:	441a      	add	r2, r3
  40522c:	2100      	movs	r1, #0
  40522e:	f803 1b01 	strb.w	r1, [r3], #1
  405232:	4293      	cmp	r3, r2
  405234:	d1fb      	bne.n	40522e <strncpy+0x56>
  405236:	bc70      	pop	{r4, r5, r6}
  405238:	4770      	bx	lr
  40523a:	4603      	mov	r3, r0
  40523c:	e7e5      	b.n	40520a <strncpy+0x32>
  40523e:	bf00      	nop

00405240 <_svfprintf_r>:
  405240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405244:	b0c1      	sub	sp, #260	; 0x104
  405246:	4689      	mov	r9, r1
  405248:	920a      	str	r2, [sp, #40]	; 0x28
  40524a:	930e      	str	r3, [sp, #56]	; 0x38
  40524c:	9008      	str	r0, [sp, #32]
  40524e:	f002 fb6d 	bl	40792c <_localeconv_r>
  405252:	6803      	ldr	r3, [r0, #0]
  405254:	9317      	str	r3, [sp, #92]	; 0x5c
  405256:	4618      	mov	r0, r3
  405258:	f7ff ff90 	bl	40517c <strlen>
  40525c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  405260:	9018      	str	r0, [sp, #96]	; 0x60
  405262:	061a      	lsls	r2, r3, #24
  405264:	d504      	bpl.n	405270 <_svfprintf_r+0x30>
  405266:	f8d9 3010 	ldr.w	r3, [r9, #16]
  40526a:	2b00      	cmp	r3, #0
  40526c:	f001 808c 	beq.w	406388 <_svfprintf_r+0x1148>
  405270:	2300      	movs	r3, #0
  405272:	af30      	add	r7, sp, #192	; 0xc0
  405274:	9313      	str	r3, [sp, #76]	; 0x4c
  405276:	9325      	str	r3, [sp, #148]	; 0x94
  405278:	9324      	str	r3, [sp, #144]	; 0x90
  40527a:	9316      	str	r3, [sp, #88]	; 0x58
  40527c:	9319      	str	r3, [sp, #100]	; 0x64
  40527e:	930b      	str	r3, [sp, #44]	; 0x2c
  405280:	9723      	str	r7, [sp, #140]	; 0x8c
  405282:	9314      	str	r3, [sp, #80]	; 0x50
  405284:	9315      	str	r3, [sp, #84]	; 0x54
  405286:	463c      	mov	r4, r7
  405288:	464e      	mov	r6, r9
  40528a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40528c:	782b      	ldrb	r3, [r5, #0]
  40528e:	2b00      	cmp	r3, #0
  405290:	f000 80a9 	beq.w	4053e6 <_svfprintf_r+0x1a6>
  405294:	2b25      	cmp	r3, #37	; 0x25
  405296:	d102      	bne.n	40529e <_svfprintf_r+0x5e>
  405298:	e0a5      	b.n	4053e6 <_svfprintf_r+0x1a6>
  40529a:	2b25      	cmp	r3, #37	; 0x25
  40529c:	d003      	beq.n	4052a6 <_svfprintf_r+0x66>
  40529e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  4052a2:	2b00      	cmp	r3, #0
  4052a4:	d1f9      	bne.n	40529a <_svfprintf_r+0x5a>
  4052a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052a8:	1aeb      	subs	r3, r5, r3
  4052aa:	b173      	cbz	r3, 4052ca <_svfprintf_r+0x8a>
  4052ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4052ae:	9925      	ldr	r1, [sp, #148]	; 0x94
  4052b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4052b2:	6020      	str	r0, [r4, #0]
  4052b4:	3201      	adds	r2, #1
  4052b6:	4419      	add	r1, r3
  4052b8:	2a07      	cmp	r2, #7
  4052ba:	6063      	str	r3, [r4, #4]
  4052bc:	9125      	str	r1, [sp, #148]	; 0x94
  4052be:	9224      	str	r2, [sp, #144]	; 0x90
  4052c0:	dc72      	bgt.n	4053a8 <_svfprintf_r+0x168>
  4052c2:	3408      	adds	r4, #8
  4052c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4052c6:	441a      	add	r2, r3
  4052c8:	920b      	str	r2, [sp, #44]	; 0x2c
  4052ca:	782b      	ldrb	r3, [r5, #0]
  4052cc:	2b00      	cmp	r3, #0
  4052ce:	f000 87b5 	beq.w	40623c <_svfprintf_r+0xffc>
  4052d2:	2300      	movs	r3, #0
  4052d4:	1c69      	adds	r1, r5, #1
  4052d6:	786d      	ldrb	r5, [r5, #1]
  4052d8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4052dc:	461a      	mov	r2, r3
  4052de:	930c      	str	r3, [sp, #48]	; 0x30
  4052e0:	9307      	str	r3, [sp, #28]
  4052e2:	f04f 3aff 	mov.w	sl, #4294967295
  4052e6:	1c4b      	adds	r3, r1, #1
  4052e8:	f1a5 0120 	sub.w	r1, r5, #32
  4052ec:	2958      	cmp	r1, #88	; 0x58
  4052ee:	f200 83d9 	bhi.w	405aa4 <_svfprintf_r+0x864>
  4052f2:	e8df f011 	tbh	[pc, r1, lsl #1]
  4052f6:	0270      	.short	0x0270
  4052f8:	03d703d7 	.word	0x03d703d7
  4052fc:	03d70374 	.word	0x03d70374
  405300:	03d703d7 	.word	0x03d703d7
  405304:	03d703d7 	.word	0x03d703d7
  405308:	02f003d7 	.word	0x02f003d7
  40530c:	03d7020d 	.word	0x03d7020d
  405310:	021101f4 	.word	0x021101f4
  405314:	037b03d7 	.word	0x037b03d7
  405318:	02ba02ba 	.word	0x02ba02ba
  40531c:	02ba02ba 	.word	0x02ba02ba
  405320:	02ba02ba 	.word	0x02ba02ba
  405324:	02ba02ba 	.word	0x02ba02ba
  405328:	03d702ba 	.word	0x03d702ba
  40532c:	03d703d7 	.word	0x03d703d7
  405330:	03d703d7 	.word	0x03d703d7
  405334:	03d703d7 	.word	0x03d703d7
  405338:	03d703d7 	.word	0x03d703d7
  40533c:	02c903d7 	.word	0x02c903d7
  405340:	03d7038b 	.word	0x03d7038b
  405344:	03d7038b 	.word	0x03d7038b
  405348:	03d703d7 	.word	0x03d703d7
  40534c:	036d03d7 	.word	0x036d03d7
  405350:	03d703d7 	.word	0x03d703d7
  405354:	03d70305 	.word	0x03d70305
  405358:	03d703d7 	.word	0x03d703d7
  40535c:	03d703d7 	.word	0x03d703d7
  405360:	03d70323 	.word	0x03d70323
  405364:	033d03d7 	.word	0x033d03d7
  405368:	03d703d7 	.word	0x03d703d7
  40536c:	03d703d7 	.word	0x03d703d7
  405370:	03d703d7 	.word	0x03d703d7
  405374:	03d703d7 	.word	0x03d703d7
  405378:	03d703d7 	.word	0x03d703d7
  40537c:	022c0358 	.word	0x022c0358
  405380:	038b038b 	.word	0x038b038b
  405384:	02fe038b 	.word	0x02fe038b
  405388:	03d7022c 	.word	0x03d7022c
  40538c:	02e603d7 	.word	0x02e603d7
  405390:	027e03d7 	.word	0x027e03d7
  405394:	03c001fb 	.word	0x03c001fb
  405398:	03d70277 	.word	0x03d70277
  40539c:	03d70292 	.word	0x03d70292
  4053a0:	03d7007a 	.word	0x03d7007a
  4053a4:	024a03d7 	.word	0x024a03d7
  4053a8:	9808      	ldr	r0, [sp, #32]
  4053aa:	9307      	str	r3, [sp, #28]
  4053ac:	4631      	mov	r1, r6
  4053ae:	aa23      	add	r2, sp, #140	; 0x8c
  4053b0:	f003 fb00 	bl	4089b4 <__ssprint_r>
  4053b4:	b950      	cbnz	r0, 4053cc <_svfprintf_r+0x18c>
  4053b6:	463c      	mov	r4, r7
  4053b8:	9b07      	ldr	r3, [sp, #28]
  4053ba:	e783      	b.n	4052c4 <_svfprintf_r+0x84>
  4053bc:	9808      	ldr	r0, [sp, #32]
  4053be:	4631      	mov	r1, r6
  4053c0:	aa23      	add	r2, sp, #140	; 0x8c
  4053c2:	f003 faf7 	bl	4089b4 <__ssprint_r>
  4053c6:	2800      	cmp	r0, #0
  4053c8:	f000 8185 	beq.w	4056d6 <_svfprintf_r+0x496>
  4053cc:	46b1      	mov	r9, r6
  4053ce:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4053d2:	f013 0f40 	tst.w	r3, #64	; 0x40
  4053d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4053d8:	bf18      	it	ne
  4053da:	f04f 33ff 	movne.w	r3, #4294967295
  4053de:	4618      	mov	r0, r3
  4053e0:	b041      	add	sp, #260	; 0x104
  4053e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4053e8:	e76f      	b.n	4052ca <_svfprintf_r+0x8a>
  4053ea:	930a      	str	r3, [sp, #40]	; 0x28
  4053ec:	9b07      	ldr	r3, [sp, #28]
  4053ee:	0698      	lsls	r0, r3, #26
  4053f0:	f140 82ad 	bpl.w	40594e <_svfprintf_r+0x70e>
  4053f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053f6:	f103 0907 	add.w	r9, r3, #7
  4053fa:	f029 0307 	bic.w	r3, r9, #7
  4053fe:	f103 0208 	add.w	r2, r3, #8
  405402:	e9d3 8900 	ldrd	r8, r9, [r3]
  405406:	920e      	str	r2, [sp, #56]	; 0x38
  405408:	2301      	movs	r3, #1
  40540a:	f04f 0c00 	mov.w	ip, #0
  40540e:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405412:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405416:	f1ba 0f00 	cmp.w	sl, #0
  40541a:	db03      	blt.n	405424 <_svfprintf_r+0x1e4>
  40541c:	9a07      	ldr	r2, [sp, #28]
  40541e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  405422:	9207      	str	r2, [sp, #28]
  405424:	ea58 0209 	orrs.w	r2, r8, r9
  405428:	f040 834c 	bne.w	405ac4 <_svfprintf_r+0x884>
  40542c:	f1ba 0f00 	cmp.w	sl, #0
  405430:	f000 8451 	beq.w	405cd6 <_svfprintf_r+0xa96>
  405434:	2b01      	cmp	r3, #1
  405436:	f000 834f 	beq.w	405ad8 <_svfprintf_r+0x898>
  40543a:	2b02      	cmp	r3, #2
  40543c:	f000 8490 	beq.w	405d60 <_svfprintf_r+0xb20>
  405440:	4639      	mov	r1, r7
  405442:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  405446:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  40544a:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  40544e:	f008 0307 	and.w	r3, r8, #7
  405452:	4681      	mov	r9, r0
  405454:	4690      	mov	r8, r2
  405456:	3330      	adds	r3, #48	; 0x30
  405458:	ea58 0209 	orrs.w	r2, r8, r9
  40545c:	f801 3d01 	strb.w	r3, [r1, #-1]!
  405460:	d1ef      	bne.n	405442 <_svfprintf_r+0x202>
  405462:	9a07      	ldr	r2, [sp, #28]
  405464:	9110      	str	r1, [sp, #64]	; 0x40
  405466:	07d2      	lsls	r2, r2, #31
  405468:	f100 8544 	bmi.w	405ef4 <_svfprintf_r+0xcb4>
  40546c:	1a7b      	subs	r3, r7, r1
  40546e:	930d      	str	r3, [sp, #52]	; 0x34
  405470:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405472:	4592      	cmp	sl, r2
  405474:	4653      	mov	r3, sl
  405476:	bfb8      	it	lt
  405478:	4613      	movlt	r3, r2
  40547a:	9309      	str	r3, [sp, #36]	; 0x24
  40547c:	2300      	movs	r3, #0
  40547e:	9312      	str	r3, [sp, #72]	; 0x48
  405480:	f1bc 0f00 	cmp.w	ip, #0
  405484:	d002      	beq.n	40548c <_svfprintf_r+0x24c>
  405486:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405488:	3301      	adds	r3, #1
  40548a:	9309      	str	r3, [sp, #36]	; 0x24
  40548c:	9b07      	ldr	r3, [sp, #28]
  40548e:	f013 0302 	ands.w	r3, r3, #2
  405492:	930f      	str	r3, [sp, #60]	; 0x3c
  405494:	d002      	beq.n	40549c <_svfprintf_r+0x25c>
  405496:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405498:	3302      	adds	r3, #2
  40549a:	9309      	str	r3, [sp, #36]	; 0x24
  40549c:	9b07      	ldr	r3, [sp, #28]
  40549e:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  4054a2:	f040 830c 	bne.w	405abe <_svfprintf_r+0x87e>
  4054a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4054a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4054aa:	ebc2 0803 	rsb	r8, r2, r3
  4054ae:	f1b8 0f00 	cmp.w	r8, #0
  4054b2:	f340 8304 	ble.w	405abe <_svfprintf_r+0x87e>
  4054b6:	f1b8 0f10 	cmp.w	r8, #16
  4054ba:	9925      	ldr	r1, [sp, #148]	; 0x94
  4054bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4054be:	f8df a544 	ldr.w	sl, [pc, #1348]	; 405a04 <_svfprintf_r+0x7c4>
  4054c2:	dd29      	ble.n	405518 <_svfprintf_r+0x2d8>
  4054c4:	4653      	mov	r3, sl
  4054c6:	f04f 0b10 	mov.w	fp, #16
  4054ca:	46c2      	mov	sl, r8
  4054cc:	46a8      	mov	r8, r5
  4054ce:	461d      	mov	r5, r3
  4054d0:	e006      	b.n	4054e0 <_svfprintf_r+0x2a0>
  4054d2:	f1aa 0a10 	sub.w	sl, sl, #16
  4054d6:	f1ba 0f10 	cmp.w	sl, #16
  4054da:	f104 0408 	add.w	r4, r4, #8
  4054de:	dd17      	ble.n	405510 <_svfprintf_r+0x2d0>
  4054e0:	3201      	adds	r2, #1
  4054e2:	3110      	adds	r1, #16
  4054e4:	2a07      	cmp	r2, #7
  4054e6:	9125      	str	r1, [sp, #148]	; 0x94
  4054e8:	9224      	str	r2, [sp, #144]	; 0x90
  4054ea:	e884 0820 	stmia.w	r4, {r5, fp}
  4054ee:	ddf0      	ble.n	4054d2 <_svfprintf_r+0x292>
  4054f0:	9808      	ldr	r0, [sp, #32]
  4054f2:	4631      	mov	r1, r6
  4054f4:	aa23      	add	r2, sp, #140	; 0x8c
  4054f6:	f003 fa5d 	bl	4089b4 <__ssprint_r>
  4054fa:	2800      	cmp	r0, #0
  4054fc:	f47f af66 	bne.w	4053cc <_svfprintf_r+0x18c>
  405500:	f1aa 0a10 	sub.w	sl, sl, #16
  405504:	f1ba 0f10 	cmp.w	sl, #16
  405508:	9925      	ldr	r1, [sp, #148]	; 0x94
  40550a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40550c:	463c      	mov	r4, r7
  40550e:	dce7      	bgt.n	4054e0 <_svfprintf_r+0x2a0>
  405510:	462b      	mov	r3, r5
  405512:	4645      	mov	r5, r8
  405514:	46d0      	mov	r8, sl
  405516:	469a      	mov	sl, r3
  405518:	3201      	adds	r2, #1
  40551a:	eb08 0b01 	add.w	fp, r8, r1
  40551e:	2a07      	cmp	r2, #7
  405520:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405524:	9224      	str	r2, [sp, #144]	; 0x90
  405526:	f8c4 a000 	str.w	sl, [r4]
  40552a:	f8c4 8004 	str.w	r8, [r4, #4]
  40552e:	f300 847b 	bgt.w	405e28 <_svfprintf_r+0xbe8>
  405532:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405536:	3408      	adds	r4, #8
  405538:	f1bc 0f00 	cmp.w	ip, #0
  40553c:	d00f      	beq.n	40555e <_svfprintf_r+0x31e>
  40553e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405540:	3301      	adds	r3, #1
  405542:	f10b 0b01 	add.w	fp, fp, #1
  405546:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40554a:	2201      	movs	r2, #1
  40554c:	2b07      	cmp	r3, #7
  40554e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405552:	9324      	str	r3, [sp, #144]	; 0x90
  405554:	e884 0006 	stmia.w	r4, {r1, r2}
  405558:	f300 83da 	bgt.w	405d10 <_svfprintf_r+0xad0>
  40555c:	3408      	adds	r4, #8
  40555e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405560:	b173      	cbz	r3, 405580 <_svfprintf_r+0x340>
  405562:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405564:	3301      	adds	r3, #1
  405566:	f10b 0b02 	add.w	fp, fp, #2
  40556a:	a91c      	add	r1, sp, #112	; 0x70
  40556c:	2202      	movs	r2, #2
  40556e:	2b07      	cmp	r3, #7
  405570:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405574:	9324      	str	r3, [sp, #144]	; 0x90
  405576:	e884 0006 	stmia.w	r4, {r1, r2}
  40557a:	f300 83d5 	bgt.w	405d28 <_svfprintf_r+0xae8>
  40557e:	3408      	adds	r4, #8
  405580:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  405584:	f000 8311 	beq.w	405baa <_svfprintf_r+0x96a>
  405588:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40558a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40558c:	ebc2 0a03 	rsb	sl, r2, r3
  405590:	f1ba 0f00 	cmp.w	sl, #0
  405594:	dd3c      	ble.n	405610 <_svfprintf_r+0x3d0>
  405596:	f1ba 0f10 	cmp.w	sl, #16
  40559a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40559c:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 405a08 <_svfprintf_r+0x7c8>
  4055a0:	dd2b      	ble.n	4055fa <_svfprintf_r+0x3ba>
  4055a2:	4649      	mov	r1, r9
  4055a4:	465b      	mov	r3, fp
  4055a6:	46a9      	mov	r9, r5
  4055a8:	f04f 0810 	mov.w	r8, #16
  4055ac:	f8dd b020 	ldr.w	fp, [sp, #32]
  4055b0:	460d      	mov	r5, r1
  4055b2:	e006      	b.n	4055c2 <_svfprintf_r+0x382>
  4055b4:	f1aa 0a10 	sub.w	sl, sl, #16
  4055b8:	f1ba 0f10 	cmp.w	sl, #16
  4055bc:	f104 0408 	add.w	r4, r4, #8
  4055c0:	dd17      	ble.n	4055f2 <_svfprintf_r+0x3b2>
  4055c2:	3201      	adds	r2, #1
  4055c4:	3310      	adds	r3, #16
  4055c6:	2a07      	cmp	r2, #7
  4055c8:	9325      	str	r3, [sp, #148]	; 0x94
  4055ca:	9224      	str	r2, [sp, #144]	; 0x90
  4055cc:	e884 0120 	stmia.w	r4, {r5, r8}
  4055d0:	ddf0      	ble.n	4055b4 <_svfprintf_r+0x374>
  4055d2:	4658      	mov	r0, fp
  4055d4:	4631      	mov	r1, r6
  4055d6:	aa23      	add	r2, sp, #140	; 0x8c
  4055d8:	f003 f9ec 	bl	4089b4 <__ssprint_r>
  4055dc:	2800      	cmp	r0, #0
  4055de:	f47f aef5 	bne.w	4053cc <_svfprintf_r+0x18c>
  4055e2:	f1aa 0a10 	sub.w	sl, sl, #16
  4055e6:	f1ba 0f10 	cmp.w	sl, #16
  4055ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4055ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055ee:	463c      	mov	r4, r7
  4055f0:	dce7      	bgt.n	4055c2 <_svfprintf_r+0x382>
  4055f2:	469b      	mov	fp, r3
  4055f4:	462b      	mov	r3, r5
  4055f6:	464d      	mov	r5, r9
  4055f8:	4699      	mov	r9, r3
  4055fa:	3201      	adds	r2, #1
  4055fc:	44d3      	add	fp, sl
  4055fe:	2a07      	cmp	r2, #7
  405600:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405604:	9224      	str	r2, [sp, #144]	; 0x90
  405606:	e884 0600 	stmia.w	r4, {r9, sl}
  40560a:	f300 8375 	bgt.w	405cf8 <_svfprintf_r+0xab8>
  40560e:	3408      	adds	r4, #8
  405610:	9b07      	ldr	r3, [sp, #28]
  405612:	05d9      	lsls	r1, r3, #23
  405614:	f100 826c 	bmi.w	405af0 <_svfprintf_r+0x8b0>
  405618:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40561a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40561c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40561e:	6022      	str	r2, [r4, #0]
  405620:	3301      	adds	r3, #1
  405622:	448b      	add	fp, r1
  405624:	2b07      	cmp	r3, #7
  405626:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40562a:	6061      	str	r1, [r4, #4]
  40562c:	9324      	str	r3, [sp, #144]	; 0x90
  40562e:	f300 8346 	bgt.w	405cbe <_svfprintf_r+0xa7e>
  405632:	3408      	adds	r4, #8
  405634:	9b07      	ldr	r3, [sp, #28]
  405636:	075a      	lsls	r2, r3, #29
  405638:	d541      	bpl.n	4056be <_svfprintf_r+0x47e>
  40563a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40563c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40563e:	1a9d      	subs	r5, r3, r2
  405640:	2d00      	cmp	r5, #0
  405642:	dd3c      	ble.n	4056be <_svfprintf_r+0x47e>
  405644:	2d10      	cmp	r5, #16
  405646:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405648:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 405a04 <_svfprintf_r+0x7c4>
  40564c:	dd23      	ble.n	405696 <_svfprintf_r+0x456>
  40564e:	f04f 0810 	mov.w	r8, #16
  405652:	465a      	mov	r2, fp
  405654:	f8dd 9020 	ldr.w	r9, [sp, #32]
  405658:	e004      	b.n	405664 <_svfprintf_r+0x424>
  40565a:	3d10      	subs	r5, #16
  40565c:	2d10      	cmp	r5, #16
  40565e:	f104 0408 	add.w	r4, r4, #8
  405662:	dd17      	ble.n	405694 <_svfprintf_r+0x454>
  405664:	3301      	adds	r3, #1
  405666:	3210      	adds	r2, #16
  405668:	2b07      	cmp	r3, #7
  40566a:	9225      	str	r2, [sp, #148]	; 0x94
  40566c:	9324      	str	r3, [sp, #144]	; 0x90
  40566e:	f8c4 a000 	str.w	sl, [r4]
  405672:	f8c4 8004 	str.w	r8, [r4, #4]
  405676:	ddf0      	ble.n	40565a <_svfprintf_r+0x41a>
  405678:	4648      	mov	r0, r9
  40567a:	4631      	mov	r1, r6
  40567c:	aa23      	add	r2, sp, #140	; 0x8c
  40567e:	f003 f999 	bl	4089b4 <__ssprint_r>
  405682:	2800      	cmp	r0, #0
  405684:	f47f aea2 	bne.w	4053cc <_svfprintf_r+0x18c>
  405688:	3d10      	subs	r5, #16
  40568a:	2d10      	cmp	r5, #16
  40568c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40568e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405690:	463c      	mov	r4, r7
  405692:	dce7      	bgt.n	405664 <_svfprintf_r+0x424>
  405694:	4693      	mov	fp, r2
  405696:	3301      	adds	r3, #1
  405698:	44ab      	add	fp, r5
  40569a:	2b07      	cmp	r3, #7
  40569c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4056a0:	9324      	str	r3, [sp, #144]	; 0x90
  4056a2:	f8c4 a000 	str.w	sl, [r4]
  4056a6:	6065      	str	r5, [r4, #4]
  4056a8:	dd09      	ble.n	4056be <_svfprintf_r+0x47e>
  4056aa:	9808      	ldr	r0, [sp, #32]
  4056ac:	4631      	mov	r1, r6
  4056ae:	aa23      	add	r2, sp, #140	; 0x8c
  4056b0:	f003 f980 	bl	4089b4 <__ssprint_r>
  4056b4:	2800      	cmp	r0, #0
  4056b6:	f47f ae89 	bne.w	4053cc <_svfprintf_r+0x18c>
  4056ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4056be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4056c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4056c2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4056c4:	428a      	cmp	r2, r1
  4056c6:	bfac      	ite	ge
  4056c8:	189b      	addge	r3, r3, r2
  4056ca:	185b      	addlt	r3, r3, r1
  4056cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4056ce:	f1bb 0f00 	cmp.w	fp, #0
  4056d2:	f47f ae73 	bne.w	4053bc <_svfprintf_r+0x17c>
  4056d6:	2300      	movs	r3, #0
  4056d8:	9324      	str	r3, [sp, #144]	; 0x90
  4056da:	463c      	mov	r4, r7
  4056dc:	e5d5      	b.n	40528a <_svfprintf_r+0x4a>
  4056de:	4619      	mov	r1, r3
  4056e0:	9807      	ldr	r0, [sp, #28]
  4056e2:	781d      	ldrb	r5, [r3, #0]
  4056e4:	f040 0004 	orr.w	r0, r0, #4
  4056e8:	9007      	str	r0, [sp, #28]
  4056ea:	e5fc      	b.n	4052e6 <_svfprintf_r+0xa6>
  4056ec:	930a      	str	r3, [sp, #40]	; 0x28
  4056ee:	9b07      	ldr	r3, [sp, #28]
  4056f0:	f013 0320 	ands.w	r3, r3, #32
  4056f4:	f000 810e 	beq.w	405914 <_svfprintf_r+0x6d4>
  4056f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4056fa:	f103 0907 	add.w	r9, r3, #7
  4056fe:	f029 0307 	bic.w	r3, r9, #7
  405702:	f103 0208 	add.w	r2, r3, #8
  405706:	e9d3 8900 	ldrd	r8, r9, [r3]
  40570a:	920e      	str	r2, [sp, #56]	; 0x38
  40570c:	2300      	movs	r3, #0
  40570e:	e67c      	b.n	40540a <_svfprintf_r+0x1ca>
  405710:	781d      	ldrb	r5, [r3, #0]
  405712:	4619      	mov	r1, r3
  405714:	222b      	movs	r2, #43	; 0x2b
  405716:	e5e6      	b.n	4052e6 <_svfprintf_r+0xa6>
  405718:	781d      	ldrb	r5, [r3, #0]
  40571a:	2d2a      	cmp	r5, #42	; 0x2a
  40571c:	f103 0101 	add.w	r1, r3, #1
  405720:	f000 87ad 	beq.w	40667e <_svfprintf_r+0x143e>
  405724:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405728:	2809      	cmp	r0, #9
  40572a:	460b      	mov	r3, r1
  40572c:	f04f 0a00 	mov.w	sl, #0
  405730:	f63f adda 	bhi.w	4052e8 <_svfprintf_r+0xa8>
  405734:	f813 5b01 	ldrb.w	r5, [r3], #1
  405738:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  40573c:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  405740:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405744:	2809      	cmp	r0, #9
  405746:	d9f5      	bls.n	405734 <_svfprintf_r+0x4f4>
  405748:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  40574c:	e5cc      	b.n	4052e8 <_svfprintf_r+0xa8>
  40574e:	930a      	str	r3, [sp, #40]	; 0x28
  405750:	9b07      	ldr	r3, [sp, #28]
  405752:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405756:	069b      	lsls	r3, r3, #26
  405758:	f140 80a1 	bpl.w	40589e <_svfprintf_r+0x65e>
  40575c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40575e:	f103 0907 	add.w	r9, r3, #7
  405762:	f029 0907 	bic.w	r9, r9, #7
  405766:	e9d9 2300 	ldrd	r2, r3, [r9]
  40576a:	f109 0108 	add.w	r1, r9, #8
  40576e:	910e      	str	r1, [sp, #56]	; 0x38
  405770:	4690      	mov	r8, r2
  405772:	4699      	mov	r9, r3
  405774:	2a00      	cmp	r2, #0
  405776:	f173 0300 	sbcs.w	r3, r3, #0
  40577a:	f2c0 840b 	blt.w	405f94 <_svfprintf_r+0xd54>
  40577e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405782:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405786:	2301      	movs	r3, #1
  405788:	e645      	b.n	405416 <_svfprintf_r+0x1d6>
  40578a:	930a      	str	r3, [sp, #40]	; 0x28
  40578c:	4b9b      	ldr	r3, [pc, #620]	; (4059fc <_svfprintf_r+0x7bc>)
  40578e:	9316      	str	r3, [sp, #88]	; 0x58
  405790:	9b07      	ldr	r3, [sp, #28]
  405792:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405796:	069b      	lsls	r3, r3, #26
  405798:	f140 80f3 	bpl.w	405982 <_svfprintf_r+0x742>
  40579c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40579e:	f103 0907 	add.w	r9, r3, #7
  4057a2:	f029 0307 	bic.w	r3, r9, #7
  4057a6:	e9d3 8900 	ldrd	r8, r9, [r3]
  4057aa:	f103 0208 	add.w	r2, r3, #8
  4057ae:	920e      	str	r2, [sp, #56]	; 0x38
  4057b0:	9b07      	ldr	r3, [sp, #28]
  4057b2:	07d9      	lsls	r1, r3, #31
  4057b4:	f140 80f5 	bpl.w	4059a2 <_svfprintf_r+0x762>
  4057b8:	ea58 0309 	orrs.w	r3, r8, r9
  4057bc:	f000 80f1 	beq.w	4059a2 <_svfprintf_r+0x762>
  4057c0:	9a07      	ldr	r2, [sp, #28]
  4057c2:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4057c6:	2330      	movs	r3, #48	; 0x30
  4057c8:	f042 0202 	orr.w	r2, r2, #2
  4057cc:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4057d0:	9207      	str	r2, [sp, #28]
  4057d2:	2302      	movs	r3, #2
  4057d4:	e619      	b.n	40540a <_svfprintf_r+0x1ca>
  4057d6:	781d      	ldrb	r5, [r3, #0]
  4057d8:	4619      	mov	r1, r3
  4057da:	2a00      	cmp	r2, #0
  4057dc:	f47f ad83 	bne.w	4052e6 <_svfprintf_r+0xa6>
  4057e0:	2220      	movs	r2, #32
  4057e2:	e580      	b.n	4052e6 <_svfprintf_r+0xa6>
  4057e4:	9907      	ldr	r1, [sp, #28]
  4057e6:	f041 0120 	orr.w	r1, r1, #32
  4057ea:	9107      	str	r1, [sp, #28]
  4057ec:	781d      	ldrb	r5, [r3, #0]
  4057ee:	4619      	mov	r1, r3
  4057f0:	e579      	b.n	4052e6 <_svfprintf_r+0xa6>
  4057f2:	930a      	str	r3, [sp, #40]	; 0x28
  4057f4:	9b07      	ldr	r3, [sp, #28]
  4057f6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4057fa:	069a      	lsls	r2, r3, #26
  4057fc:	f140 84a1 	bpl.w	406142 <_svfprintf_r+0xf02>
  405800:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405802:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405804:	ea4f 79e1 	mov.w	r9, r1, asr #31
  405808:	6813      	ldr	r3, [r2, #0]
  40580a:	4608      	mov	r0, r1
  40580c:	4688      	mov	r8, r1
  40580e:	3204      	adds	r2, #4
  405810:	4649      	mov	r1, r9
  405812:	920e      	str	r2, [sp, #56]	; 0x38
  405814:	e9c3 0100 	strd	r0, r1, [r3]
  405818:	e537      	b.n	40528a <_svfprintf_r+0x4a>
  40581a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40581c:	930a      	str	r3, [sp, #40]	; 0x28
  40581e:	6813      	ldr	r3, [r2, #0]
  405820:	9310      	str	r3, [sp, #64]	; 0x40
  405822:	f04f 0b00 	mov.w	fp, #0
  405826:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  40582a:	f102 0904 	add.w	r9, r2, #4
  40582e:	2b00      	cmp	r3, #0
  405830:	f000 863b 	beq.w	4064aa <_svfprintf_r+0x126a>
  405834:	f1ba 0f00 	cmp.w	sl, #0
  405838:	9810      	ldr	r0, [sp, #64]	; 0x40
  40583a:	f2c0 85e9 	blt.w	406410 <_svfprintf_r+0x11d0>
  40583e:	4659      	mov	r1, fp
  405840:	4652      	mov	r2, sl
  405842:	f002 fb09 	bl	407e58 <memchr>
  405846:	2800      	cmp	r0, #0
  405848:	f000 866c 	beq.w	406524 <_svfprintf_r+0x12e4>
  40584c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40584e:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  405852:	1ac3      	subs	r3, r0, r3
  405854:	930d      	str	r3, [sp, #52]	; 0x34
  405856:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40585a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40585e:	9309      	str	r3, [sp, #36]	; 0x24
  405860:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  405864:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405868:	e60a      	b.n	405480 <_svfprintf_r+0x240>
  40586a:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40586e:	2100      	movs	r1, #0
  405870:	f813 5b01 	ldrb.w	r5, [r3], #1
  405874:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  405878:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40587c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  405880:	2809      	cmp	r0, #9
  405882:	d9f5      	bls.n	405870 <_svfprintf_r+0x630>
  405884:	910c      	str	r1, [sp, #48]	; 0x30
  405886:	e52f      	b.n	4052e8 <_svfprintf_r+0xa8>
  405888:	930a      	str	r3, [sp, #40]	; 0x28
  40588a:	9b07      	ldr	r3, [sp, #28]
  40588c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405890:	f043 0310 	orr.w	r3, r3, #16
  405894:	9307      	str	r3, [sp, #28]
  405896:	9b07      	ldr	r3, [sp, #28]
  405898:	069b      	lsls	r3, r3, #26
  40589a:	f53f af5f 	bmi.w	40575c <_svfprintf_r+0x51c>
  40589e:	9b07      	ldr	r3, [sp, #28]
  4058a0:	06d8      	lsls	r0, r3, #27
  4058a2:	f100 8368 	bmi.w	405f76 <_svfprintf_r+0xd36>
  4058a6:	9b07      	ldr	r3, [sp, #28]
  4058a8:	0659      	lsls	r1, r3, #25
  4058aa:	f140 8364 	bpl.w	405f76 <_svfprintf_r+0xd36>
  4058ae:	990e      	ldr	r1, [sp, #56]	; 0x38
  4058b0:	f9b1 8000 	ldrsh.w	r8, [r1]
  4058b4:	3104      	adds	r1, #4
  4058b6:	ea4f 79e8 	mov.w	r9, r8, asr #31
  4058ba:	4642      	mov	r2, r8
  4058bc:	464b      	mov	r3, r9
  4058be:	910e      	str	r1, [sp, #56]	; 0x38
  4058c0:	e758      	b.n	405774 <_svfprintf_r+0x534>
  4058c2:	781d      	ldrb	r5, [r3, #0]
  4058c4:	9907      	ldr	r1, [sp, #28]
  4058c6:	2d6c      	cmp	r5, #108	; 0x6c
  4058c8:	f000 84cb 	beq.w	406262 <_svfprintf_r+0x1022>
  4058cc:	f041 0110 	orr.w	r1, r1, #16
  4058d0:	9107      	str	r1, [sp, #28]
  4058d2:	4619      	mov	r1, r3
  4058d4:	e507      	b.n	4052e6 <_svfprintf_r+0xa6>
  4058d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4058d8:	6829      	ldr	r1, [r5, #0]
  4058da:	910c      	str	r1, [sp, #48]	; 0x30
  4058dc:	4608      	mov	r0, r1
  4058de:	2800      	cmp	r0, #0
  4058e0:	4629      	mov	r1, r5
  4058e2:	f101 0104 	add.w	r1, r1, #4
  4058e6:	f2c0 84b5 	blt.w	406254 <_svfprintf_r+0x1014>
  4058ea:	910e      	str	r1, [sp, #56]	; 0x38
  4058ec:	781d      	ldrb	r5, [r3, #0]
  4058ee:	4619      	mov	r1, r3
  4058f0:	e4f9      	b.n	4052e6 <_svfprintf_r+0xa6>
  4058f2:	9907      	ldr	r1, [sp, #28]
  4058f4:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  4058f8:	9107      	str	r1, [sp, #28]
  4058fa:	781d      	ldrb	r5, [r3, #0]
  4058fc:	4619      	mov	r1, r3
  4058fe:	e4f2      	b.n	4052e6 <_svfprintf_r+0xa6>
  405900:	930a      	str	r3, [sp, #40]	; 0x28
  405902:	9b07      	ldr	r3, [sp, #28]
  405904:	f043 0310 	orr.w	r3, r3, #16
  405908:	9307      	str	r3, [sp, #28]
  40590a:	9b07      	ldr	r3, [sp, #28]
  40590c:	f013 0320 	ands.w	r3, r3, #32
  405910:	f47f aef2 	bne.w	4056f8 <_svfprintf_r+0x4b8>
  405914:	9a07      	ldr	r2, [sp, #28]
  405916:	f012 0210 	ands.w	r2, r2, #16
  40591a:	f040 8319 	bne.w	405f50 <_svfprintf_r+0xd10>
  40591e:	9b07      	ldr	r3, [sp, #28]
  405920:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  405924:	f000 8314 	beq.w	405f50 <_svfprintf_r+0xd10>
  405928:	990e      	ldr	r1, [sp, #56]	; 0x38
  40592a:	4613      	mov	r3, r2
  40592c:	460a      	mov	r2, r1
  40592e:	3204      	adds	r2, #4
  405930:	f8b1 8000 	ldrh.w	r8, [r1]
  405934:	920e      	str	r2, [sp, #56]	; 0x38
  405936:	f04f 0900 	mov.w	r9, #0
  40593a:	e566      	b.n	40540a <_svfprintf_r+0x1ca>
  40593c:	930a      	str	r3, [sp, #40]	; 0x28
  40593e:	9b07      	ldr	r3, [sp, #28]
  405940:	f043 0310 	orr.w	r3, r3, #16
  405944:	9307      	str	r3, [sp, #28]
  405946:	9b07      	ldr	r3, [sp, #28]
  405948:	0698      	lsls	r0, r3, #26
  40594a:	f53f ad53 	bmi.w	4053f4 <_svfprintf_r+0x1b4>
  40594e:	9b07      	ldr	r3, [sp, #28]
  405950:	06d9      	lsls	r1, r3, #27
  405952:	f100 8306 	bmi.w	405f62 <_svfprintf_r+0xd22>
  405956:	9b07      	ldr	r3, [sp, #28]
  405958:	065a      	lsls	r2, r3, #25
  40595a:	f140 8302 	bpl.w	405f62 <_svfprintf_r+0xd22>
  40595e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405960:	f8b2 8000 	ldrh.w	r8, [r2]
  405964:	3204      	adds	r2, #4
  405966:	f04f 0900 	mov.w	r9, #0
  40596a:	2301      	movs	r3, #1
  40596c:	920e      	str	r2, [sp, #56]	; 0x38
  40596e:	e54c      	b.n	40540a <_svfprintf_r+0x1ca>
  405970:	930a      	str	r3, [sp, #40]	; 0x28
  405972:	4b23      	ldr	r3, [pc, #140]	; (405a00 <_svfprintf_r+0x7c0>)
  405974:	9316      	str	r3, [sp, #88]	; 0x58
  405976:	9b07      	ldr	r3, [sp, #28]
  405978:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40597c:	069b      	lsls	r3, r3, #26
  40597e:	f53f af0d 	bmi.w	40579c <_svfprintf_r+0x55c>
  405982:	9b07      	ldr	r3, [sp, #28]
  405984:	06d8      	lsls	r0, r3, #27
  405986:	f140 83cd 	bpl.w	406124 <_svfprintf_r+0xee4>
  40598a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40598c:	4613      	mov	r3, r2
  40598e:	681b      	ldr	r3, [r3, #0]
  405990:	4698      	mov	r8, r3
  405992:	9b07      	ldr	r3, [sp, #28]
  405994:	3204      	adds	r2, #4
  405996:	07d9      	lsls	r1, r3, #31
  405998:	920e      	str	r2, [sp, #56]	; 0x38
  40599a:	f04f 0900 	mov.w	r9, #0
  40599e:	f53f af0b 	bmi.w	4057b8 <_svfprintf_r+0x578>
  4059a2:	2302      	movs	r3, #2
  4059a4:	e531      	b.n	40540a <_svfprintf_r+0x1ca>
  4059a6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4059a8:	930a      	str	r3, [sp, #40]	; 0x28
  4059aa:	680a      	ldr	r2, [r1, #0]
  4059ac:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4059b0:	2300      	movs	r3, #0
  4059b2:	2201      	movs	r2, #1
  4059b4:	3104      	adds	r1, #4
  4059b6:	469c      	mov	ip, r3
  4059b8:	9209      	str	r2, [sp, #36]	; 0x24
  4059ba:	910e      	str	r1, [sp, #56]	; 0x38
  4059bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4059c0:	ab26      	add	r3, sp, #152	; 0x98
  4059c2:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4059c6:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4059ca:	920d      	str	r2, [sp, #52]	; 0x34
  4059cc:	9310      	str	r3, [sp, #64]	; 0x40
  4059ce:	e55d      	b.n	40548c <_svfprintf_r+0x24c>
  4059d0:	9907      	ldr	r1, [sp, #28]
  4059d2:	f041 0108 	orr.w	r1, r1, #8
  4059d6:	9107      	str	r1, [sp, #28]
  4059d8:	781d      	ldrb	r5, [r3, #0]
  4059da:	4619      	mov	r1, r3
  4059dc:	e483      	b.n	4052e6 <_svfprintf_r+0xa6>
  4059de:	9907      	ldr	r1, [sp, #28]
  4059e0:	f041 0101 	orr.w	r1, r1, #1
  4059e4:	9107      	str	r1, [sp, #28]
  4059e6:	781d      	ldrb	r5, [r3, #0]
  4059e8:	4619      	mov	r1, r3
  4059ea:	e47c      	b.n	4052e6 <_svfprintf_r+0xa6>
  4059ec:	9907      	ldr	r1, [sp, #28]
  4059ee:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4059f2:	9107      	str	r1, [sp, #28]
  4059f4:	781d      	ldrb	r5, [r3, #0]
  4059f6:	4619      	mov	r1, r3
  4059f8:	e475      	b.n	4052e6 <_svfprintf_r+0xa6>
  4059fa:	bf00      	nop
  4059fc:	00408d18 	.word	0x00408d18
  405a00:	00408d04 	.word	0x00408d04
  405a04:	00408ce4 	.word	0x00408ce4
  405a08:	00408cd4 	.word	0x00408cd4
  405a0c:	930a      	str	r3, [sp, #40]	; 0x28
  405a0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a10:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405a14:	f103 0907 	add.w	r9, r3, #7
  405a18:	f029 0307 	bic.w	r3, r9, #7
  405a1c:	f103 0208 	add.w	r2, r3, #8
  405a20:	920e      	str	r2, [sp, #56]	; 0x38
  405a22:	681a      	ldr	r2, [r3, #0]
  405a24:	9214      	str	r2, [sp, #80]	; 0x50
  405a26:	685b      	ldr	r3, [r3, #4]
  405a28:	9315      	str	r3, [sp, #84]	; 0x54
  405a2a:	9915      	ldr	r1, [sp, #84]	; 0x54
  405a2c:	9814      	ldr	r0, [sp, #80]	; 0x50
  405a2e:	f7fe f86f 	bl	403b10 <__fpclassifyd>
  405a32:	2801      	cmp	r0, #1
  405a34:	46d3      	mov	fp, sl
  405a36:	9814      	ldr	r0, [sp, #80]	; 0x50
  405a38:	9915      	ldr	r1, [sp, #84]	; 0x54
  405a3a:	f040 8359 	bne.w	4060f0 <_svfprintf_r+0xeb0>
  405a3e:	2200      	movs	r2, #0
  405a40:	2300      	movs	r3, #0
  405a42:	f7fe fcbb 	bl	4043bc <__aeabi_dcmplt>
  405a46:	2800      	cmp	r0, #0
  405a48:	f040 8564 	bne.w	406514 <_svfprintf_r+0x12d4>
  405a4c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405a50:	9b07      	ldr	r3, [sp, #28]
  405a52:	4abe      	ldr	r2, [pc, #760]	; (405d4c <_svfprintf_r+0xb0c>)
  405a54:	f8df e300 	ldr.w	lr, [pc, #768]	; 405d58 <_svfprintf_r+0xb18>
  405a58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405a5c:	9307      	str	r3, [sp, #28]
  405a5e:	4613      	mov	r3, r2
  405a60:	2103      	movs	r1, #3
  405a62:	2000      	movs	r0, #0
  405a64:	2d47      	cmp	r5, #71	; 0x47
  405a66:	bfd8      	it	le
  405a68:	4673      	movle	r3, lr
  405a6a:	9109      	str	r1, [sp, #36]	; 0x24
  405a6c:	9011      	str	r0, [sp, #68]	; 0x44
  405a6e:	9310      	str	r3, [sp, #64]	; 0x40
  405a70:	910d      	str	r1, [sp, #52]	; 0x34
  405a72:	9012      	str	r0, [sp, #72]	; 0x48
  405a74:	e504      	b.n	405480 <_svfprintf_r+0x240>
  405a76:	980e      	ldr	r0, [sp, #56]	; 0x38
  405a78:	9907      	ldr	r1, [sp, #28]
  405a7a:	930a      	str	r3, [sp, #40]	; 0x28
  405a7c:	2230      	movs	r2, #48	; 0x30
  405a7e:	6803      	ldr	r3, [r0, #0]
  405a80:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  405a84:	4602      	mov	r2, r0
  405a86:	2578      	movs	r5, #120	; 0x78
  405a88:	f041 0102 	orr.w	r1, r1, #2
  405a8c:	3204      	adds	r2, #4
  405a8e:	4698      	mov	r8, r3
  405a90:	4baf      	ldr	r3, [pc, #700]	; (405d50 <_svfprintf_r+0xb10>)
  405a92:	9316      	str	r3, [sp, #88]	; 0x58
  405a94:	9107      	str	r1, [sp, #28]
  405a96:	920e      	str	r2, [sp, #56]	; 0x38
  405a98:	f04f 0900 	mov.w	r9, #0
  405a9c:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  405aa0:	2302      	movs	r3, #2
  405aa2:	e4b2      	b.n	40540a <_svfprintf_r+0x1ca>
  405aa4:	930a      	str	r3, [sp, #40]	; 0x28
  405aa6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  405aaa:	2d00      	cmp	r5, #0
  405aac:	f000 83c6 	beq.w	40623c <_svfprintf_r+0xffc>
  405ab0:	2300      	movs	r3, #0
  405ab2:	2201      	movs	r2, #1
  405ab4:	469c      	mov	ip, r3
  405ab6:	9209      	str	r2, [sp, #36]	; 0x24
  405ab8:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  405abc:	e77e      	b.n	4059bc <_svfprintf_r+0x77c>
  405abe:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ac2:	e539      	b.n	405538 <_svfprintf_r+0x2f8>
  405ac4:	2b01      	cmp	r3, #1
  405ac6:	f47f acb8 	bne.w	40543a <_svfprintf_r+0x1fa>
  405aca:	f1b9 0f00 	cmp.w	r9, #0
  405ace:	bf08      	it	eq
  405ad0:	f1b8 0f0a 	cmpeq.w	r8, #10
  405ad4:	f080 821c 	bcs.w	405f10 <_svfprintf_r+0xcd0>
  405ad8:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  405adc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ae0:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  405ae4:	ebcb 0307 	rsb	r3, fp, r7
  405ae8:	930d      	str	r3, [sp, #52]	; 0x34
  405aea:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405aee:	e4bf      	b.n	405470 <_svfprintf_r+0x230>
  405af0:	2d65      	cmp	r5, #101	; 0x65
  405af2:	f340 80a0 	ble.w	405c36 <_svfprintf_r+0x9f6>
  405af6:	9814      	ldr	r0, [sp, #80]	; 0x50
  405af8:	9915      	ldr	r1, [sp, #84]	; 0x54
  405afa:	2200      	movs	r2, #0
  405afc:	2300      	movs	r3, #0
  405afe:	f7fe fc53 	bl	4043a8 <__aeabi_dcmpeq>
  405b02:	2800      	cmp	r0, #0
  405b04:	f000 8145 	beq.w	405d92 <_svfprintf_r+0xb52>
  405b08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b0a:	4a92      	ldr	r2, [pc, #584]	; (405d54 <_svfprintf_r+0xb14>)
  405b0c:	6022      	str	r2, [r4, #0]
  405b0e:	3301      	adds	r3, #1
  405b10:	f10b 0b01 	add.w	fp, fp, #1
  405b14:	2201      	movs	r2, #1
  405b16:	2b07      	cmp	r3, #7
  405b18:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b1c:	9324      	str	r3, [sp, #144]	; 0x90
  405b1e:	6062      	str	r2, [r4, #4]
  405b20:	f300 8334 	bgt.w	40618c <_svfprintf_r+0xf4c>
  405b24:	3408      	adds	r4, #8
  405b26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405b28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405b2a:	4293      	cmp	r3, r2
  405b2c:	db03      	blt.n	405b36 <_svfprintf_r+0x8f6>
  405b2e:	9b07      	ldr	r3, [sp, #28]
  405b30:	07da      	lsls	r2, r3, #31
  405b32:	f57f ad7f 	bpl.w	405634 <_svfprintf_r+0x3f4>
  405b36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b38:	9918      	ldr	r1, [sp, #96]	; 0x60
  405b3a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  405b3c:	6022      	str	r2, [r4, #0]
  405b3e:	3301      	adds	r3, #1
  405b40:	448b      	add	fp, r1
  405b42:	2b07      	cmp	r3, #7
  405b44:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405b48:	6061      	str	r1, [r4, #4]
  405b4a:	9324      	str	r3, [sp, #144]	; 0x90
  405b4c:	f300 8390 	bgt.w	406270 <_svfprintf_r+0x1030>
  405b50:	3408      	adds	r4, #8
  405b52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405b54:	1e5d      	subs	r5, r3, #1
  405b56:	2d00      	cmp	r5, #0
  405b58:	f77f ad6c 	ble.w	405634 <_svfprintf_r+0x3f4>
  405b5c:	2d10      	cmp	r5, #16
  405b5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b60:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 405d5c <_svfprintf_r+0xb1c>
  405b64:	f340 81ba 	ble.w	405edc <_svfprintf_r+0xc9c>
  405b68:	f04f 0810 	mov.w	r8, #16
  405b6c:	465a      	mov	r2, fp
  405b6e:	f8dd a020 	ldr.w	sl, [sp, #32]
  405b72:	e004      	b.n	405b7e <_svfprintf_r+0x93e>
  405b74:	3408      	adds	r4, #8
  405b76:	3d10      	subs	r5, #16
  405b78:	2d10      	cmp	r5, #16
  405b7a:	f340 81ae 	ble.w	405eda <_svfprintf_r+0xc9a>
  405b7e:	3301      	adds	r3, #1
  405b80:	3210      	adds	r2, #16
  405b82:	2b07      	cmp	r3, #7
  405b84:	9225      	str	r2, [sp, #148]	; 0x94
  405b86:	9324      	str	r3, [sp, #144]	; 0x90
  405b88:	f8c4 9000 	str.w	r9, [r4]
  405b8c:	f8c4 8004 	str.w	r8, [r4, #4]
  405b90:	ddf0      	ble.n	405b74 <_svfprintf_r+0x934>
  405b92:	4650      	mov	r0, sl
  405b94:	4631      	mov	r1, r6
  405b96:	aa23      	add	r2, sp, #140	; 0x8c
  405b98:	f002 ff0c 	bl	4089b4 <__ssprint_r>
  405b9c:	2800      	cmp	r0, #0
  405b9e:	f47f ac15 	bne.w	4053cc <_svfprintf_r+0x18c>
  405ba2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405ba4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ba6:	463c      	mov	r4, r7
  405ba8:	e7e5      	b.n	405b76 <_svfprintf_r+0x936>
  405baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405bac:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405bae:	ebc2 0a03 	rsb	sl, r2, r3
  405bb2:	f1ba 0f00 	cmp.w	sl, #0
  405bb6:	f77f ace7 	ble.w	405588 <_svfprintf_r+0x348>
  405bba:	f1ba 0f10 	cmp.w	sl, #16
  405bbe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405bc0:	f8df 9198 	ldr.w	r9, [pc, #408]	; 405d5c <_svfprintf_r+0xb1c>
  405bc4:	dd2b      	ble.n	405c1e <_svfprintf_r+0x9de>
  405bc6:	4649      	mov	r1, r9
  405bc8:	465b      	mov	r3, fp
  405bca:	46a9      	mov	r9, r5
  405bcc:	f04f 0810 	mov.w	r8, #16
  405bd0:	f8dd b020 	ldr.w	fp, [sp, #32]
  405bd4:	460d      	mov	r5, r1
  405bd6:	e006      	b.n	405be6 <_svfprintf_r+0x9a6>
  405bd8:	f1aa 0a10 	sub.w	sl, sl, #16
  405bdc:	f1ba 0f10 	cmp.w	sl, #16
  405be0:	f104 0408 	add.w	r4, r4, #8
  405be4:	dd17      	ble.n	405c16 <_svfprintf_r+0x9d6>
  405be6:	3201      	adds	r2, #1
  405be8:	3310      	adds	r3, #16
  405bea:	2a07      	cmp	r2, #7
  405bec:	9325      	str	r3, [sp, #148]	; 0x94
  405bee:	9224      	str	r2, [sp, #144]	; 0x90
  405bf0:	e884 0120 	stmia.w	r4, {r5, r8}
  405bf4:	ddf0      	ble.n	405bd8 <_svfprintf_r+0x998>
  405bf6:	4658      	mov	r0, fp
  405bf8:	4631      	mov	r1, r6
  405bfa:	aa23      	add	r2, sp, #140	; 0x8c
  405bfc:	f002 feda 	bl	4089b4 <__ssprint_r>
  405c00:	2800      	cmp	r0, #0
  405c02:	f47f abe3 	bne.w	4053cc <_svfprintf_r+0x18c>
  405c06:	f1aa 0a10 	sub.w	sl, sl, #16
  405c0a:	f1ba 0f10 	cmp.w	sl, #16
  405c0e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c10:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405c12:	463c      	mov	r4, r7
  405c14:	dce7      	bgt.n	405be6 <_svfprintf_r+0x9a6>
  405c16:	469b      	mov	fp, r3
  405c18:	462b      	mov	r3, r5
  405c1a:	464d      	mov	r5, r9
  405c1c:	4699      	mov	r9, r3
  405c1e:	3201      	adds	r2, #1
  405c20:	44d3      	add	fp, sl
  405c22:	2a07      	cmp	r2, #7
  405c24:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c28:	9224      	str	r2, [sp, #144]	; 0x90
  405c2a:	e884 0600 	stmia.w	r4, {r9, sl}
  405c2e:	f300 8252 	bgt.w	4060d6 <_svfprintf_r+0xe96>
  405c32:	3408      	adds	r4, #8
  405c34:	e4a8      	b.n	405588 <_svfprintf_r+0x348>
  405c36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c38:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405c3a:	2b01      	cmp	r3, #1
  405c3c:	f340 8220 	ble.w	406080 <_svfprintf_r+0xe40>
  405c40:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405c42:	6023      	str	r3, [r4, #0]
  405c44:	3501      	adds	r5, #1
  405c46:	f10b 0301 	add.w	r3, fp, #1
  405c4a:	2201      	movs	r2, #1
  405c4c:	2d07      	cmp	r5, #7
  405c4e:	9325      	str	r3, [sp, #148]	; 0x94
  405c50:	9524      	str	r5, [sp, #144]	; 0x90
  405c52:	6062      	str	r2, [r4, #4]
  405c54:	f300 8226 	bgt.w	4060a4 <_svfprintf_r+0xe64>
  405c58:	3408      	adds	r4, #8
  405c5a:	9918      	ldr	r1, [sp, #96]	; 0x60
  405c5c:	6061      	str	r1, [r4, #4]
  405c5e:	3501      	adds	r5, #1
  405c60:	eb03 0b01 	add.w	fp, r3, r1
  405c64:	2d07      	cmp	r5, #7
  405c66:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405c68:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c6c:	9524      	str	r5, [sp, #144]	; 0x90
  405c6e:	6023      	str	r3, [r4, #0]
  405c70:	f300 8224 	bgt.w	4060bc <_svfprintf_r+0xe7c>
  405c74:	3408      	adds	r4, #8
  405c76:	2300      	movs	r3, #0
  405c78:	9814      	ldr	r0, [sp, #80]	; 0x50
  405c7a:	9915      	ldr	r1, [sp, #84]	; 0x54
  405c7c:	2200      	movs	r2, #0
  405c7e:	f7fe fb93 	bl	4043a8 <__aeabi_dcmpeq>
  405c82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405c84:	2800      	cmp	r0, #0
  405c86:	f040 80de 	bne.w	405e46 <_svfprintf_r+0xc06>
  405c8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405c8c:	3b01      	subs	r3, #1
  405c8e:	3501      	adds	r5, #1
  405c90:	3201      	adds	r2, #1
  405c92:	449b      	add	fp, r3
  405c94:	2d07      	cmp	r5, #7
  405c96:	9524      	str	r5, [sp, #144]	; 0x90
  405c98:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405c9c:	6022      	str	r2, [r4, #0]
  405c9e:	6063      	str	r3, [r4, #4]
  405ca0:	f300 810e 	bgt.w	405ec0 <_svfprintf_r+0xc80>
  405ca4:	3408      	adds	r4, #8
  405ca6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405ca8:	6062      	str	r2, [r4, #4]
  405caa:	3501      	adds	r5, #1
  405cac:	4493      	add	fp, r2
  405cae:	ab1f      	add	r3, sp, #124	; 0x7c
  405cb0:	2d07      	cmp	r5, #7
  405cb2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405cb6:	9524      	str	r5, [sp, #144]	; 0x90
  405cb8:	6023      	str	r3, [r4, #0]
  405cba:	f77f acba 	ble.w	405632 <_svfprintf_r+0x3f2>
  405cbe:	9808      	ldr	r0, [sp, #32]
  405cc0:	4631      	mov	r1, r6
  405cc2:	aa23      	add	r2, sp, #140	; 0x8c
  405cc4:	f002 fe76 	bl	4089b4 <__ssprint_r>
  405cc8:	2800      	cmp	r0, #0
  405cca:	f47f ab7f 	bne.w	4053cc <_svfprintf_r+0x18c>
  405cce:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405cd2:	463c      	mov	r4, r7
  405cd4:	e4ae      	b.n	405634 <_svfprintf_r+0x3f4>
  405cd6:	2b00      	cmp	r3, #0
  405cd8:	d132      	bne.n	405d40 <_svfprintf_r+0xb00>
  405cda:	9b07      	ldr	r3, [sp, #28]
  405cdc:	07d8      	lsls	r0, r3, #31
  405cde:	d52f      	bpl.n	405d40 <_svfprintf_r+0xb00>
  405ce0:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  405ce4:	2330      	movs	r3, #48	; 0x30
  405ce6:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405cea:	ebcb 0307 	rsb	r3, fp, r7
  405cee:	930d      	str	r3, [sp, #52]	; 0x34
  405cf0:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405cf4:	f7ff bbbc 	b.w	405470 <_svfprintf_r+0x230>
  405cf8:	9808      	ldr	r0, [sp, #32]
  405cfa:	4631      	mov	r1, r6
  405cfc:	aa23      	add	r2, sp, #140	; 0x8c
  405cfe:	f002 fe59 	bl	4089b4 <__ssprint_r>
  405d02:	2800      	cmp	r0, #0
  405d04:	f47f ab62 	bne.w	4053cc <_svfprintf_r+0x18c>
  405d08:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405d0c:	463c      	mov	r4, r7
  405d0e:	e47f      	b.n	405610 <_svfprintf_r+0x3d0>
  405d10:	9808      	ldr	r0, [sp, #32]
  405d12:	4631      	mov	r1, r6
  405d14:	aa23      	add	r2, sp, #140	; 0x8c
  405d16:	f002 fe4d 	bl	4089b4 <__ssprint_r>
  405d1a:	2800      	cmp	r0, #0
  405d1c:	f47f ab56 	bne.w	4053cc <_svfprintf_r+0x18c>
  405d20:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405d24:	463c      	mov	r4, r7
  405d26:	e41a      	b.n	40555e <_svfprintf_r+0x31e>
  405d28:	9808      	ldr	r0, [sp, #32]
  405d2a:	4631      	mov	r1, r6
  405d2c:	aa23      	add	r2, sp, #140	; 0x8c
  405d2e:	f002 fe41 	bl	4089b4 <__ssprint_r>
  405d32:	2800      	cmp	r0, #0
  405d34:	f47f ab4a 	bne.w	4053cc <_svfprintf_r+0x18c>
  405d38:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405d3c:	463c      	mov	r4, r7
  405d3e:	e41f      	b.n	405580 <_svfprintf_r+0x340>
  405d40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  405d44:	9710      	str	r7, [sp, #64]	; 0x40
  405d46:	f7ff bb93 	b.w	405470 <_svfprintf_r+0x230>
  405d4a:	bf00      	nop
  405d4c:	00408cf8 	.word	0x00408cf8
  405d50:	00408d18 	.word	0x00408d18
  405d54:	00408d34 	.word	0x00408d34
  405d58:	00408cf4 	.word	0x00408cf4
  405d5c:	00408cd4 	.word	0x00408cd4
  405d60:	9816      	ldr	r0, [sp, #88]	; 0x58
  405d62:	46bb      	mov	fp, r7
  405d64:	ea4f 1318 	mov.w	r3, r8, lsr #4
  405d68:	f008 010f 	and.w	r1, r8, #15
  405d6c:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  405d70:	ea4f 1219 	mov.w	r2, r9, lsr #4
  405d74:	4698      	mov	r8, r3
  405d76:	4691      	mov	r9, r2
  405d78:	5c43      	ldrb	r3, [r0, r1]
  405d7a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405d7e:	ea58 0309 	orrs.w	r3, r8, r9
  405d82:	d1ef      	bne.n	405d64 <_svfprintf_r+0xb24>
  405d84:	465b      	mov	r3, fp
  405d86:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405d8a:	1afb      	subs	r3, r7, r3
  405d8c:	930d      	str	r3, [sp, #52]	; 0x34
  405d8e:	f7ff bb6f 	b.w	405470 <_svfprintf_r+0x230>
  405d92:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405d94:	2d00      	cmp	r5, #0
  405d96:	f340 8205 	ble.w	4061a4 <_svfprintf_r+0xf64>
  405d9a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405d9c:	9912      	ldr	r1, [sp, #72]	; 0x48
  405d9e:	428a      	cmp	r2, r1
  405da0:	4613      	mov	r3, r2
  405da2:	bfa8      	it	ge
  405da4:	460b      	movge	r3, r1
  405da6:	461d      	mov	r5, r3
  405da8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405daa:	2d00      	cmp	r5, #0
  405dac:	eb01 0a02 	add.w	sl, r1, r2
  405db0:	dd0b      	ble.n	405dca <_svfprintf_r+0xb8a>
  405db2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405db4:	6021      	str	r1, [r4, #0]
  405db6:	3301      	adds	r3, #1
  405db8:	44ab      	add	fp, r5
  405dba:	2b07      	cmp	r3, #7
  405dbc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405dc0:	6065      	str	r5, [r4, #4]
  405dc2:	9324      	str	r3, [sp, #144]	; 0x90
  405dc4:	f300 834d 	bgt.w	406462 <_svfprintf_r+0x1222>
  405dc8:	3408      	adds	r4, #8
  405dca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405dcc:	2d00      	cmp	r5, #0
  405dce:	bfa8      	it	ge
  405dd0:	1b5b      	subge	r3, r3, r5
  405dd2:	2b00      	cmp	r3, #0
  405dd4:	461d      	mov	r5, r3
  405dd6:	f340 80f5 	ble.w	405fc4 <_svfprintf_r+0xd84>
  405dda:	2d10      	cmp	r5, #16
  405ddc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405dde:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 4063d4 <_svfprintf_r+0x1194>
  405de2:	f340 81c6 	ble.w	406172 <_svfprintf_r+0xf32>
  405de6:	465a      	mov	r2, fp
  405de8:	f04f 0810 	mov.w	r8, #16
  405dec:	f8dd b020 	ldr.w	fp, [sp, #32]
  405df0:	e004      	b.n	405dfc <_svfprintf_r+0xbbc>
  405df2:	3408      	adds	r4, #8
  405df4:	3d10      	subs	r5, #16
  405df6:	2d10      	cmp	r5, #16
  405df8:	f340 81ba 	ble.w	406170 <_svfprintf_r+0xf30>
  405dfc:	3301      	adds	r3, #1
  405dfe:	3210      	adds	r2, #16
  405e00:	2b07      	cmp	r3, #7
  405e02:	9225      	str	r2, [sp, #148]	; 0x94
  405e04:	9324      	str	r3, [sp, #144]	; 0x90
  405e06:	f8c4 9000 	str.w	r9, [r4]
  405e0a:	f8c4 8004 	str.w	r8, [r4, #4]
  405e0e:	ddf0      	ble.n	405df2 <_svfprintf_r+0xbb2>
  405e10:	4658      	mov	r0, fp
  405e12:	4631      	mov	r1, r6
  405e14:	aa23      	add	r2, sp, #140	; 0x8c
  405e16:	f002 fdcd 	bl	4089b4 <__ssprint_r>
  405e1a:	2800      	cmp	r0, #0
  405e1c:	f47f aad6 	bne.w	4053cc <_svfprintf_r+0x18c>
  405e20:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e24:	463c      	mov	r4, r7
  405e26:	e7e5      	b.n	405df4 <_svfprintf_r+0xbb4>
  405e28:	9808      	ldr	r0, [sp, #32]
  405e2a:	4631      	mov	r1, r6
  405e2c:	aa23      	add	r2, sp, #140	; 0x8c
  405e2e:	f002 fdc1 	bl	4089b4 <__ssprint_r>
  405e32:	2800      	cmp	r0, #0
  405e34:	f47f aaca 	bne.w	4053cc <_svfprintf_r+0x18c>
  405e38:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  405e3c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405e40:	463c      	mov	r4, r7
  405e42:	f7ff bb79 	b.w	405538 <_svfprintf_r+0x2f8>
  405e46:	f103 38ff 	add.w	r8, r3, #4294967295
  405e4a:	f1b8 0f00 	cmp.w	r8, #0
  405e4e:	f77f af2a 	ble.w	405ca6 <_svfprintf_r+0xa66>
  405e52:	f1b8 0f10 	cmp.w	r8, #16
  405e56:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 4063d4 <_svfprintf_r+0x1194>
  405e5a:	dd25      	ble.n	405ea8 <_svfprintf_r+0xc68>
  405e5c:	465b      	mov	r3, fp
  405e5e:	f04f 0a10 	mov.w	sl, #16
  405e62:	f8dd b020 	ldr.w	fp, [sp, #32]
  405e66:	e006      	b.n	405e76 <_svfprintf_r+0xc36>
  405e68:	f1a8 0810 	sub.w	r8, r8, #16
  405e6c:	f1b8 0f10 	cmp.w	r8, #16
  405e70:	f104 0408 	add.w	r4, r4, #8
  405e74:	dd17      	ble.n	405ea6 <_svfprintf_r+0xc66>
  405e76:	3501      	adds	r5, #1
  405e78:	3310      	adds	r3, #16
  405e7a:	2d07      	cmp	r5, #7
  405e7c:	9325      	str	r3, [sp, #148]	; 0x94
  405e7e:	9524      	str	r5, [sp, #144]	; 0x90
  405e80:	e884 0600 	stmia.w	r4, {r9, sl}
  405e84:	ddf0      	ble.n	405e68 <_svfprintf_r+0xc28>
  405e86:	4658      	mov	r0, fp
  405e88:	4631      	mov	r1, r6
  405e8a:	aa23      	add	r2, sp, #140	; 0x8c
  405e8c:	f002 fd92 	bl	4089b4 <__ssprint_r>
  405e90:	2800      	cmp	r0, #0
  405e92:	f47f aa9b 	bne.w	4053cc <_svfprintf_r+0x18c>
  405e96:	f1a8 0810 	sub.w	r8, r8, #16
  405e9a:	f1b8 0f10 	cmp.w	r8, #16
  405e9e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405ea0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405ea2:	463c      	mov	r4, r7
  405ea4:	dce7      	bgt.n	405e76 <_svfprintf_r+0xc36>
  405ea6:	469b      	mov	fp, r3
  405ea8:	3501      	adds	r5, #1
  405eaa:	44c3      	add	fp, r8
  405eac:	2d07      	cmp	r5, #7
  405eae:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405eb2:	9524      	str	r5, [sp, #144]	; 0x90
  405eb4:	f8c4 9000 	str.w	r9, [r4]
  405eb8:	f8c4 8004 	str.w	r8, [r4, #4]
  405ebc:	f77f aef2 	ble.w	405ca4 <_svfprintf_r+0xa64>
  405ec0:	9808      	ldr	r0, [sp, #32]
  405ec2:	4631      	mov	r1, r6
  405ec4:	aa23      	add	r2, sp, #140	; 0x8c
  405ec6:	f002 fd75 	bl	4089b4 <__ssprint_r>
  405eca:	2800      	cmp	r0, #0
  405ecc:	f47f aa7e 	bne.w	4053cc <_svfprintf_r+0x18c>
  405ed0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405ed4:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405ed6:	463c      	mov	r4, r7
  405ed8:	e6e5      	b.n	405ca6 <_svfprintf_r+0xa66>
  405eda:	4693      	mov	fp, r2
  405edc:	3301      	adds	r3, #1
  405ede:	44ab      	add	fp, r5
  405ee0:	2b07      	cmp	r3, #7
  405ee2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405ee6:	9324      	str	r3, [sp, #144]	; 0x90
  405ee8:	f8c4 9000 	str.w	r9, [r4]
  405eec:	6065      	str	r5, [r4, #4]
  405eee:	f77f aba0 	ble.w	405632 <_svfprintf_r+0x3f2>
  405ef2:	e6e4      	b.n	405cbe <_svfprintf_r+0xa7e>
  405ef4:	2b30      	cmp	r3, #48	; 0x30
  405ef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405ef8:	f43f af47 	beq.w	405d8a <_svfprintf_r+0xb4a>
  405efc:	3b01      	subs	r3, #1
  405efe:	461a      	mov	r2, r3
  405f00:	9310      	str	r3, [sp, #64]	; 0x40
  405f02:	1aba      	subs	r2, r7, r2
  405f04:	2330      	movs	r3, #48	; 0x30
  405f06:	920d      	str	r2, [sp, #52]	; 0x34
  405f08:	f801 3c01 	strb.w	r3, [r1, #-1]
  405f0c:	f7ff bab0 	b.w	405470 <_svfprintf_r+0x230>
  405f10:	46bb      	mov	fp, r7
  405f12:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  405f16:	4640      	mov	r0, r8
  405f18:	4649      	mov	r1, r9
  405f1a:	220a      	movs	r2, #10
  405f1c:	2300      	movs	r3, #0
  405f1e:	f002 fe4d 	bl	408bbc <__aeabi_uldivmod>
  405f22:	3230      	adds	r2, #48	; 0x30
  405f24:	4640      	mov	r0, r8
  405f26:	4649      	mov	r1, r9
  405f28:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405f2c:	2300      	movs	r3, #0
  405f2e:	220a      	movs	r2, #10
  405f30:	f002 fe44 	bl	408bbc <__aeabi_uldivmod>
  405f34:	4680      	mov	r8, r0
  405f36:	4689      	mov	r9, r1
  405f38:	ea58 0309 	orrs.w	r3, r8, r9
  405f3c:	d1eb      	bne.n	405f16 <_svfprintf_r+0xcd6>
  405f3e:	465b      	mov	r3, fp
  405f40:	1afb      	subs	r3, r7, r3
  405f42:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405f46:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  405f4a:	930d      	str	r3, [sp, #52]	; 0x34
  405f4c:	f7ff ba90 	b.w	405470 <_svfprintf_r+0x230>
  405f50:	990e      	ldr	r1, [sp, #56]	; 0x38
  405f52:	680a      	ldr	r2, [r1, #0]
  405f54:	3104      	adds	r1, #4
  405f56:	910e      	str	r1, [sp, #56]	; 0x38
  405f58:	4690      	mov	r8, r2
  405f5a:	f04f 0900 	mov.w	r9, #0
  405f5e:	f7ff ba54 	b.w	40540a <_svfprintf_r+0x1ca>
  405f62:	990e      	ldr	r1, [sp, #56]	; 0x38
  405f64:	680a      	ldr	r2, [r1, #0]
  405f66:	3104      	adds	r1, #4
  405f68:	2301      	movs	r3, #1
  405f6a:	910e      	str	r1, [sp, #56]	; 0x38
  405f6c:	4690      	mov	r8, r2
  405f6e:	f04f 0900 	mov.w	r9, #0
  405f72:	f7ff ba4a 	b.w	40540a <_svfprintf_r+0x1ca>
  405f76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405f78:	6813      	ldr	r3, [r2, #0]
  405f7a:	4698      	mov	r8, r3
  405f7c:	ea4f 79e3 	mov.w	r9, r3, asr #31
  405f80:	4613      	mov	r3, r2
  405f82:	3304      	adds	r3, #4
  405f84:	4642      	mov	r2, r8
  405f86:	930e      	str	r3, [sp, #56]	; 0x38
  405f88:	2a00      	cmp	r2, #0
  405f8a:	464b      	mov	r3, r9
  405f8c:	f173 0300 	sbcs.w	r3, r3, #0
  405f90:	f6bf abf5 	bge.w	40577e <_svfprintf_r+0x53e>
  405f94:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  405f98:	f1d8 0800 	rsbs	r8, r8, #0
  405f9c:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  405fa0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  405fa4:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  405fa8:	2301      	movs	r3, #1
  405faa:	f7ff ba34 	b.w	405416 <_svfprintf_r+0x1d6>
  405fae:	9808      	ldr	r0, [sp, #32]
  405fb0:	4631      	mov	r1, r6
  405fb2:	aa23      	add	r2, sp, #140	; 0x8c
  405fb4:	f002 fcfe 	bl	4089b4 <__ssprint_r>
  405fb8:	2800      	cmp	r0, #0
  405fba:	f47f aa07 	bne.w	4053cc <_svfprintf_r+0x18c>
  405fbe:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  405fc2:	463c      	mov	r4, r7
  405fc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405fc6:	9912      	ldr	r1, [sp, #72]	; 0x48
  405fc8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405fca:	440a      	add	r2, r1
  405fcc:	4690      	mov	r8, r2
  405fce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405fd0:	4293      	cmp	r3, r2
  405fd2:	db46      	blt.n	406062 <_svfprintf_r+0xe22>
  405fd4:	9a07      	ldr	r2, [sp, #28]
  405fd6:	07d0      	lsls	r0, r2, #31
  405fd8:	d443      	bmi.n	406062 <_svfprintf_r+0xe22>
  405fda:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405fdc:	ebc8 050a 	rsb	r5, r8, sl
  405fe0:	1ad3      	subs	r3, r2, r3
  405fe2:	429d      	cmp	r5, r3
  405fe4:	bfa8      	it	ge
  405fe6:	461d      	movge	r5, r3
  405fe8:	2d00      	cmp	r5, #0
  405fea:	dd0c      	ble.n	406006 <_svfprintf_r+0xdc6>
  405fec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405fee:	f8c4 8000 	str.w	r8, [r4]
  405ff2:	3201      	adds	r2, #1
  405ff4:	44ab      	add	fp, r5
  405ff6:	2a07      	cmp	r2, #7
  405ff8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  405ffc:	6065      	str	r5, [r4, #4]
  405ffe:	9224      	str	r2, [sp, #144]	; 0x90
  406000:	f300 8267 	bgt.w	4064d2 <_svfprintf_r+0x1292>
  406004:	3408      	adds	r4, #8
  406006:	2d00      	cmp	r5, #0
  406008:	bfac      	ite	ge
  40600a:	1b5d      	subge	r5, r3, r5
  40600c:	461d      	movlt	r5, r3
  40600e:	2d00      	cmp	r5, #0
  406010:	f77f ab10 	ble.w	405634 <_svfprintf_r+0x3f4>
  406014:	2d10      	cmp	r5, #16
  406016:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406018:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 4063d4 <_svfprintf_r+0x1194>
  40601c:	f77f af5e 	ble.w	405edc <_svfprintf_r+0xc9c>
  406020:	f04f 0810 	mov.w	r8, #16
  406024:	465a      	mov	r2, fp
  406026:	f8dd a020 	ldr.w	sl, [sp, #32]
  40602a:	e004      	b.n	406036 <_svfprintf_r+0xdf6>
  40602c:	3408      	adds	r4, #8
  40602e:	3d10      	subs	r5, #16
  406030:	2d10      	cmp	r5, #16
  406032:	f77f af52 	ble.w	405eda <_svfprintf_r+0xc9a>
  406036:	3301      	adds	r3, #1
  406038:	3210      	adds	r2, #16
  40603a:	2b07      	cmp	r3, #7
  40603c:	9225      	str	r2, [sp, #148]	; 0x94
  40603e:	9324      	str	r3, [sp, #144]	; 0x90
  406040:	f8c4 9000 	str.w	r9, [r4]
  406044:	f8c4 8004 	str.w	r8, [r4, #4]
  406048:	ddf0      	ble.n	40602c <_svfprintf_r+0xdec>
  40604a:	4650      	mov	r0, sl
  40604c:	4631      	mov	r1, r6
  40604e:	aa23      	add	r2, sp, #140	; 0x8c
  406050:	f002 fcb0 	bl	4089b4 <__ssprint_r>
  406054:	2800      	cmp	r0, #0
  406056:	f47f a9b9 	bne.w	4053cc <_svfprintf_r+0x18c>
  40605a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40605c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40605e:	463c      	mov	r4, r7
  406060:	e7e5      	b.n	40602e <_svfprintf_r+0xdee>
  406062:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406064:	9818      	ldr	r0, [sp, #96]	; 0x60
  406066:	9917      	ldr	r1, [sp, #92]	; 0x5c
  406068:	6021      	str	r1, [r4, #0]
  40606a:	3201      	adds	r2, #1
  40606c:	4483      	add	fp, r0
  40606e:	2a07      	cmp	r2, #7
  406070:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406074:	6060      	str	r0, [r4, #4]
  406076:	9224      	str	r2, [sp, #144]	; 0x90
  406078:	f300 820a 	bgt.w	406490 <_svfprintf_r+0x1250>
  40607c:	3408      	adds	r4, #8
  40607e:	e7ac      	b.n	405fda <_svfprintf_r+0xd9a>
  406080:	9b07      	ldr	r3, [sp, #28]
  406082:	07d9      	lsls	r1, r3, #31
  406084:	f53f addc 	bmi.w	405c40 <_svfprintf_r+0xa00>
  406088:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40608a:	6023      	str	r3, [r4, #0]
  40608c:	3501      	adds	r5, #1
  40608e:	f10b 0b01 	add.w	fp, fp, #1
  406092:	2301      	movs	r3, #1
  406094:	2d07      	cmp	r5, #7
  406096:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40609a:	9524      	str	r5, [sp, #144]	; 0x90
  40609c:	6063      	str	r3, [r4, #4]
  40609e:	f77f ae01 	ble.w	405ca4 <_svfprintf_r+0xa64>
  4060a2:	e70d      	b.n	405ec0 <_svfprintf_r+0xc80>
  4060a4:	9808      	ldr	r0, [sp, #32]
  4060a6:	4631      	mov	r1, r6
  4060a8:	aa23      	add	r2, sp, #140	; 0x8c
  4060aa:	f002 fc83 	bl	4089b4 <__ssprint_r>
  4060ae:	2800      	cmp	r0, #0
  4060b0:	f47f a98c 	bne.w	4053cc <_svfprintf_r+0x18c>
  4060b4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060b6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4060b8:	463c      	mov	r4, r7
  4060ba:	e5ce      	b.n	405c5a <_svfprintf_r+0xa1a>
  4060bc:	9808      	ldr	r0, [sp, #32]
  4060be:	4631      	mov	r1, r6
  4060c0:	aa23      	add	r2, sp, #140	; 0x8c
  4060c2:	f002 fc77 	bl	4089b4 <__ssprint_r>
  4060c6:	2800      	cmp	r0, #0
  4060c8:	f47f a980 	bne.w	4053cc <_svfprintf_r+0x18c>
  4060cc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4060d0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4060d2:	463c      	mov	r4, r7
  4060d4:	e5cf      	b.n	405c76 <_svfprintf_r+0xa36>
  4060d6:	9808      	ldr	r0, [sp, #32]
  4060d8:	4631      	mov	r1, r6
  4060da:	aa23      	add	r2, sp, #140	; 0x8c
  4060dc:	f002 fc6a 	bl	4089b4 <__ssprint_r>
  4060e0:	2800      	cmp	r0, #0
  4060e2:	f47f a973 	bne.w	4053cc <_svfprintf_r+0x18c>
  4060e6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4060ea:	463c      	mov	r4, r7
  4060ec:	f7ff ba4c 	b.w	405588 <_svfprintf_r+0x348>
  4060f0:	f7fd fd0e 	bl	403b10 <__fpclassifyd>
  4060f4:	2800      	cmp	r0, #0
  4060f6:	f040 80c7 	bne.w	406288 <_svfprintf_r+0x1048>
  4060fa:	4686      	mov	lr, r0
  4060fc:	4ab2      	ldr	r2, [pc, #712]	; (4063c8 <_svfprintf_r+0x1188>)
  4060fe:	4bb3      	ldr	r3, [pc, #716]	; (4063cc <_svfprintf_r+0x118c>)
  406100:	9011      	str	r0, [sp, #68]	; 0x44
  406102:	9807      	ldr	r0, [sp, #28]
  406104:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  406108:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  40610c:	2103      	movs	r1, #3
  40610e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  406112:	2d47      	cmp	r5, #71	; 0x47
  406114:	bfd8      	it	le
  406116:	461a      	movle	r2, r3
  406118:	9109      	str	r1, [sp, #36]	; 0x24
  40611a:	9007      	str	r0, [sp, #28]
  40611c:	9210      	str	r2, [sp, #64]	; 0x40
  40611e:	910d      	str	r1, [sp, #52]	; 0x34
  406120:	f7ff b9ae 	b.w	405480 <_svfprintf_r+0x240>
  406124:	9b07      	ldr	r3, [sp, #28]
  406126:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406128:	f013 0f40 	tst.w	r3, #64	; 0x40
  40612c:	4613      	mov	r3, r2
  40612e:	f43f ac2e 	beq.w	40598e <_svfprintf_r+0x74e>
  406132:	3304      	adds	r3, #4
  406134:	f8b2 8000 	ldrh.w	r8, [r2]
  406138:	930e      	str	r3, [sp, #56]	; 0x38
  40613a:	f04f 0900 	mov.w	r9, #0
  40613e:	f7ff bb37 	b.w	4057b0 <_svfprintf_r+0x570>
  406142:	9b07      	ldr	r3, [sp, #28]
  406144:	06db      	lsls	r3, r3, #27
  406146:	d40b      	bmi.n	406160 <_svfprintf_r+0xf20>
  406148:	9b07      	ldr	r3, [sp, #28]
  40614a:	065d      	lsls	r5, r3, #25
  40614c:	d508      	bpl.n	406160 <_svfprintf_r+0xf20>
  40614e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406150:	6813      	ldr	r3, [r2, #0]
  406152:	3204      	adds	r2, #4
  406154:	920e      	str	r2, [sp, #56]	; 0x38
  406156:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40615a:	801a      	strh	r2, [r3, #0]
  40615c:	f7ff b895 	b.w	40528a <_svfprintf_r+0x4a>
  406160:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406162:	6813      	ldr	r3, [r2, #0]
  406164:	3204      	adds	r2, #4
  406166:	920e      	str	r2, [sp, #56]	; 0x38
  406168:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40616a:	601a      	str	r2, [r3, #0]
  40616c:	f7ff b88d 	b.w	40528a <_svfprintf_r+0x4a>
  406170:	4693      	mov	fp, r2
  406172:	3301      	adds	r3, #1
  406174:	44ab      	add	fp, r5
  406176:	2b07      	cmp	r3, #7
  406178:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40617c:	9324      	str	r3, [sp, #144]	; 0x90
  40617e:	f8c4 9000 	str.w	r9, [r4]
  406182:	6065      	str	r5, [r4, #4]
  406184:	f73f af13 	bgt.w	405fae <_svfprintf_r+0xd6e>
  406188:	3408      	adds	r4, #8
  40618a:	e71b      	b.n	405fc4 <_svfprintf_r+0xd84>
  40618c:	9808      	ldr	r0, [sp, #32]
  40618e:	4631      	mov	r1, r6
  406190:	aa23      	add	r2, sp, #140	; 0x8c
  406192:	f002 fc0f 	bl	4089b4 <__ssprint_r>
  406196:	2800      	cmp	r0, #0
  406198:	f47f a918 	bne.w	4053cc <_svfprintf_r+0x18c>
  40619c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4061a0:	463c      	mov	r4, r7
  4061a2:	e4c0      	b.n	405b26 <_svfprintf_r+0x8e6>
  4061a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061a6:	4a8a      	ldr	r2, [pc, #552]	; (4063d0 <_svfprintf_r+0x1190>)
  4061a8:	6022      	str	r2, [r4, #0]
  4061aa:	3301      	adds	r3, #1
  4061ac:	f10b 0b01 	add.w	fp, fp, #1
  4061b0:	2201      	movs	r2, #1
  4061b2:	2b07      	cmp	r3, #7
  4061b4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4061b8:	9324      	str	r3, [sp, #144]	; 0x90
  4061ba:	6062      	str	r2, [r4, #4]
  4061bc:	f300 80f4 	bgt.w	4063a8 <_svfprintf_r+0x1168>
  4061c0:	3408      	adds	r4, #8
  4061c2:	b92d      	cbnz	r5, 4061d0 <_svfprintf_r+0xf90>
  4061c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4061c6:	b91b      	cbnz	r3, 4061d0 <_svfprintf_r+0xf90>
  4061c8:	9b07      	ldr	r3, [sp, #28]
  4061ca:	07db      	lsls	r3, r3, #31
  4061cc:	f57f aa32 	bpl.w	405634 <_svfprintf_r+0x3f4>
  4061d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061d2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4061d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4061d6:	6022      	str	r2, [r4, #0]
  4061d8:	3301      	adds	r3, #1
  4061da:	eb0b 0100 	add.w	r1, fp, r0
  4061de:	2b07      	cmp	r3, #7
  4061e0:	9125      	str	r1, [sp, #148]	; 0x94
  4061e2:	6060      	str	r0, [r4, #4]
  4061e4:	9324      	str	r3, [sp, #144]	; 0x90
  4061e6:	f300 81f3 	bgt.w	4065d0 <_svfprintf_r+0x1390>
  4061ea:	f104 0208 	add.w	r2, r4, #8
  4061ee:	426d      	negs	r5, r5
  4061f0:	2d00      	cmp	r5, #0
  4061f2:	f340 80fc 	ble.w	4063ee <_svfprintf_r+0x11ae>
  4061f6:	2d10      	cmp	r5, #16
  4061f8:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 4063d4 <_svfprintf_r+0x1194>
  4061fc:	f340 813d 	ble.w	40647a <_svfprintf_r+0x123a>
  406200:	2410      	movs	r4, #16
  406202:	f8dd 8020 	ldr.w	r8, [sp, #32]
  406206:	e004      	b.n	406212 <_svfprintf_r+0xfd2>
  406208:	3208      	adds	r2, #8
  40620a:	3d10      	subs	r5, #16
  40620c:	2d10      	cmp	r5, #16
  40620e:	f340 8134 	ble.w	40647a <_svfprintf_r+0x123a>
  406212:	3301      	adds	r3, #1
  406214:	3110      	adds	r1, #16
  406216:	2b07      	cmp	r3, #7
  406218:	9125      	str	r1, [sp, #148]	; 0x94
  40621a:	9324      	str	r3, [sp, #144]	; 0x90
  40621c:	f8c2 9000 	str.w	r9, [r2]
  406220:	6054      	str	r4, [r2, #4]
  406222:	ddf1      	ble.n	406208 <_svfprintf_r+0xfc8>
  406224:	4640      	mov	r0, r8
  406226:	4631      	mov	r1, r6
  406228:	aa23      	add	r2, sp, #140	; 0x8c
  40622a:	f002 fbc3 	bl	4089b4 <__ssprint_r>
  40622e:	2800      	cmp	r0, #0
  406230:	f47f a8cc 	bne.w	4053cc <_svfprintf_r+0x18c>
  406234:	9925      	ldr	r1, [sp, #148]	; 0x94
  406236:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406238:	463a      	mov	r2, r7
  40623a:	e7e6      	b.n	40620a <_svfprintf_r+0xfca>
  40623c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40623e:	46b1      	mov	r9, r6
  406240:	2b00      	cmp	r3, #0
  406242:	f43f a8c4 	beq.w	4053ce <_svfprintf_r+0x18e>
  406246:	9808      	ldr	r0, [sp, #32]
  406248:	4631      	mov	r1, r6
  40624a:	aa23      	add	r2, sp, #140	; 0x8c
  40624c:	f002 fbb2 	bl	4089b4 <__ssprint_r>
  406250:	f7ff b8bd 	b.w	4053ce <_svfprintf_r+0x18e>
  406254:	980c      	ldr	r0, [sp, #48]	; 0x30
  406256:	910e      	str	r1, [sp, #56]	; 0x38
  406258:	4240      	negs	r0, r0
  40625a:	900c      	str	r0, [sp, #48]	; 0x30
  40625c:	4619      	mov	r1, r3
  40625e:	f7ff ba3f 	b.w	4056e0 <_svfprintf_r+0x4a0>
  406262:	f041 0120 	orr.w	r1, r1, #32
  406266:	9107      	str	r1, [sp, #28]
  406268:	785d      	ldrb	r5, [r3, #1]
  40626a:	1c59      	adds	r1, r3, #1
  40626c:	f7ff b83b 	b.w	4052e6 <_svfprintf_r+0xa6>
  406270:	9808      	ldr	r0, [sp, #32]
  406272:	4631      	mov	r1, r6
  406274:	aa23      	add	r2, sp, #140	; 0x8c
  406276:	f002 fb9d 	bl	4089b4 <__ssprint_r>
  40627a:	2800      	cmp	r0, #0
  40627c:	f47f a8a6 	bne.w	4053cc <_svfprintf_r+0x18c>
  406280:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  406284:	463c      	mov	r4, r7
  406286:	e464      	b.n	405b52 <_svfprintf_r+0x912>
  406288:	f025 0320 	bic.w	r3, r5, #32
  40628c:	f1ba 3fff 	cmp.w	sl, #4294967295
  406290:	930d      	str	r3, [sp, #52]	; 0x34
  406292:	f000 8096 	beq.w	4063c2 <_svfprintf_r+0x1182>
  406296:	2b47      	cmp	r3, #71	; 0x47
  406298:	d105      	bne.n	4062a6 <_svfprintf_r+0x1066>
  40629a:	f1ba 0f00 	cmp.w	sl, #0
  40629e:	bf14      	ite	ne
  4062a0:	46d3      	movne	fp, sl
  4062a2:	f04f 0b01 	moveq.w	fp, #1
  4062a6:	9b07      	ldr	r3, [sp, #28]
  4062a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4062ac:	9311      	str	r3, [sp, #68]	; 0x44
  4062ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4062b0:	f1b3 0a00 	subs.w	sl, r3, #0
  4062b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4062b6:	9309      	str	r3, [sp, #36]	; 0x24
  4062b8:	bfbb      	ittet	lt
  4062ba:	4653      	movlt	r3, sl
  4062bc:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4062c0:	2300      	movge	r3, #0
  4062c2:	232d      	movlt	r3, #45	; 0x2d
  4062c4:	2d66      	cmp	r5, #102	; 0x66
  4062c6:	930f      	str	r3, [sp, #60]	; 0x3c
  4062c8:	f000 80ac 	beq.w	406424 <_svfprintf_r+0x11e4>
  4062cc:	2d46      	cmp	r5, #70	; 0x46
  4062ce:	f000 80a9 	beq.w	406424 <_svfprintf_r+0x11e4>
  4062d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4062d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4062d6:	2b45      	cmp	r3, #69	; 0x45
  4062d8:	bf0c      	ite	eq
  4062da:	f10b 0901 	addeq.w	r9, fp, #1
  4062de:	46d9      	movne	r9, fp
  4062e0:	2002      	movs	r0, #2
  4062e2:	a91d      	add	r1, sp, #116	; 0x74
  4062e4:	e88d 0201 	stmia.w	sp, {r0, r9}
  4062e8:	9102      	str	r1, [sp, #8]
  4062ea:	a81e      	add	r0, sp, #120	; 0x78
  4062ec:	a921      	add	r1, sp, #132	; 0x84
  4062ee:	9003      	str	r0, [sp, #12]
  4062f0:	4653      	mov	r3, sl
  4062f2:	9104      	str	r1, [sp, #16]
  4062f4:	9808      	ldr	r0, [sp, #32]
  4062f6:	f000 fa93 	bl	406820 <_dtoa_r>
  4062fa:	2d67      	cmp	r5, #103	; 0x67
  4062fc:	9010      	str	r0, [sp, #64]	; 0x40
  4062fe:	d002      	beq.n	406306 <_svfprintf_r+0x10c6>
  406300:	2d47      	cmp	r5, #71	; 0x47
  406302:	f040 809f 	bne.w	406444 <_svfprintf_r+0x1204>
  406306:	9b07      	ldr	r3, [sp, #28]
  406308:	07db      	lsls	r3, r3, #31
  40630a:	f140 8189 	bpl.w	406620 <_svfprintf_r+0x13e0>
  40630e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406310:	eb03 0809 	add.w	r8, r3, r9
  406314:	9809      	ldr	r0, [sp, #36]	; 0x24
  406316:	4651      	mov	r1, sl
  406318:	2200      	movs	r2, #0
  40631a:	2300      	movs	r3, #0
  40631c:	f7fe f844 	bl	4043a8 <__aeabi_dcmpeq>
  406320:	2800      	cmp	r0, #0
  406322:	f040 80fd 	bne.w	406520 <_svfprintf_r+0x12e0>
  406326:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406328:	4598      	cmp	r8, r3
  40632a:	d906      	bls.n	40633a <_svfprintf_r+0x10fa>
  40632c:	2130      	movs	r1, #48	; 0x30
  40632e:	1c5a      	adds	r2, r3, #1
  406330:	9221      	str	r2, [sp, #132]	; 0x84
  406332:	7019      	strb	r1, [r3, #0]
  406334:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406336:	4598      	cmp	r8, r3
  406338:	d8f9      	bhi.n	40632e <_svfprintf_r+0x10ee>
  40633a:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40633c:	1a9b      	subs	r3, r3, r2
  40633e:	9313      	str	r3, [sp, #76]	; 0x4c
  406340:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406342:	2b47      	cmp	r3, #71	; 0x47
  406344:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  406346:	f000 80de 	beq.w	406506 <_svfprintf_r+0x12c6>
  40634a:	2d65      	cmp	r5, #101	; 0x65
  40634c:	f340 80f8 	ble.w	406540 <_svfprintf_r+0x1300>
  406350:	2d66      	cmp	r5, #102	; 0x66
  406352:	9312      	str	r3, [sp, #72]	; 0x48
  406354:	f000 8157 	beq.w	406606 <_svfprintf_r+0x13c6>
  406358:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40635a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40635c:	4293      	cmp	r3, r2
  40635e:	f300 8144 	bgt.w	4065ea <_svfprintf_r+0x13aa>
  406362:	9b07      	ldr	r3, [sp, #28]
  406364:	07d9      	lsls	r1, r3, #31
  406366:	f100 8173 	bmi.w	406650 <_svfprintf_r+0x1410>
  40636a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40636e:	920d      	str	r2, [sp, #52]	; 0x34
  406370:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406372:	2a00      	cmp	r2, #0
  406374:	f040 80bc 	bne.w	4064f0 <_svfprintf_r+0x12b0>
  406378:	9309      	str	r3, [sp, #36]	; 0x24
  40637a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40637c:	9307      	str	r3, [sp, #28]
  40637e:	9211      	str	r2, [sp, #68]	; 0x44
  406380:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  406384:	f7ff b87c 	b.w	405480 <_svfprintf_r+0x240>
  406388:	9808      	ldr	r0, [sp, #32]
  40638a:	2140      	movs	r1, #64	; 0x40
  40638c:	f001 fad2 	bl	407934 <_malloc_r>
  406390:	f8c9 0000 	str.w	r0, [r9]
  406394:	f8c9 0010 	str.w	r0, [r9, #16]
  406398:	2800      	cmp	r0, #0
  40639a:	f000 818c 	beq.w	4066b6 <_svfprintf_r+0x1476>
  40639e:	2340      	movs	r3, #64	; 0x40
  4063a0:	f8c9 3014 	str.w	r3, [r9, #20]
  4063a4:	f7fe bf64 	b.w	405270 <_svfprintf_r+0x30>
  4063a8:	9808      	ldr	r0, [sp, #32]
  4063aa:	4631      	mov	r1, r6
  4063ac:	aa23      	add	r2, sp, #140	; 0x8c
  4063ae:	f002 fb01 	bl	4089b4 <__ssprint_r>
  4063b2:	2800      	cmp	r0, #0
  4063b4:	f47f a80a 	bne.w	4053cc <_svfprintf_r+0x18c>
  4063b8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4063ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4063be:	463c      	mov	r4, r7
  4063c0:	e6ff      	b.n	4061c2 <_svfprintf_r+0xf82>
  4063c2:	f04f 0b06 	mov.w	fp, #6
  4063c6:	e76e      	b.n	4062a6 <_svfprintf_r+0x1066>
  4063c8:	00408d00 	.word	0x00408d00
  4063cc:	00408cfc 	.word	0x00408cfc
  4063d0:	00408d34 	.word	0x00408d34
  4063d4:	00408cd4 	.word	0x00408cd4
  4063d8:	9808      	ldr	r0, [sp, #32]
  4063da:	4631      	mov	r1, r6
  4063dc:	aa23      	add	r2, sp, #140	; 0x8c
  4063de:	f002 fae9 	bl	4089b4 <__ssprint_r>
  4063e2:	2800      	cmp	r0, #0
  4063e4:	f47e aff2 	bne.w	4053cc <_svfprintf_r+0x18c>
  4063e8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4063ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4063ec:	463a      	mov	r2, r7
  4063ee:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4063f0:	6054      	str	r4, [r2, #4]
  4063f2:	3301      	adds	r3, #1
  4063f4:	eb01 0b04 	add.w	fp, r1, r4
  4063f8:	2b07      	cmp	r3, #7
  4063fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4063fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  406400:	9324      	str	r3, [sp, #144]	; 0x90
  406402:	6011      	str	r1, [r2, #0]
  406404:	f73f ac5b 	bgt.w	405cbe <_svfprintf_r+0xa7e>
  406408:	f102 0408 	add.w	r4, r2, #8
  40640c:	f7ff b912 	b.w	405634 <_svfprintf_r+0x3f4>
  406410:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  406414:	f7fe feb2 	bl	40517c <strlen>
  406418:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40641c:	900d      	str	r0, [sp, #52]	; 0x34
  40641e:	4603      	mov	r3, r0
  406420:	f7ff ba1b 	b.w	40585a <_svfprintf_r+0x61a>
  406424:	2003      	movs	r0, #3
  406426:	a91d      	add	r1, sp, #116	; 0x74
  406428:	e88d 0801 	stmia.w	sp, {r0, fp}
  40642c:	9102      	str	r1, [sp, #8]
  40642e:	a81e      	add	r0, sp, #120	; 0x78
  406430:	a921      	add	r1, sp, #132	; 0x84
  406432:	9003      	str	r0, [sp, #12]
  406434:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406436:	9104      	str	r1, [sp, #16]
  406438:	4653      	mov	r3, sl
  40643a:	9808      	ldr	r0, [sp, #32]
  40643c:	f000 f9f0 	bl	406820 <_dtoa_r>
  406440:	46d9      	mov	r9, fp
  406442:	9010      	str	r0, [sp, #64]	; 0x40
  406444:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406446:	eb03 0809 	add.w	r8, r3, r9
  40644a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40644c:	2b46      	cmp	r3, #70	; 0x46
  40644e:	f47f af61 	bne.w	406314 <_svfprintf_r+0x10d4>
  406452:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406454:	781b      	ldrb	r3, [r3, #0]
  406456:	2b30      	cmp	r3, #48	; 0x30
  406458:	f000 80e4 	beq.w	406624 <_svfprintf_r+0x13e4>
  40645c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40645e:	4498      	add	r8, r3
  406460:	e758      	b.n	406314 <_svfprintf_r+0x10d4>
  406462:	9808      	ldr	r0, [sp, #32]
  406464:	4631      	mov	r1, r6
  406466:	aa23      	add	r2, sp, #140	; 0x8c
  406468:	f002 faa4 	bl	4089b4 <__ssprint_r>
  40646c:	2800      	cmp	r0, #0
  40646e:	f47e afad 	bne.w	4053cc <_svfprintf_r+0x18c>
  406472:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  406476:	463c      	mov	r4, r7
  406478:	e4a7      	b.n	405dca <_svfprintf_r+0xb8a>
  40647a:	3301      	adds	r3, #1
  40647c:	4429      	add	r1, r5
  40647e:	2b07      	cmp	r3, #7
  406480:	9125      	str	r1, [sp, #148]	; 0x94
  406482:	9324      	str	r3, [sp, #144]	; 0x90
  406484:	f8c2 9000 	str.w	r9, [r2]
  406488:	6055      	str	r5, [r2, #4]
  40648a:	dca5      	bgt.n	4063d8 <_svfprintf_r+0x1198>
  40648c:	3208      	adds	r2, #8
  40648e:	e7ae      	b.n	4063ee <_svfprintf_r+0x11ae>
  406490:	9808      	ldr	r0, [sp, #32]
  406492:	4631      	mov	r1, r6
  406494:	aa23      	add	r2, sp, #140	; 0x8c
  406496:	f002 fa8d 	bl	4089b4 <__ssprint_r>
  40649a:	2800      	cmp	r0, #0
  40649c:	f47e af96 	bne.w	4053cc <_svfprintf_r+0x18c>
  4064a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4064a2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4064a6:	463c      	mov	r4, r7
  4064a8:	e597      	b.n	405fda <_svfprintf_r+0xd9a>
  4064aa:	4653      	mov	r3, sl
  4064ac:	2b06      	cmp	r3, #6
  4064ae:	bf28      	it	cs
  4064b0:	2306      	movcs	r3, #6
  4064b2:	930d      	str	r3, [sp, #52]	; 0x34
  4064b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4064b8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4064bc:	9309      	str	r3, [sp, #36]	; 0x24
  4064be:	4b83      	ldr	r3, [pc, #524]	; (4066cc <_svfprintf_r+0x148c>)
  4064c0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4064c4:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4064c8:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4064cc:	9310      	str	r3, [sp, #64]	; 0x40
  4064ce:	f7fe bfd7 	b.w	405480 <_svfprintf_r+0x240>
  4064d2:	9808      	ldr	r0, [sp, #32]
  4064d4:	4631      	mov	r1, r6
  4064d6:	aa23      	add	r2, sp, #140	; 0x8c
  4064d8:	f002 fa6c 	bl	4089b4 <__ssprint_r>
  4064dc:	2800      	cmp	r0, #0
  4064de:	f47e af75 	bne.w	4053cc <_svfprintf_r+0x18c>
  4064e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4064e4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4064e6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4064ea:	1ad3      	subs	r3, r2, r3
  4064ec:	463c      	mov	r4, r7
  4064ee:	e58a      	b.n	406006 <_svfprintf_r+0xdc6>
  4064f0:	9309      	str	r3, [sp, #36]	; 0x24
  4064f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064f4:	9307      	str	r3, [sp, #28]
  4064f6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4064fa:	2300      	movs	r3, #0
  4064fc:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  406500:	9311      	str	r3, [sp, #68]	; 0x44
  406502:	f7fe bfc0 	b.w	405486 <_svfprintf_r+0x246>
  406506:	1cda      	adds	r2, r3, #3
  406508:	db19      	blt.n	40653e <_svfprintf_r+0x12fe>
  40650a:	459b      	cmp	fp, r3
  40650c:	db17      	blt.n	40653e <_svfprintf_r+0x12fe>
  40650e:	9312      	str	r3, [sp, #72]	; 0x48
  406510:	2567      	movs	r5, #103	; 0x67
  406512:	e721      	b.n	406358 <_svfprintf_r+0x1118>
  406514:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  406518:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40651c:	f7ff ba98 	b.w	405a50 <_svfprintf_r+0x810>
  406520:	4643      	mov	r3, r8
  406522:	e70a      	b.n	40633a <_svfprintf_r+0x10fa>
  406524:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  406528:	9011      	str	r0, [sp, #68]	; 0x44
  40652a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40652e:	9012      	str	r0, [sp, #72]	; 0x48
  406530:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  406534:	9309      	str	r3, [sp, #36]	; 0x24
  406536:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40653a:	f7fe bfa1 	b.w	405480 <_svfprintf_r+0x240>
  40653e:	3d02      	subs	r5, #2
  406540:	3b01      	subs	r3, #1
  406542:	2b00      	cmp	r3, #0
  406544:	931d      	str	r3, [sp, #116]	; 0x74
  406546:	bfba      	itte	lt
  406548:	425b      	neglt	r3, r3
  40654a:	222d      	movlt	r2, #45	; 0x2d
  40654c:	222b      	movge	r2, #43	; 0x2b
  40654e:	2b09      	cmp	r3, #9
  406550:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  406554:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  406558:	dd72      	ble.n	406640 <_svfprintf_r+0x1400>
  40655a:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40655e:	4670      	mov	r0, lr
  406560:	4a5b      	ldr	r2, [pc, #364]	; (4066d0 <_svfprintf_r+0x1490>)
  406562:	fb82 2103 	smull	r2, r1, r2, r3
  406566:	17da      	asrs	r2, r3, #31
  406568:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40656c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  406570:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  406574:	f103 0130 	add.w	r1, r3, #48	; 0x30
  406578:	2a09      	cmp	r2, #9
  40657a:	4613      	mov	r3, r2
  40657c:	f800 1d01 	strb.w	r1, [r0, #-1]!
  406580:	dcee      	bgt.n	406560 <_svfprintf_r+0x1320>
  406582:	4602      	mov	r2, r0
  406584:	3330      	adds	r3, #48	; 0x30
  406586:	b2d9      	uxtb	r1, r3
  406588:	f802 1d01 	strb.w	r1, [r2, #-1]!
  40658c:	4596      	cmp	lr, r2
  40658e:	f240 8099 	bls.w	4066c4 <_svfprintf_r+0x1484>
  406592:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  406596:	4603      	mov	r3, r0
  406598:	e001      	b.n	40659e <_svfprintf_r+0x135e>
  40659a:	f813 1b01 	ldrb.w	r1, [r3], #1
  40659e:	f802 1b01 	strb.w	r1, [r2], #1
  4065a2:	4573      	cmp	r3, lr
  4065a4:	d1f9      	bne.n	40659a <_svfprintf_r+0x135a>
  4065a6:	ab23      	add	r3, sp, #140	; 0x8c
  4065a8:	1a1b      	subs	r3, r3, r0
  4065aa:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4065ae:	4413      	add	r3, r2
  4065b0:	aa1f      	add	r2, sp, #124	; 0x7c
  4065b2:	1a9b      	subs	r3, r3, r2
  4065b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4065b6:	9319      	str	r3, [sp, #100]	; 0x64
  4065b8:	2a01      	cmp	r2, #1
  4065ba:	4413      	add	r3, r2
  4065bc:	930d      	str	r3, [sp, #52]	; 0x34
  4065be:	dd6b      	ble.n	406698 <_svfprintf_r+0x1458>
  4065c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4065c2:	2200      	movs	r2, #0
  4065c4:	3301      	adds	r3, #1
  4065c6:	930d      	str	r3, [sp, #52]	; 0x34
  4065c8:	9212      	str	r2, [sp, #72]	; 0x48
  4065ca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4065ce:	e6cf      	b.n	406370 <_svfprintf_r+0x1130>
  4065d0:	9808      	ldr	r0, [sp, #32]
  4065d2:	4631      	mov	r1, r6
  4065d4:	aa23      	add	r2, sp, #140	; 0x8c
  4065d6:	f002 f9ed 	bl	4089b4 <__ssprint_r>
  4065da:	2800      	cmp	r0, #0
  4065dc:	f47e aef6 	bne.w	4053cc <_svfprintf_r+0x18c>
  4065e0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4065e2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4065e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4065e6:	463a      	mov	r2, r7
  4065e8:	e601      	b.n	4061ee <_svfprintf_r+0xfae>
  4065ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4065ec:	2b00      	cmp	r3, #0
  4065ee:	bfd8      	it	le
  4065f0:	f1c3 0802 	rsble	r8, r3, #2
  4065f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4065f6:	bfc8      	it	gt
  4065f8:	f04f 0801 	movgt.w	r8, #1
  4065fc:	4443      	add	r3, r8
  4065fe:	930d      	str	r3, [sp, #52]	; 0x34
  406600:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406604:	e6b4      	b.n	406370 <_svfprintf_r+0x1130>
  406606:	2b00      	cmp	r3, #0
  406608:	dd30      	ble.n	40666c <_svfprintf_r+0x142c>
  40660a:	f1bb 0f00 	cmp.w	fp, #0
  40660e:	d125      	bne.n	40665c <_svfprintf_r+0x141c>
  406610:	9b07      	ldr	r3, [sp, #28]
  406612:	07db      	lsls	r3, r3, #31
  406614:	d422      	bmi.n	40665c <_svfprintf_r+0x141c>
  406616:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406618:	920d      	str	r2, [sp, #52]	; 0x34
  40661a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40661e:	e6a7      	b.n	406370 <_svfprintf_r+0x1130>
  406620:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406622:	e68a      	b.n	40633a <_svfprintf_r+0x10fa>
  406624:	9809      	ldr	r0, [sp, #36]	; 0x24
  406626:	4651      	mov	r1, sl
  406628:	2200      	movs	r2, #0
  40662a:	2300      	movs	r3, #0
  40662c:	f7fd febc 	bl	4043a8 <__aeabi_dcmpeq>
  406630:	2800      	cmp	r0, #0
  406632:	f47f af13 	bne.w	40645c <_svfprintf_r+0x121c>
  406636:	f1c9 0301 	rsb	r3, r9, #1
  40663a:	931d      	str	r3, [sp, #116]	; 0x74
  40663c:	4498      	add	r8, r3
  40663e:	e669      	b.n	406314 <_svfprintf_r+0x10d4>
  406640:	3330      	adds	r3, #48	; 0x30
  406642:	2230      	movs	r2, #48	; 0x30
  406644:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  406648:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40664c:	ab20      	add	r3, sp, #128	; 0x80
  40664e:	e7af      	b.n	4065b0 <_svfprintf_r+0x1370>
  406650:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406652:	3301      	adds	r3, #1
  406654:	930d      	str	r3, [sp, #52]	; 0x34
  406656:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40665a:	e689      	b.n	406370 <_svfprintf_r+0x1130>
  40665c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40665e:	f10b 0801 	add.w	r8, fp, #1
  406662:	4443      	add	r3, r8
  406664:	930d      	str	r3, [sp, #52]	; 0x34
  406666:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40666a:	e681      	b.n	406370 <_svfprintf_r+0x1130>
  40666c:	f1bb 0f00 	cmp.w	fp, #0
  406670:	d11b      	bne.n	4066aa <_svfprintf_r+0x146a>
  406672:	9b07      	ldr	r3, [sp, #28]
  406674:	07d8      	lsls	r0, r3, #31
  406676:	d418      	bmi.n	4066aa <_svfprintf_r+0x146a>
  406678:	2301      	movs	r3, #1
  40667a:	930d      	str	r3, [sp, #52]	; 0x34
  40667c:	e678      	b.n	406370 <_svfprintf_r+0x1130>
  40667e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406680:	f8d5 a000 	ldr.w	sl, [r5]
  406684:	4628      	mov	r0, r5
  406686:	3004      	adds	r0, #4
  406688:	f1ba 0f00 	cmp.w	sl, #0
  40668c:	785d      	ldrb	r5, [r3, #1]
  40668e:	900e      	str	r0, [sp, #56]	; 0x38
  406690:	f6be ae29 	bge.w	4052e6 <_svfprintf_r+0xa6>
  406694:	f7fe be25 	b.w	4052e2 <_svfprintf_r+0xa2>
  406698:	9b07      	ldr	r3, [sp, #28]
  40669a:	f013 0301 	ands.w	r3, r3, #1
  40669e:	d18f      	bne.n	4065c0 <_svfprintf_r+0x1380>
  4066a0:	9312      	str	r3, [sp, #72]	; 0x48
  4066a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4066a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4066a8:	e662      	b.n	406370 <_svfprintf_r+0x1130>
  4066aa:	f10b 0302 	add.w	r3, fp, #2
  4066ae:	930d      	str	r3, [sp, #52]	; 0x34
  4066b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4066b4:	e65c      	b.n	406370 <_svfprintf_r+0x1130>
  4066b6:	9a08      	ldr	r2, [sp, #32]
  4066b8:	230c      	movs	r3, #12
  4066ba:	6013      	str	r3, [r2, #0]
  4066bc:	f04f 30ff 	mov.w	r0, #4294967295
  4066c0:	f7fe be8e 	b.w	4053e0 <_svfprintf_r+0x1a0>
  4066c4:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4066c8:	e772      	b.n	4065b0 <_svfprintf_r+0x1370>
  4066ca:	bf00      	nop
  4066cc:	00408d2c 	.word	0x00408d2c
  4066d0:	66666667 	.word	0x66666667

004066d4 <register_fini>:
  4066d4:	4b02      	ldr	r3, [pc, #8]	; (4066e0 <register_fini+0xc>)
  4066d6:	b113      	cbz	r3, 4066de <register_fini+0xa>
  4066d8:	4802      	ldr	r0, [pc, #8]	; (4066e4 <register_fini+0x10>)
  4066da:	f000 b805 	b.w	4066e8 <atexit>
  4066de:	4770      	bx	lr
  4066e0:	00000000 	.word	0x00000000
  4066e4:	004076b5 	.word	0x004076b5

004066e8 <atexit>:
  4066e8:	4601      	mov	r1, r0
  4066ea:	2000      	movs	r0, #0
  4066ec:	4602      	mov	r2, r0
  4066ee:	4603      	mov	r3, r0
  4066f0:	f002 b9e2 	b.w	408ab8 <__register_exitproc>

004066f4 <quorem>:
  4066f4:	6902      	ldr	r2, [r0, #16]
  4066f6:	690b      	ldr	r3, [r1, #16]
  4066f8:	4293      	cmp	r3, r2
  4066fa:	f300 808f 	bgt.w	40681c <quorem+0x128>
  4066fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406702:	f103 38ff 	add.w	r8, r3, #4294967295
  406706:	f101 0714 	add.w	r7, r1, #20
  40670a:	f100 0b14 	add.w	fp, r0, #20
  40670e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  406712:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  406716:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40671a:	b083      	sub	sp, #12
  40671c:	3201      	adds	r2, #1
  40671e:	fbb3 f9f2 	udiv	r9, r3, r2
  406722:	eb0b 0304 	add.w	r3, fp, r4
  406726:	9400      	str	r4, [sp, #0]
  406728:	eb07 0a04 	add.w	sl, r7, r4
  40672c:	9301      	str	r3, [sp, #4]
  40672e:	f1b9 0f00 	cmp.w	r9, #0
  406732:	d03b      	beq.n	4067ac <quorem+0xb8>
  406734:	2600      	movs	r6, #0
  406736:	4632      	mov	r2, r6
  406738:	46bc      	mov	ip, r7
  40673a:	46de      	mov	lr, fp
  40673c:	4634      	mov	r4, r6
  40673e:	f85c 6b04 	ldr.w	r6, [ip], #4
  406742:	f8de 5000 	ldr.w	r5, [lr]
  406746:	b2b3      	uxth	r3, r6
  406748:	0c36      	lsrs	r6, r6, #16
  40674a:	fb03 4409 	mla	r4, r3, r9, r4
  40674e:	fb06 f609 	mul.w	r6, r6, r9
  406752:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  406756:	b2a3      	uxth	r3, r4
  406758:	1ad3      	subs	r3, r2, r3
  40675a:	b2b4      	uxth	r4, r6
  40675c:	fa13 f385 	uxtah	r3, r3, r5
  406760:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  406764:	eb04 4423 	add.w	r4, r4, r3, asr #16
  406768:	b29b      	uxth	r3, r3
  40676a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40676e:	45e2      	cmp	sl, ip
  406770:	ea4f 4224 	mov.w	r2, r4, asr #16
  406774:	f84e 3b04 	str.w	r3, [lr], #4
  406778:	ea4f 4416 	mov.w	r4, r6, lsr #16
  40677c:	d2df      	bcs.n	40673e <quorem+0x4a>
  40677e:	9b00      	ldr	r3, [sp, #0]
  406780:	f85b 3003 	ldr.w	r3, [fp, r3]
  406784:	b993      	cbnz	r3, 4067ac <quorem+0xb8>
  406786:	9c01      	ldr	r4, [sp, #4]
  406788:	1f23      	subs	r3, r4, #4
  40678a:	459b      	cmp	fp, r3
  40678c:	d20c      	bcs.n	4067a8 <quorem+0xb4>
  40678e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406792:	b94b      	cbnz	r3, 4067a8 <quorem+0xb4>
  406794:	f1a4 0308 	sub.w	r3, r4, #8
  406798:	e002      	b.n	4067a0 <quorem+0xac>
  40679a:	681a      	ldr	r2, [r3, #0]
  40679c:	3b04      	subs	r3, #4
  40679e:	b91a      	cbnz	r2, 4067a8 <quorem+0xb4>
  4067a0:	459b      	cmp	fp, r3
  4067a2:	f108 38ff 	add.w	r8, r8, #4294967295
  4067a6:	d3f8      	bcc.n	40679a <quorem+0xa6>
  4067a8:	f8c0 8010 	str.w	r8, [r0, #16]
  4067ac:	4604      	mov	r4, r0
  4067ae:	f001 fe0f 	bl	4083d0 <__mcmp>
  4067b2:	2800      	cmp	r0, #0
  4067b4:	db2e      	blt.n	406814 <quorem+0x120>
  4067b6:	f109 0901 	add.w	r9, r9, #1
  4067ba:	465d      	mov	r5, fp
  4067bc:	2300      	movs	r3, #0
  4067be:	f857 1b04 	ldr.w	r1, [r7], #4
  4067c2:	6828      	ldr	r0, [r5, #0]
  4067c4:	b28a      	uxth	r2, r1
  4067c6:	1a9a      	subs	r2, r3, r2
  4067c8:	0c09      	lsrs	r1, r1, #16
  4067ca:	fa12 f280 	uxtah	r2, r2, r0
  4067ce:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4067d2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4067d6:	b291      	uxth	r1, r2
  4067d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4067dc:	45ba      	cmp	sl, r7
  4067de:	f845 1b04 	str.w	r1, [r5], #4
  4067e2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4067e6:	d2ea      	bcs.n	4067be <quorem+0xca>
  4067e8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4067ec:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4067f0:	b982      	cbnz	r2, 406814 <quorem+0x120>
  4067f2:	1f1a      	subs	r2, r3, #4
  4067f4:	4593      	cmp	fp, r2
  4067f6:	d20b      	bcs.n	406810 <quorem+0x11c>
  4067f8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4067fc:	b942      	cbnz	r2, 406810 <quorem+0x11c>
  4067fe:	3b08      	subs	r3, #8
  406800:	e002      	b.n	406808 <quorem+0x114>
  406802:	681a      	ldr	r2, [r3, #0]
  406804:	3b04      	subs	r3, #4
  406806:	b91a      	cbnz	r2, 406810 <quorem+0x11c>
  406808:	459b      	cmp	fp, r3
  40680a:	f108 38ff 	add.w	r8, r8, #4294967295
  40680e:	d3f8      	bcc.n	406802 <quorem+0x10e>
  406810:	f8c4 8010 	str.w	r8, [r4, #16]
  406814:	4648      	mov	r0, r9
  406816:	b003      	add	sp, #12
  406818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40681c:	2000      	movs	r0, #0
  40681e:	4770      	bx	lr

00406820 <_dtoa_r>:
  406820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406824:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406826:	b097      	sub	sp, #92	; 0x5c
  406828:	4604      	mov	r4, r0
  40682a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  40682c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406830:	b141      	cbz	r1, 406844 <_dtoa_r+0x24>
  406832:	6c42      	ldr	r2, [r0, #68]	; 0x44
  406834:	604a      	str	r2, [r1, #4]
  406836:	2301      	movs	r3, #1
  406838:	4093      	lsls	r3, r2
  40683a:	608b      	str	r3, [r1, #8]
  40683c:	f001 fbe4 	bl	408008 <_Bfree>
  406840:	2300      	movs	r3, #0
  406842:	6423      	str	r3, [r4, #64]	; 0x40
  406844:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406848:	2b00      	cmp	r3, #0
  40684a:	4699      	mov	r9, r3
  40684c:	db36      	blt.n	4068bc <_dtoa_r+0x9c>
  40684e:	2300      	movs	r3, #0
  406850:	602b      	str	r3, [r5, #0]
  406852:	4ba5      	ldr	r3, [pc, #660]	; (406ae8 <_dtoa_r+0x2c8>)
  406854:	461a      	mov	r2, r3
  406856:	ea09 0303 	and.w	r3, r9, r3
  40685a:	4293      	cmp	r3, r2
  40685c:	d017      	beq.n	40688e <_dtoa_r+0x6e>
  40685e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406862:	2200      	movs	r2, #0
  406864:	4630      	mov	r0, r6
  406866:	4639      	mov	r1, r7
  406868:	2300      	movs	r3, #0
  40686a:	f7fd fd9d 	bl	4043a8 <__aeabi_dcmpeq>
  40686e:	4680      	mov	r8, r0
  406870:	2800      	cmp	r0, #0
  406872:	d02b      	beq.n	4068cc <_dtoa_r+0xac>
  406874:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406876:	2301      	movs	r3, #1
  406878:	6013      	str	r3, [r2, #0]
  40687a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40687c:	2b00      	cmp	r3, #0
  40687e:	f000 80cb 	beq.w	406a18 <_dtoa_r+0x1f8>
  406882:	489a      	ldr	r0, [pc, #616]	; (406aec <_dtoa_r+0x2cc>)
  406884:	6018      	str	r0, [r3, #0]
  406886:	3801      	subs	r0, #1
  406888:	b017      	add	sp, #92	; 0x5c
  40688a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40688e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406890:	f242 730f 	movw	r3, #9999	; 0x270f
  406894:	6013      	str	r3, [r2, #0]
  406896:	9b02      	ldr	r3, [sp, #8]
  406898:	2b00      	cmp	r3, #0
  40689a:	f000 80a6 	beq.w	4069ea <_dtoa_r+0x1ca>
  40689e:	4894      	ldr	r0, [pc, #592]	; (406af0 <_dtoa_r+0x2d0>)
  4068a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4068a2:	2b00      	cmp	r3, #0
  4068a4:	d0f0      	beq.n	406888 <_dtoa_r+0x68>
  4068a6:	78c3      	ldrb	r3, [r0, #3]
  4068a8:	2b00      	cmp	r3, #0
  4068aa:	f000 80b7 	beq.w	406a1c <_dtoa_r+0x1fc>
  4068ae:	f100 0308 	add.w	r3, r0, #8
  4068b2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4068b4:	6013      	str	r3, [r2, #0]
  4068b6:	b017      	add	sp, #92	; 0x5c
  4068b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068bc:	9a03      	ldr	r2, [sp, #12]
  4068be:	2301      	movs	r3, #1
  4068c0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4068c4:	602b      	str	r3, [r5, #0]
  4068c6:	f8cd 900c 	str.w	r9, [sp, #12]
  4068ca:	e7c2      	b.n	406852 <_dtoa_r+0x32>
  4068cc:	aa15      	add	r2, sp, #84	; 0x54
  4068ce:	ab14      	add	r3, sp, #80	; 0x50
  4068d0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4068d4:	4620      	mov	r0, r4
  4068d6:	4632      	mov	r2, r6
  4068d8:	463b      	mov	r3, r7
  4068da:	f001 fe07 	bl	4084ec <__d2b>
  4068de:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4068e2:	4683      	mov	fp, r0
  4068e4:	f040 808a 	bne.w	4069fc <_dtoa_r+0x1dc>
  4068e8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4068ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4068ee:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4068f2:	4445      	add	r5, r8
  4068f4:	429d      	cmp	r5, r3
  4068f6:	f2c0 8297 	blt.w	406e28 <_dtoa_r+0x608>
  4068fa:	4a7e      	ldr	r2, [pc, #504]	; (406af4 <_dtoa_r+0x2d4>)
  4068fc:	1b52      	subs	r2, r2, r5
  4068fe:	fa09 f902 	lsl.w	r9, r9, r2
  406902:	9a02      	ldr	r2, [sp, #8]
  406904:	f205 4312 	addw	r3, r5, #1042	; 0x412
  406908:	fa22 f003 	lsr.w	r0, r2, r3
  40690c:	ea49 0000 	orr.w	r0, r9, r0
  406910:	f7fd fa6c 	bl	403dec <__aeabi_ui2d>
  406914:	2301      	movs	r3, #1
  406916:	3d01      	subs	r5, #1
  406918:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40691c:	930d      	str	r3, [sp, #52]	; 0x34
  40691e:	2200      	movs	r2, #0
  406920:	4b75      	ldr	r3, [pc, #468]	; (406af8 <_dtoa_r+0x2d8>)
  406922:	f7fd f925 	bl	403b70 <__aeabi_dsub>
  406926:	a36a      	add	r3, pc, #424	; (adr r3, 406ad0 <_dtoa_r+0x2b0>)
  406928:	e9d3 2300 	ldrd	r2, r3, [r3]
  40692c:	f7fd fad4 	bl	403ed8 <__aeabi_dmul>
  406930:	a369      	add	r3, pc, #420	; (adr r3, 406ad8 <_dtoa_r+0x2b8>)
  406932:	e9d3 2300 	ldrd	r2, r3, [r3]
  406936:	f7fd f91d 	bl	403b74 <__adddf3>
  40693a:	4606      	mov	r6, r0
  40693c:	4628      	mov	r0, r5
  40693e:	460f      	mov	r7, r1
  406940:	f7fd fa64 	bl	403e0c <__aeabi_i2d>
  406944:	a366      	add	r3, pc, #408	; (adr r3, 406ae0 <_dtoa_r+0x2c0>)
  406946:	e9d3 2300 	ldrd	r2, r3, [r3]
  40694a:	f7fd fac5 	bl	403ed8 <__aeabi_dmul>
  40694e:	4602      	mov	r2, r0
  406950:	460b      	mov	r3, r1
  406952:	4630      	mov	r0, r6
  406954:	4639      	mov	r1, r7
  406956:	f7fd f90d 	bl	403b74 <__adddf3>
  40695a:	4606      	mov	r6, r0
  40695c:	460f      	mov	r7, r1
  40695e:	f7fd fd55 	bl	40440c <__aeabi_d2iz>
  406962:	4639      	mov	r1, r7
  406964:	9004      	str	r0, [sp, #16]
  406966:	2200      	movs	r2, #0
  406968:	4630      	mov	r0, r6
  40696a:	2300      	movs	r3, #0
  40696c:	f7fd fd26 	bl	4043bc <__aeabi_dcmplt>
  406970:	2800      	cmp	r0, #0
  406972:	f040 81a6 	bne.w	406cc2 <_dtoa_r+0x4a2>
  406976:	9b04      	ldr	r3, [sp, #16]
  406978:	2b16      	cmp	r3, #22
  40697a:	f200 819f 	bhi.w	406cbc <_dtoa_r+0x49c>
  40697e:	9a04      	ldr	r2, [sp, #16]
  406980:	4b5e      	ldr	r3, [pc, #376]	; (406afc <_dtoa_r+0x2dc>)
  406982:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406986:	e9d3 0100 	ldrd	r0, r1, [r3]
  40698a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40698e:	f7fd fd33 	bl	4043f8 <__aeabi_dcmpgt>
  406992:	2800      	cmp	r0, #0
  406994:	f000 824e 	beq.w	406e34 <_dtoa_r+0x614>
  406998:	9b04      	ldr	r3, [sp, #16]
  40699a:	3b01      	subs	r3, #1
  40699c:	9304      	str	r3, [sp, #16]
  40699e:	2300      	movs	r3, #0
  4069a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4069a2:	ebc5 0508 	rsb	r5, r5, r8
  4069a6:	f1b5 0a01 	subs.w	sl, r5, #1
  4069aa:	f100 81a1 	bmi.w	406cf0 <_dtoa_r+0x4d0>
  4069ae:	2300      	movs	r3, #0
  4069b0:	9305      	str	r3, [sp, #20]
  4069b2:	9b04      	ldr	r3, [sp, #16]
  4069b4:	2b00      	cmp	r3, #0
  4069b6:	f2c0 8192 	blt.w	406cde <_dtoa_r+0x4be>
  4069ba:	449a      	add	sl, r3
  4069bc:	930a      	str	r3, [sp, #40]	; 0x28
  4069be:	2300      	movs	r3, #0
  4069c0:	9308      	str	r3, [sp, #32]
  4069c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4069c4:	2b09      	cmp	r3, #9
  4069c6:	d82b      	bhi.n	406a20 <_dtoa_r+0x200>
  4069c8:	2b05      	cmp	r3, #5
  4069ca:	f340 8670 	ble.w	4076ae <_dtoa_r+0xe8e>
  4069ce:	3b04      	subs	r3, #4
  4069d0:	9320      	str	r3, [sp, #128]	; 0x80
  4069d2:	2500      	movs	r5, #0
  4069d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4069d6:	3b02      	subs	r3, #2
  4069d8:	2b03      	cmp	r3, #3
  4069da:	f200 864e 	bhi.w	40767a <_dtoa_r+0xe5a>
  4069de:	e8df f013 	tbh	[pc, r3, lsl #1]
  4069e2:	03cc      	.short	0x03cc
  4069e4:	02b203be 	.word	0x02b203be
  4069e8:	0663      	.short	0x0663
  4069ea:	4b41      	ldr	r3, [pc, #260]	; (406af0 <_dtoa_r+0x2d0>)
  4069ec:	4a44      	ldr	r2, [pc, #272]	; (406b00 <_dtoa_r+0x2e0>)
  4069ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4069f2:	2800      	cmp	r0, #0
  4069f4:	bf14      	ite	ne
  4069f6:	4618      	movne	r0, r3
  4069f8:	4610      	moveq	r0, r2
  4069fa:	e751      	b.n	4068a0 <_dtoa_r+0x80>
  4069fc:	f3c7 0313 	ubfx	r3, r7, #0, #20
  406a00:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406a04:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  406a08:	4630      	mov	r0, r6
  406a0a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  406a0e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406a12:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  406a16:	e782      	b.n	40691e <_dtoa_r+0xfe>
  406a18:	483a      	ldr	r0, [pc, #232]	; (406b04 <_dtoa_r+0x2e4>)
  406a1a:	e735      	b.n	406888 <_dtoa_r+0x68>
  406a1c:	1cc3      	adds	r3, r0, #3
  406a1e:	e748      	b.n	4068b2 <_dtoa_r+0x92>
  406a20:	2100      	movs	r1, #0
  406a22:	6461      	str	r1, [r4, #68]	; 0x44
  406a24:	4620      	mov	r0, r4
  406a26:	9120      	str	r1, [sp, #128]	; 0x80
  406a28:	f001 fac8 	bl	407fbc <_Balloc>
  406a2c:	f04f 33ff 	mov.w	r3, #4294967295
  406a30:	9306      	str	r3, [sp, #24]
  406a32:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406a34:	930c      	str	r3, [sp, #48]	; 0x30
  406a36:	2301      	movs	r3, #1
  406a38:	9007      	str	r0, [sp, #28]
  406a3a:	9221      	str	r2, [sp, #132]	; 0x84
  406a3c:	6420      	str	r0, [r4, #64]	; 0x40
  406a3e:	9309      	str	r3, [sp, #36]	; 0x24
  406a40:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406a42:	2b00      	cmp	r3, #0
  406a44:	f2c0 80d2 	blt.w	406bec <_dtoa_r+0x3cc>
  406a48:	9a04      	ldr	r2, [sp, #16]
  406a4a:	2a0e      	cmp	r2, #14
  406a4c:	f300 80ce 	bgt.w	406bec <_dtoa_r+0x3cc>
  406a50:	4b2a      	ldr	r3, [pc, #168]	; (406afc <_dtoa_r+0x2dc>)
  406a52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a56:	e9d3 8900 	ldrd	r8, r9, [r3]
  406a5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406a5c:	2b00      	cmp	r3, #0
  406a5e:	f2c0 838f 	blt.w	407180 <_dtoa_r+0x960>
  406a62:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406a66:	4642      	mov	r2, r8
  406a68:	464b      	mov	r3, r9
  406a6a:	4630      	mov	r0, r6
  406a6c:	4639      	mov	r1, r7
  406a6e:	f7fd fb5d 	bl	40412c <__aeabi_ddiv>
  406a72:	f7fd fccb 	bl	40440c <__aeabi_d2iz>
  406a76:	4682      	mov	sl, r0
  406a78:	f7fd f9c8 	bl	403e0c <__aeabi_i2d>
  406a7c:	4642      	mov	r2, r8
  406a7e:	464b      	mov	r3, r9
  406a80:	f7fd fa2a 	bl	403ed8 <__aeabi_dmul>
  406a84:	460b      	mov	r3, r1
  406a86:	4602      	mov	r2, r0
  406a88:	4639      	mov	r1, r7
  406a8a:	4630      	mov	r0, r6
  406a8c:	f7fd f870 	bl	403b70 <__aeabi_dsub>
  406a90:	9d07      	ldr	r5, [sp, #28]
  406a92:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  406a96:	702b      	strb	r3, [r5, #0]
  406a98:	9b06      	ldr	r3, [sp, #24]
  406a9a:	2b01      	cmp	r3, #1
  406a9c:	4606      	mov	r6, r0
  406a9e:	460f      	mov	r7, r1
  406aa0:	f105 0501 	add.w	r5, r5, #1
  406aa4:	d062      	beq.n	406b6c <_dtoa_r+0x34c>
  406aa6:	2200      	movs	r2, #0
  406aa8:	4b17      	ldr	r3, [pc, #92]	; (406b08 <_dtoa_r+0x2e8>)
  406aaa:	f7fd fa15 	bl	403ed8 <__aeabi_dmul>
  406aae:	2200      	movs	r2, #0
  406ab0:	2300      	movs	r3, #0
  406ab2:	4606      	mov	r6, r0
  406ab4:	460f      	mov	r7, r1
  406ab6:	f7fd fc77 	bl	4043a8 <__aeabi_dcmpeq>
  406aba:	2800      	cmp	r0, #0
  406abc:	f040 8083 	bne.w	406bc6 <_dtoa_r+0x3a6>
  406ac0:	f8cd b008 	str.w	fp, [sp, #8]
  406ac4:	9405      	str	r4, [sp, #20]
  406ac6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406aca:	9c06      	ldr	r4, [sp, #24]
  406acc:	e029      	b.n	406b22 <_dtoa_r+0x302>
  406ace:	bf00      	nop
  406ad0:	636f4361 	.word	0x636f4361
  406ad4:	3fd287a7 	.word	0x3fd287a7
  406ad8:	8b60c8b3 	.word	0x8b60c8b3
  406adc:	3fc68a28 	.word	0x3fc68a28
  406ae0:	509f79fb 	.word	0x509f79fb
  406ae4:	3fd34413 	.word	0x3fd34413
  406ae8:	7ff00000 	.word	0x7ff00000
  406aec:	00408d35 	.word	0x00408d35
  406af0:	00408d44 	.word	0x00408d44
  406af4:	fffffc0e 	.word	0xfffffc0e
  406af8:	3ff80000 	.word	0x3ff80000
  406afc:	00408d58 	.word	0x00408d58
  406b00:	00408d38 	.word	0x00408d38
  406b04:	00408d34 	.word	0x00408d34
  406b08:	40240000 	.word	0x40240000
  406b0c:	f7fd f9e4 	bl	403ed8 <__aeabi_dmul>
  406b10:	2200      	movs	r2, #0
  406b12:	2300      	movs	r3, #0
  406b14:	4606      	mov	r6, r0
  406b16:	460f      	mov	r7, r1
  406b18:	f7fd fc46 	bl	4043a8 <__aeabi_dcmpeq>
  406b1c:	2800      	cmp	r0, #0
  406b1e:	f040 83de 	bne.w	4072de <_dtoa_r+0xabe>
  406b22:	4642      	mov	r2, r8
  406b24:	464b      	mov	r3, r9
  406b26:	4630      	mov	r0, r6
  406b28:	4639      	mov	r1, r7
  406b2a:	f7fd faff 	bl	40412c <__aeabi_ddiv>
  406b2e:	f7fd fc6d 	bl	40440c <__aeabi_d2iz>
  406b32:	4682      	mov	sl, r0
  406b34:	f7fd f96a 	bl	403e0c <__aeabi_i2d>
  406b38:	4642      	mov	r2, r8
  406b3a:	464b      	mov	r3, r9
  406b3c:	f7fd f9cc 	bl	403ed8 <__aeabi_dmul>
  406b40:	4602      	mov	r2, r0
  406b42:	460b      	mov	r3, r1
  406b44:	4630      	mov	r0, r6
  406b46:	4639      	mov	r1, r7
  406b48:	f7fd f812 	bl	403b70 <__aeabi_dsub>
  406b4c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  406b50:	f805 eb01 	strb.w	lr, [r5], #1
  406b54:	ebcb 0e05 	rsb	lr, fp, r5
  406b58:	4574      	cmp	r4, lr
  406b5a:	4606      	mov	r6, r0
  406b5c:	460f      	mov	r7, r1
  406b5e:	f04f 0200 	mov.w	r2, #0
  406b62:	4bb5      	ldr	r3, [pc, #724]	; (406e38 <_dtoa_r+0x618>)
  406b64:	d1d2      	bne.n	406b0c <_dtoa_r+0x2ec>
  406b66:	f8dd b008 	ldr.w	fp, [sp, #8]
  406b6a:	9c05      	ldr	r4, [sp, #20]
  406b6c:	4632      	mov	r2, r6
  406b6e:	463b      	mov	r3, r7
  406b70:	4630      	mov	r0, r6
  406b72:	4639      	mov	r1, r7
  406b74:	f7fc fffe 	bl	403b74 <__adddf3>
  406b78:	4606      	mov	r6, r0
  406b7a:	460f      	mov	r7, r1
  406b7c:	4640      	mov	r0, r8
  406b7e:	4649      	mov	r1, r9
  406b80:	4632      	mov	r2, r6
  406b82:	463b      	mov	r3, r7
  406b84:	f7fd fc1a 	bl	4043bc <__aeabi_dcmplt>
  406b88:	b948      	cbnz	r0, 406b9e <_dtoa_r+0x37e>
  406b8a:	4640      	mov	r0, r8
  406b8c:	4649      	mov	r1, r9
  406b8e:	4632      	mov	r2, r6
  406b90:	463b      	mov	r3, r7
  406b92:	f7fd fc09 	bl	4043a8 <__aeabi_dcmpeq>
  406b96:	b1b0      	cbz	r0, 406bc6 <_dtoa_r+0x3a6>
  406b98:	f01a 0f01 	tst.w	sl, #1
  406b9c:	d013      	beq.n	406bc6 <_dtoa_r+0x3a6>
  406b9e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406ba2:	9907      	ldr	r1, [sp, #28]
  406ba4:	1e6b      	subs	r3, r5, #1
  406ba6:	e004      	b.n	406bb2 <_dtoa_r+0x392>
  406ba8:	428b      	cmp	r3, r1
  406baa:	f000 8440 	beq.w	40742e <_dtoa_r+0xc0e>
  406bae:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  406bb2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406bb6:	f103 0501 	add.w	r5, r3, #1
  406bba:	461a      	mov	r2, r3
  406bbc:	d0f4      	beq.n	406ba8 <_dtoa_r+0x388>
  406bbe:	f108 0301 	add.w	r3, r8, #1
  406bc2:	b2db      	uxtb	r3, r3
  406bc4:	7013      	strb	r3, [r2, #0]
  406bc6:	4620      	mov	r0, r4
  406bc8:	4659      	mov	r1, fp
  406bca:	f001 fa1d 	bl	408008 <_Bfree>
  406bce:	2200      	movs	r2, #0
  406bd0:	9b04      	ldr	r3, [sp, #16]
  406bd2:	702a      	strb	r2, [r5, #0]
  406bd4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406bd6:	3301      	adds	r3, #1
  406bd8:	6013      	str	r3, [r2, #0]
  406bda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406bdc:	2b00      	cmp	r3, #0
  406bde:	f000 8345 	beq.w	40726c <_dtoa_r+0xa4c>
  406be2:	9807      	ldr	r0, [sp, #28]
  406be4:	601d      	str	r5, [r3, #0]
  406be6:	b017      	add	sp, #92	; 0x5c
  406be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406bee:	2a00      	cmp	r2, #0
  406bf0:	f000 8084 	beq.w	406cfc <_dtoa_r+0x4dc>
  406bf4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406bf6:	2a01      	cmp	r2, #1
  406bf8:	f340 8304 	ble.w	407204 <_dtoa_r+0x9e4>
  406bfc:	9b06      	ldr	r3, [sp, #24]
  406bfe:	1e5f      	subs	r7, r3, #1
  406c00:	9b08      	ldr	r3, [sp, #32]
  406c02:	42bb      	cmp	r3, r7
  406c04:	f2c0 83a9 	blt.w	40735a <_dtoa_r+0xb3a>
  406c08:	1bdf      	subs	r7, r3, r7
  406c0a:	9b06      	ldr	r3, [sp, #24]
  406c0c:	2b00      	cmp	r3, #0
  406c0e:	f2c0 849c 	blt.w	40754a <_dtoa_r+0xd2a>
  406c12:	9d05      	ldr	r5, [sp, #20]
  406c14:	9b06      	ldr	r3, [sp, #24]
  406c16:	9a05      	ldr	r2, [sp, #20]
  406c18:	4620      	mov	r0, r4
  406c1a:	441a      	add	r2, r3
  406c1c:	2101      	movs	r1, #1
  406c1e:	9205      	str	r2, [sp, #20]
  406c20:	449a      	add	sl, r3
  406c22:	f001 fa8b 	bl	40813c <__i2b>
  406c26:	4606      	mov	r6, r0
  406c28:	b165      	cbz	r5, 406c44 <_dtoa_r+0x424>
  406c2a:	f1ba 0f00 	cmp.w	sl, #0
  406c2e:	dd09      	ble.n	406c44 <_dtoa_r+0x424>
  406c30:	45aa      	cmp	sl, r5
  406c32:	9a05      	ldr	r2, [sp, #20]
  406c34:	4653      	mov	r3, sl
  406c36:	bfa8      	it	ge
  406c38:	462b      	movge	r3, r5
  406c3a:	1ad2      	subs	r2, r2, r3
  406c3c:	9205      	str	r2, [sp, #20]
  406c3e:	1aed      	subs	r5, r5, r3
  406c40:	ebc3 0a0a 	rsb	sl, r3, sl
  406c44:	9b08      	ldr	r3, [sp, #32]
  406c46:	2b00      	cmp	r3, #0
  406c48:	dd1a      	ble.n	406c80 <_dtoa_r+0x460>
  406c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406c4c:	2b00      	cmp	r3, #0
  406c4e:	f000 837d 	beq.w	40734c <_dtoa_r+0xb2c>
  406c52:	2f00      	cmp	r7, #0
  406c54:	dd10      	ble.n	406c78 <_dtoa_r+0x458>
  406c56:	4631      	mov	r1, r6
  406c58:	463a      	mov	r2, r7
  406c5a:	4620      	mov	r0, r4
  406c5c:	f001 fb12 	bl	408284 <__pow5mult>
  406c60:	4606      	mov	r6, r0
  406c62:	465a      	mov	r2, fp
  406c64:	4631      	mov	r1, r6
  406c66:	4620      	mov	r0, r4
  406c68:	f001 fa72 	bl	408150 <__multiply>
  406c6c:	4659      	mov	r1, fp
  406c6e:	4680      	mov	r8, r0
  406c70:	4620      	mov	r0, r4
  406c72:	f001 f9c9 	bl	408008 <_Bfree>
  406c76:	46c3      	mov	fp, r8
  406c78:	9b08      	ldr	r3, [sp, #32]
  406c7a:	1bda      	subs	r2, r3, r7
  406c7c:	f040 82a2 	bne.w	4071c4 <_dtoa_r+0x9a4>
  406c80:	4620      	mov	r0, r4
  406c82:	2101      	movs	r1, #1
  406c84:	f001 fa5a 	bl	40813c <__i2b>
  406c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406c8a:	2b00      	cmp	r3, #0
  406c8c:	4680      	mov	r8, r0
  406c8e:	dd39      	ble.n	406d04 <_dtoa_r+0x4e4>
  406c90:	4601      	mov	r1, r0
  406c92:	461a      	mov	r2, r3
  406c94:	4620      	mov	r0, r4
  406c96:	f001 faf5 	bl	408284 <__pow5mult>
  406c9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406c9c:	2b01      	cmp	r3, #1
  406c9e:	4680      	mov	r8, r0
  406ca0:	f340 8296 	ble.w	4071d0 <_dtoa_r+0x9b0>
  406ca4:	f04f 0900 	mov.w	r9, #0
  406ca8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406cac:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406cb0:	6918      	ldr	r0, [r3, #16]
  406cb2:	f001 f9f5 	bl	4080a0 <__hi0bits>
  406cb6:	f1c0 0020 	rsb	r0, r0, #32
  406cba:	e02d      	b.n	406d18 <_dtoa_r+0x4f8>
  406cbc:	2301      	movs	r3, #1
  406cbe:	930b      	str	r3, [sp, #44]	; 0x2c
  406cc0:	e66f      	b.n	4069a2 <_dtoa_r+0x182>
  406cc2:	9804      	ldr	r0, [sp, #16]
  406cc4:	f7fd f8a2 	bl	403e0c <__aeabi_i2d>
  406cc8:	4632      	mov	r2, r6
  406cca:	463b      	mov	r3, r7
  406ccc:	f7fd fb6c 	bl	4043a8 <__aeabi_dcmpeq>
  406cd0:	2800      	cmp	r0, #0
  406cd2:	f47f ae50 	bne.w	406976 <_dtoa_r+0x156>
  406cd6:	9b04      	ldr	r3, [sp, #16]
  406cd8:	3b01      	subs	r3, #1
  406cda:	9304      	str	r3, [sp, #16]
  406cdc:	e64b      	b.n	406976 <_dtoa_r+0x156>
  406cde:	9a05      	ldr	r2, [sp, #20]
  406ce0:	9b04      	ldr	r3, [sp, #16]
  406ce2:	1ad2      	subs	r2, r2, r3
  406ce4:	425b      	negs	r3, r3
  406ce6:	9308      	str	r3, [sp, #32]
  406ce8:	2300      	movs	r3, #0
  406cea:	9205      	str	r2, [sp, #20]
  406cec:	930a      	str	r3, [sp, #40]	; 0x28
  406cee:	e668      	b.n	4069c2 <_dtoa_r+0x1a2>
  406cf0:	f1ca 0300 	rsb	r3, sl, #0
  406cf4:	9305      	str	r3, [sp, #20]
  406cf6:	f04f 0a00 	mov.w	sl, #0
  406cfa:	e65a      	b.n	4069b2 <_dtoa_r+0x192>
  406cfc:	9f08      	ldr	r7, [sp, #32]
  406cfe:	9d05      	ldr	r5, [sp, #20]
  406d00:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406d02:	e791      	b.n	406c28 <_dtoa_r+0x408>
  406d04:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406d06:	2b01      	cmp	r3, #1
  406d08:	f340 82b3 	ble.w	407272 <_dtoa_r+0xa52>
  406d0c:	f04f 0900 	mov.w	r9, #0
  406d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406d12:	2b00      	cmp	r3, #0
  406d14:	d1c8      	bne.n	406ca8 <_dtoa_r+0x488>
  406d16:	2001      	movs	r0, #1
  406d18:	4450      	add	r0, sl
  406d1a:	f010 001f 	ands.w	r0, r0, #31
  406d1e:	f000 8081 	beq.w	406e24 <_dtoa_r+0x604>
  406d22:	f1c0 0320 	rsb	r3, r0, #32
  406d26:	2b04      	cmp	r3, #4
  406d28:	f340 84b8 	ble.w	40769c <_dtoa_r+0xe7c>
  406d2c:	f1c0 001c 	rsb	r0, r0, #28
  406d30:	9b05      	ldr	r3, [sp, #20]
  406d32:	4403      	add	r3, r0
  406d34:	9305      	str	r3, [sp, #20]
  406d36:	4405      	add	r5, r0
  406d38:	4482      	add	sl, r0
  406d3a:	9b05      	ldr	r3, [sp, #20]
  406d3c:	2b00      	cmp	r3, #0
  406d3e:	dd05      	ble.n	406d4c <_dtoa_r+0x52c>
  406d40:	4659      	mov	r1, fp
  406d42:	461a      	mov	r2, r3
  406d44:	4620      	mov	r0, r4
  406d46:	f001 faed 	bl	408324 <__lshift>
  406d4a:	4683      	mov	fp, r0
  406d4c:	f1ba 0f00 	cmp.w	sl, #0
  406d50:	dd05      	ble.n	406d5e <_dtoa_r+0x53e>
  406d52:	4641      	mov	r1, r8
  406d54:	4652      	mov	r2, sl
  406d56:	4620      	mov	r0, r4
  406d58:	f001 fae4 	bl	408324 <__lshift>
  406d5c:	4680      	mov	r8, r0
  406d5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406d60:	2b00      	cmp	r3, #0
  406d62:	f040 8268 	bne.w	407236 <_dtoa_r+0xa16>
  406d66:	9b06      	ldr	r3, [sp, #24]
  406d68:	2b00      	cmp	r3, #0
  406d6a:	f340 8295 	ble.w	407298 <_dtoa_r+0xa78>
  406d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d70:	2b00      	cmp	r3, #0
  406d72:	d171      	bne.n	406e58 <_dtoa_r+0x638>
  406d74:	f8dd 901c 	ldr.w	r9, [sp, #28]
  406d78:	9f06      	ldr	r7, [sp, #24]
  406d7a:	464d      	mov	r5, r9
  406d7c:	e002      	b.n	406d84 <_dtoa_r+0x564>
  406d7e:	f001 f94d 	bl	40801c <__multadd>
  406d82:	4683      	mov	fp, r0
  406d84:	4641      	mov	r1, r8
  406d86:	4658      	mov	r0, fp
  406d88:	f7ff fcb4 	bl	4066f4 <quorem>
  406d8c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  406d90:	f805 cb01 	strb.w	ip, [r5], #1
  406d94:	ebc9 0305 	rsb	r3, r9, r5
  406d98:	42bb      	cmp	r3, r7
  406d9a:	4620      	mov	r0, r4
  406d9c:	4659      	mov	r1, fp
  406d9e:	f04f 020a 	mov.w	r2, #10
  406da2:	f04f 0300 	mov.w	r3, #0
  406da6:	dbea      	blt.n	406d7e <_dtoa_r+0x55e>
  406da8:	9b07      	ldr	r3, [sp, #28]
  406daa:	9a06      	ldr	r2, [sp, #24]
  406dac:	2a01      	cmp	r2, #1
  406dae:	bfac      	ite	ge
  406db0:	189b      	addge	r3, r3, r2
  406db2:	3301      	addlt	r3, #1
  406db4:	461d      	mov	r5, r3
  406db6:	f04f 0a00 	mov.w	sl, #0
  406dba:	4659      	mov	r1, fp
  406dbc:	2201      	movs	r2, #1
  406dbe:	4620      	mov	r0, r4
  406dc0:	f8cd c008 	str.w	ip, [sp, #8]
  406dc4:	f001 faae 	bl	408324 <__lshift>
  406dc8:	4641      	mov	r1, r8
  406dca:	4683      	mov	fp, r0
  406dcc:	f001 fb00 	bl	4083d0 <__mcmp>
  406dd0:	2800      	cmp	r0, #0
  406dd2:	f8dd c008 	ldr.w	ip, [sp, #8]
  406dd6:	f340 82f6 	ble.w	4073c6 <_dtoa_r+0xba6>
  406dda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406dde:	9907      	ldr	r1, [sp, #28]
  406de0:	1e6b      	subs	r3, r5, #1
  406de2:	e004      	b.n	406dee <_dtoa_r+0x5ce>
  406de4:	428b      	cmp	r3, r1
  406de6:	f000 8273 	beq.w	4072d0 <_dtoa_r+0xab0>
  406dea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406dee:	2a39      	cmp	r2, #57	; 0x39
  406df0:	f103 0501 	add.w	r5, r3, #1
  406df4:	d0f6      	beq.n	406de4 <_dtoa_r+0x5c4>
  406df6:	3201      	adds	r2, #1
  406df8:	701a      	strb	r2, [r3, #0]
  406dfa:	4641      	mov	r1, r8
  406dfc:	4620      	mov	r0, r4
  406dfe:	f001 f903 	bl	408008 <_Bfree>
  406e02:	2e00      	cmp	r6, #0
  406e04:	f43f aedf 	beq.w	406bc6 <_dtoa_r+0x3a6>
  406e08:	f1ba 0f00 	cmp.w	sl, #0
  406e0c:	d005      	beq.n	406e1a <_dtoa_r+0x5fa>
  406e0e:	45b2      	cmp	sl, r6
  406e10:	d003      	beq.n	406e1a <_dtoa_r+0x5fa>
  406e12:	4651      	mov	r1, sl
  406e14:	4620      	mov	r0, r4
  406e16:	f001 f8f7 	bl	408008 <_Bfree>
  406e1a:	4631      	mov	r1, r6
  406e1c:	4620      	mov	r0, r4
  406e1e:	f001 f8f3 	bl	408008 <_Bfree>
  406e22:	e6d0      	b.n	406bc6 <_dtoa_r+0x3a6>
  406e24:	201c      	movs	r0, #28
  406e26:	e783      	b.n	406d30 <_dtoa_r+0x510>
  406e28:	4b04      	ldr	r3, [pc, #16]	; (406e3c <_dtoa_r+0x61c>)
  406e2a:	9a02      	ldr	r2, [sp, #8]
  406e2c:	1b5b      	subs	r3, r3, r5
  406e2e:	fa02 f003 	lsl.w	r0, r2, r3
  406e32:	e56d      	b.n	406910 <_dtoa_r+0xf0>
  406e34:	900b      	str	r0, [sp, #44]	; 0x2c
  406e36:	e5b4      	b.n	4069a2 <_dtoa_r+0x182>
  406e38:	40240000 	.word	0x40240000
  406e3c:	fffffbee 	.word	0xfffffbee
  406e40:	4631      	mov	r1, r6
  406e42:	2300      	movs	r3, #0
  406e44:	4620      	mov	r0, r4
  406e46:	220a      	movs	r2, #10
  406e48:	f001 f8e8 	bl	40801c <__multadd>
  406e4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406e4e:	2b00      	cmp	r3, #0
  406e50:	4606      	mov	r6, r0
  406e52:	f340 840c 	ble.w	40766e <_dtoa_r+0xe4e>
  406e56:	9306      	str	r3, [sp, #24]
  406e58:	2d00      	cmp	r5, #0
  406e5a:	dd05      	ble.n	406e68 <_dtoa_r+0x648>
  406e5c:	4631      	mov	r1, r6
  406e5e:	462a      	mov	r2, r5
  406e60:	4620      	mov	r0, r4
  406e62:	f001 fa5f 	bl	408324 <__lshift>
  406e66:	4606      	mov	r6, r0
  406e68:	f1b9 0f00 	cmp.w	r9, #0
  406e6c:	f040 82e9 	bne.w	407442 <_dtoa_r+0xc22>
  406e70:	46b1      	mov	r9, r6
  406e72:	9b06      	ldr	r3, [sp, #24]
  406e74:	9a07      	ldr	r2, [sp, #28]
  406e76:	3b01      	subs	r3, #1
  406e78:	18d3      	adds	r3, r2, r3
  406e7a:	9308      	str	r3, [sp, #32]
  406e7c:	9b02      	ldr	r3, [sp, #8]
  406e7e:	f003 0301 	and.w	r3, r3, #1
  406e82:	9309      	str	r3, [sp, #36]	; 0x24
  406e84:	4617      	mov	r7, r2
  406e86:	4641      	mov	r1, r8
  406e88:	4658      	mov	r0, fp
  406e8a:	f7ff fc33 	bl	4066f4 <quorem>
  406e8e:	4631      	mov	r1, r6
  406e90:	4605      	mov	r5, r0
  406e92:	4658      	mov	r0, fp
  406e94:	f001 fa9c 	bl	4083d0 <__mcmp>
  406e98:	464a      	mov	r2, r9
  406e9a:	4682      	mov	sl, r0
  406e9c:	4641      	mov	r1, r8
  406e9e:	4620      	mov	r0, r4
  406ea0:	f001 faba 	bl	408418 <__mdiff>
  406ea4:	68c2      	ldr	r2, [r0, #12]
  406ea6:	4603      	mov	r3, r0
  406ea8:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  406eac:	2a00      	cmp	r2, #0
  406eae:	f040 81b8 	bne.w	407222 <_dtoa_r+0xa02>
  406eb2:	4619      	mov	r1, r3
  406eb4:	4658      	mov	r0, fp
  406eb6:	f8cd c018 	str.w	ip, [sp, #24]
  406eba:	9305      	str	r3, [sp, #20]
  406ebc:	f001 fa88 	bl	4083d0 <__mcmp>
  406ec0:	9b05      	ldr	r3, [sp, #20]
  406ec2:	9002      	str	r0, [sp, #8]
  406ec4:	4619      	mov	r1, r3
  406ec6:	4620      	mov	r0, r4
  406ec8:	f001 f89e 	bl	408008 <_Bfree>
  406ecc:	9a02      	ldr	r2, [sp, #8]
  406ece:	f8dd c018 	ldr.w	ip, [sp, #24]
  406ed2:	b92a      	cbnz	r2, 406ee0 <_dtoa_r+0x6c0>
  406ed4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406ed6:	b91b      	cbnz	r3, 406ee0 <_dtoa_r+0x6c0>
  406ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406eda:	2b00      	cmp	r3, #0
  406edc:	f000 83a7 	beq.w	40762e <_dtoa_r+0xe0e>
  406ee0:	f1ba 0f00 	cmp.w	sl, #0
  406ee4:	f2c0 8251 	blt.w	40738a <_dtoa_r+0xb6a>
  406ee8:	d105      	bne.n	406ef6 <_dtoa_r+0x6d6>
  406eea:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406eec:	b91b      	cbnz	r3, 406ef6 <_dtoa_r+0x6d6>
  406eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406ef0:	2b00      	cmp	r3, #0
  406ef2:	f000 824a 	beq.w	40738a <_dtoa_r+0xb6a>
  406ef6:	2a00      	cmp	r2, #0
  406ef8:	f300 82b7 	bgt.w	40746a <_dtoa_r+0xc4a>
  406efc:	9b08      	ldr	r3, [sp, #32]
  406efe:	f887 c000 	strb.w	ip, [r7]
  406f02:	f107 0a01 	add.w	sl, r7, #1
  406f06:	429f      	cmp	r7, r3
  406f08:	4655      	mov	r5, sl
  406f0a:	f000 82ba 	beq.w	407482 <_dtoa_r+0xc62>
  406f0e:	4659      	mov	r1, fp
  406f10:	220a      	movs	r2, #10
  406f12:	2300      	movs	r3, #0
  406f14:	4620      	mov	r0, r4
  406f16:	f001 f881 	bl	40801c <__multadd>
  406f1a:	454e      	cmp	r6, r9
  406f1c:	4683      	mov	fp, r0
  406f1e:	4631      	mov	r1, r6
  406f20:	4620      	mov	r0, r4
  406f22:	f04f 020a 	mov.w	r2, #10
  406f26:	f04f 0300 	mov.w	r3, #0
  406f2a:	f000 8174 	beq.w	407216 <_dtoa_r+0x9f6>
  406f2e:	f001 f875 	bl	40801c <__multadd>
  406f32:	4649      	mov	r1, r9
  406f34:	4606      	mov	r6, r0
  406f36:	220a      	movs	r2, #10
  406f38:	4620      	mov	r0, r4
  406f3a:	2300      	movs	r3, #0
  406f3c:	f001 f86e 	bl	40801c <__multadd>
  406f40:	4657      	mov	r7, sl
  406f42:	4681      	mov	r9, r0
  406f44:	e79f      	b.n	406e86 <_dtoa_r+0x666>
  406f46:	2301      	movs	r3, #1
  406f48:	9309      	str	r3, [sp, #36]	; 0x24
  406f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406f4c:	2b00      	cmp	r3, #0
  406f4e:	f340 8213 	ble.w	407378 <_dtoa_r+0xb58>
  406f52:	461f      	mov	r7, r3
  406f54:	461e      	mov	r6, r3
  406f56:	930c      	str	r3, [sp, #48]	; 0x30
  406f58:	9306      	str	r3, [sp, #24]
  406f5a:	2100      	movs	r1, #0
  406f5c:	2f17      	cmp	r7, #23
  406f5e:	6461      	str	r1, [r4, #68]	; 0x44
  406f60:	d90a      	bls.n	406f78 <_dtoa_r+0x758>
  406f62:	2201      	movs	r2, #1
  406f64:	2304      	movs	r3, #4
  406f66:	005b      	lsls	r3, r3, #1
  406f68:	f103 0014 	add.w	r0, r3, #20
  406f6c:	4287      	cmp	r7, r0
  406f6e:	4611      	mov	r1, r2
  406f70:	f102 0201 	add.w	r2, r2, #1
  406f74:	d2f7      	bcs.n	406f66 <_dtoa_r+0x746>
  406f76:	6461      	str	r1, [r4, #68]	; 0x44
  406f78:	4620      	mov	r0, r4
  406f7a:	f001 f81f 	bl	407fbc <_Balloc>
  406f7e:	2e0e      	cmp	r6, #14
  406f80:	9007      	str	r0, [sp, #28]
  406f82:	6420      	str	r0, [r4, #64]	; 0x40
  406f84:	f63f ad5c 	bhi.w	406a40 <_dtoa_r+0x220>
  406f88:	2d00      	cmp	r5, #0
  406f8a:	f43f ad59 	beq.w	406a40 <_dtoa_r+0x220>
  406f8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406f92:	9904      	ldr	r1, [sp, #16]
  406f94:	2900      	cmp	r1, #0
  406f96:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  406f9a:	f340 8221 	ble.w	4073e0 <_dtoa_r+0xbc0>
  406f9e:	4bb7      	ldr	r3, [pc, #732]	; (40727c <_dtoa_r+0xa5c>)
  406fa0:	f001 020f 	and.w	r2, r1, #15
  406fa4:	110d      	asrs	r5, r1, #4
  406fa6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406faa:	06e9      	lsls	r1, r5, #27
  406fac:	e9d3 6700 	ldrd	r6, r7, [r3]
  406fb0:	f140 81db 	bpl.w	40736a <_dtoa_r+0xb4a>
  406fb4:	4bb2      	ldr	r3, [pc, #712]	; (407280 <_dtoa_r+0xa60>)
  406fb6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  406fba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406fbe:	f7fd f8b5 	bl	40412c <__aeabi_ddiv>
  406fc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  406fc6:	f005 050f 	and.w	r5, r5, #15
  406fca:	f04f 0803 	mov.w	r8, #3
  406fce:	b18d      	cbz	r5, 406ff4 <_dtoa_r+0x7d4>
  406fd0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 407280 <_dtoa_r+0xa60>
  406fd4:	4630      	mov	r0, r6
  406fd6:	4639      	mov	r1, r7
  406fd8:	07ea      	lsls	r2, r5, #31
  406fda:	d505      	bpl.n	406fe8 <_dtoa_r+0x7c8>
  406fdc:	e9d9 2300 	ldrd	r2, r3, [r9]
  406fe0:	f108 0801 	add.w	r8, r8, #1
  406fe4:	f7fc ff78 	bl	403ed8 <__aeabi_dmul>
  406fe8:	106d      	asrs	r5, r5, #1
  406fea:	f109 0908 	add.w	r9, r9, #8
  406fee:	d1f3      	bne.n	406fd8 <_dtoa_r+0x7b8>
  406ff0:	4606      	mov	r6, r0
  406ff2:	460f      	mov	r7, r1
  406ff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406ff8:	4632      	mov	r2, r6
  406ffa:	463b      	mov	r3, r7
  406ffc:	f7fd f896 	bl	40412c <__aeabi_ddiv>
  407000:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407006:	b143      	cbz	r3, 40701a <_dtoa_r+0x7fa>
  407008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40700c:	2200      	movs	r2, #0
  40700e:	4b9d      	ldr	r3, [pc, #628]	; (407284 <_dtoa_r+0xa64>)
  407010:	f7fd f9d4 	bl	4043bc <__aeabi_dcmplt>
  407014:	2800      	cmp	r0, #0
  407016:	f040 82ac 	bne.w	407572 <_dtoa_r+0xd52>
  40701a:	4640      	mov	r0, r8
  40701c:	f7fc fef6 	bl	403e0c <__aeabi_i2d>
  407020:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407024:	f7fc ff58 	bl	403ed8 <__aeabi_dmul>
  407028:	4b97      	ldr	r3, [pc, #604]	; (407288 <_dtoa_r+0xa68>)
  40702a:	2200      	movs	r2, #0
  40702c:	f7fc fda2 	bl	403b74 <__adddf3>
  407030:	9b06      	ldr	r3, [sp, #24]
  407032:	4606      	mov	r6, r0
  407034:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407038:	2b00      	cmp	r3, #0
  40703a:	f000 8162 	beq.w	407302 <_dtoa_r+0xae2>
  40703e:	9b04      	ldr	r3, [sp, #16]
  407040:	f8dd 9018 	ldr.w	r9, [sp, #24]
  407044:	9312      	str	r3, [sp, #72]	; 0x48
  407046:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407048:	2b00      	cmp	r3, #0
  40704a:	f000 8221 	beq.w	407490 <_dtoa_r+0xc70>
  40704e:	4b8b      	ldr	r3, [pc, #556]	; (40727c <_dtoa_r+0xa5c>)
  407050:	498e      	ldr	r1, [pc, #568]	; (40728c <_dtoa_r+0xa6c>)
  407052:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  407056:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40705a:	2000      	movs	r0, #0
  40705c:	f7fd f866 	bl	40412c <__aeabi_ddiv>
  407060:	4632      	mov	r2, r6
  407062:	463b      	mov	r3, r7
  407064:	f7fc fd84 	bl	403b70 <__aeabi_dsub>
  407068:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40706c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407070:	4639      	mov	r1, r7
  407072:	4630      	mov	r0, r6
  407074:	f7fd f9ca 	bl	40440c <__aeabi_d2iz>
  407078:	4605      	mov	r5, r0
  40707a:	f7fc fec7 	bl	403e0c <__aeabi_i2d>
  40707e:	3530      	adds	r5, #48	; 0x30
  407080:	4602      	mov	r2, r0
  407082:	460b      	mov	r3, r1
  407084:	4630      	mov	r0, r6
  407086:	4639      	mov	r1, r7
  407088:	f7fc fd72 	bl	403b70 <__aeabi_dsub>
  40708c:	fa5f f885 	uxtb.w	r8, r5
  407090:	9d07      	ldr	r5, [sp, #28]
  407092:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  407096:	f885 8000 	strb.w	r8, [r5]
  40709a:	4606      	mov	r6, r0
  40709c:	460f      	mov	r7, r1
  40709e:	3501      	adds	r5, #1
  4070a0:	f7fd f98c 	bl	4043bc <__aeabi_dcmplt>
  4070a4:	2800      	cmp	r0, #0
  4070a6:	f040 82b2 	bne.w	40760e <_dtoa_r+0xdee>
  4070aa:	4632      	mov	r2, r6
  4070ac:	463b      	mov	r3, r7
  4070ae:	2000      	movs	r0, #0
  4070b0:	4974      	ldr	r1, [pc, #464]	; (407284 <_dtoa_r+0xa64>)
  4070b2:	f7fc fd5d 	bl	403b70 <__aeabi_dsub>
  4070b6:	4602      	mov	r2, r0
  4070b8:	460b      	mov	r3, r1
  4070ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4070be:	f7fd f99b 	bl	4043f8 <__aeabi_dcmpgt>
  4070c2:	2800      	cmp	r0, #0
  4070c4:	f040 82ac 	bne.w	407620 <_dtoa_r+0xe00>
  4070c8:	f1b9 0f01 	cmp.w	r9, #1
  4070cc:	f340 8138 	ble.w	407340 <_dtoa_r+0xb20>
  4070d0:	9b07      	ldr	r3, [sp, #28]
  4070d2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  4070d6:	f8cd b008 	str.w	fp, [sp, #8]
  4070da:	4499      	add	r9, r3
  4070dc:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4070e0:	46a0      	mov	r8, r4
  4070e2:	e00d      	b.n	407100 <_dtoa_r+0x8e0>
  4070e4:	2000      	movs	r0, #0
  4070e6:	4967      	ldr	r1, [pc, #412]	; (407284 <_dtoa_r+0xa64>)
  4070e8:	f7fc fd42 	bl	403b70 <__aeabi_dsub>
  4070ec:	4652      	mov	r2, sl
  4070ee:	465b      	mov	r3, fp
  4070f0:	f7fd f964 	bl	4043bc <__aeabi_dcmplt>
  4070f4:	2800      	cmp	r0, #0
  4070f6:	f040 828e 	bne.w	407616 <_dtoa_r+0xdf6>
  4070fa:	454d      	cmp	r5, r9
  4070fc:	f000 811b 	beq.w	407336 <_dtoa_r+0xb16>
  407100:	4650      	mov	r0, sl
  407102:	4659      	mov	r1, fp
  407104:	2200      	movs	r2, #0
  407106:	4b62      	ldr	r3, [pc, #392]	; (407290 <_dtoa_r+0xa70>)
  407108:	f7fc fee6 	bl	403ed8 <__aeabi_dmul>
  40710c:	2200      	movs	r2, #0
  40710e:	4b60      	ldr	r3, [pc, #384]	; (407290 <_dtoa_r+0xa70>)
  407110:	4682      	mov	sl, r0
  407112:	468b      	mov	fp, r1
  407114:	4630      	mov	r0, r6
  407116:	4639      	mov	r1, r7
  407118:	f7fc fede 	bl	403ed8 <__aeabi_dmul>
  40711c:	460f      	mov	r7, r1
  40711e:	4606      	mov	r6, r0
  407120:	f7fd f974 	bl	40440c <__aeabi_d2iz>
  407124:	4604      	mov	r4, r0
  407126:	f7fc fe71 	bl	403e0c <__aeabi_i2d>
  40712a:	4602      	mov	r2, r0
  40712c:	460b      	mov	r3, r1
  40712e:	4630      	mov	r0, r6
  407130:	4639      	mov	r1, r7
  407132:	f7fc fd1d 	bl	403b70 <__aeabi_dsub>
  407136:	3430      	adds	r4, #48	; 0x30
  407138:	b2e4      	uxtb	r4, r4
  40713a:	4652      	mov	r2, sl
  40713c:	465b      	mov	r3, fp
  40713e:	f805 4b01 	strb.w	r4, [r5], #1
  407142:	4606      	mov	r6, r0
  407144:	460f      	mov	r7, r1
  407146:	f7fd f939 	bl	4043bc <__aeabi_dcmplt>
  40714a:	4632      	mov	r2, r6
  40714c:	463b      	mov	r3, r7
  40714e:	2800      	cmp	r0, #0
  407150:	d0c8      	beq.n	4070e4 <_dtoa_r+0x8c4>
  407152:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407154:	f8dd b008 	ldr.w	fp, [sp, #8]
  407158:	9304      	str	r3, [sp, #16]
  40715a:	4644      	mov	r4, r8
  40715c:	e533      	b.n	406bc6 <_dtoa_r+0x3a6>
  40715e:	2300      	movs	r3, #0
  407160:	9309      	str	r3, [sp, #36]	; 0x24
  407162:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407164:	9a04      	ldr	r2, [sp, #16]
  407166:	4413      	add	r3, r2
  407168:	930c      	str	r3, [sp, #48]	; 0x30
  40716a:	3301      	adds	r3, #1
  40716c:	2b00      	cmp	r3, #0
  40716e:	9306      	str	r3, [sp, #24]
  407170:	f340 8109 	ble.w	407386 <_dtoa_r+0xb66>
  407174:	9e06      	ldr	r6, [sp, #24]
  407176:	4637      	mov	r7, r6
  407178:	e6ef      	b.n	406f5a <_dtoa_r+0x73a>
  40717a:	2300      	movs	r3, #0
  40717c:	9309      	str	r3, [sp, #36]	; 0x24
  40717e:	e6e4      	b.n	406f4a <_dtoa_r+0x72a>
  407180:	9b06      	ldr	r3, [sp, #24]
  407182:	2b00      	cmp	r3, #0
  407184:	f73f ac6d 	bgt.w	406a62 <_dtoa_r+0x242>
  407188:	f040 8262 	bne.w	407650 <_dtoa_r+0xe30>
  40718c:	4640      	mov	r0, r8
  40718e:	2200      	movs	r2, #0
  407190:	4b40      	ldr	r3, [pc, #256]	; (407294 <_dtoa_r+0xa74>)
  407192:	4649      	mov	r1, r9
  407194:	f7fc fea0 	bl	403ed8 <__aeabi_dmul>
  407198:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40719c:	f7fd f922 	bl	4043e4 <__aeabi_dcmpge>
  4071a0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4071a4:	4646      	mov	r6, r8
  4071a6:	2800      	cmp	r0, #0
  4071a8:	f000 808a 	beq.w	4072c0 <_dtoa_r+0xaa0>
  4071ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4071ae:	9d07      	ldr	r5, [sp, #28]
  4071b0:	43db      	mvns	r3, r3
  4071b2:	9304      	str	r3, [sp, #16]
  4071b4:	4641      	mov	r1, r8
  4071b6:	4620      	mov	r0, r4
  4071b8:	f000 ff26 	bl	408008 <_Bfree>
  4071bc:	2e00      	cmp	r6, #0
  4071be:	f47f ae2c 	bne.w	406e1a <_dtoa_r+0x5fa>
  4071c2:	e500      	b.n	406bc6 <_dtoa_r+0x3a6>
  4071c4:	4659      	mov	r1, fp
  4071c6:	4620      	mov	r0, r4
  4071c8:	f001 f85c 	bl	408284 <__pow5mult>
  4071cc:	4683      	mov	fp, r0
  4071ce:	e557      	b.n	406c80 <_dtoa_r+0x460>
  4071d0:	9b02      	ldr	r3, [sp, #8]
  4071d2:	2b00      	cmp	r3, #0
  4071d4:	f47f ad66 	bne.w	406ca4 <_dtoa_r+0x484>
  4071d8:	9b03      	ldr	r3, [sp, #12]
  4071da:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4071de:	2b00      	cmp	r3, #0
  4071e0:	f47f ad94 	bne.w	406d0c <_dtoa_r+0x4ec>
  4071e4:	9b03      	ldr	r3, [sp, #12]
  4071e6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  4071ea:	0d3f      	lsrs	r7, r7, #20
  4071ec:	053f      	lsls	r7, r7, #20
  4071ee:	2f00      	cmp	r7, #0
  4071f0:	f000 821a 	beq.w	407628 <_dtoa_r+0xe08>
  4071f4:	9b05      	ldr	r3, [sp, #20]
  4071f6:	3301      	adds	r3, #1
  4071f8:	9305      	str	r3, [sp, #20]
  4071fa:	f10a 0a01 	add.w	sl, sl, #1
  4071fe:	f04f 0901 	mov.w	r9, #1
  407202:	e585      	b.n	406d10 <_dtoa_r+0x4f0>
  407204:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407206:	2a00      	cmp	r2, #0
  407208:	f000 81a5 	beq.w	407556 <_dtoa_r+0xd36>
  40720c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407210:	9f08      	ldr	r7, [sp, #32]
  407212:	9d05      	ldr	r5, [sp, #20]
  407214:	e4ff      	b.n	406c16 <_dtoa_r+0x3f6>
  407216:	f000 ff01 	bl	40801c <__multadd>
  40721a:	4657      	mov	r7, sl
  40721c:	4606      	mov	r6, r0
  40721e:	4681      	mov	r9, r0
  407220:	e631      	b.n	406e86 <_dtoa_r+0x666>
  407222:	4601      	mov	r1, r0
  407224:	4620      	mov	r0, r4
  407226:	f8cd c008 	str.w	ip, [sp, #8]
  40722a:	f000 feed 	bl	408008 <_Bfree>
  40722e:	2201      	movs	r2, #1
  407230:	f8dd c008 	ldr.w	ip, [sp, #8]
  407234:	e654      	b.n	406ee0 <_dtoa_r+0x6c0>
  407236:	4658      	mov	r0, fp
  407238:	4641      	mov	r1, r8
  40723a:	f001 f8c9 	bl	4083d0 <__mcmp>
  40723e:	2800      	cmp	r0, #0
  407240:	f6bf ad91 	bge.w	406d66 <_dtoa_r+0x546>
  407244:	9f04      	ldr	r7, [sp, #16]
  407246:	4659      	mov	r1, fp
  407248:	2300      	movs	r3, #0
  40724a:	4620      	mov	r0, r4
  40724c:	220a      	movs	r2, #10
  40724e:	3f01      	subs	r7, #1
  407250:	9704      	str	r7, [sp, #16]
  407252:	f000 fee3 	bl	40801c <__multadd>
  407256:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407258:	4683      	mov	fp, r0
  40725a:	2b00      	cmp	r3, #0
  40725c:	f47f adf0 	bne.w	406e40 <_dtoa_r+0x620>
  407260:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407262:	2b00      	cmp	r3, #0
  407264:	f340 81f8 	ble.w	407658 <_dtoa_r+0xe38>
  407268:	9306      	str	r3, [sp, #24]
  40726a:	e583      	b.n	406d74 <_dtoa_r+0x554>
  40726c:	9807      	ldr	r0, [sp, #28]
  40726e:	f7ff bb0b 	b.w	406888 <_dtoa_r+0x68>
  407272:	9b02      	ldr	r3, [sp, #8]
  407274:	2b00      	cmp	r3, #0
  407276:	f47f ad49 	bne.w	406d0c <_dtoa_r+0x4ec>
  40727a:	e7ad      	b.n	4071d8 <_dtoa_r+0x9b8>
  40727c:	00408d58 	.word	0x00408d58
  407280:	00408e30 	.word	0x00408e30
  407284:	3ff00000 	.word	0x3ff00000
  407288:	401c0000 	.word	0x401c0000
  40728c:	3fe00000 	.word	0x3fe00000
  407290:	40240000 	.word	0x40240000
  407294:	40140000 	.word	0x40140000
  407298:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40729a:	2b02      	cmp	r3, #2
  40729c:	f77f ad67 	ble.w	406d6e <_dtoa_r+0x54e>
  4072a0:	9b06      	ldr	r3, [sp, #24]
  4072a2:	2b00      	cmp	r3, #0
  4072a4:	d182      	bne.n	4071ac <_dtoa_r+0x98c>
  4072a6:	4641      	mov	r1, r8
  4072a8:	2205      	movs	r2, #5
  4072aa:	4620      	mov	r0, r4
  4072ac:	f000 feb6 	bl	40801c <__multadd>
  4072b0:	4680      	mov	r8, r0
  4072b2:	4641      	mov	r1, r8
  4072b4:	4658      	mov	r0, fp
  4072b6:	f001 f88b 	bl	4083d0 <__mcmp>
  4072ba:	2800      	cmp	r0, #0
  4072bc:	f77f af76 	ble.w	4071ac <_dtoa_r+0x98c>
  4072c0:	9a04      	ldr	r2, [sp, #16]
  4072c2:	9907      	ldr	r1, [sp, #28]
  4072c4:	2331      	movs	r3, #49	; 0x31
  4072c6:	3201      	adds	r2, #1
  4072c8:	9204      	str	r2, [sp, #16]
  4072ca:	700b      	strb	r3, [r1, #0]
  4072cc:	1c4d      	adds	r5, r1, #1
  4072ce:	e771      	b.n	4071b4 <_dtoa_r+0x994>
  4072d0:	9a04      	ldr	r2, [sp, #16]
  4072d2:	3201      	adds	r2, #1
  4072d4:	9204      	str	r2, [sp, #16]
  4072d6:	9a07      	ldr	r2, [sp, #28]
  4072d8:	2331      	movs	r3, #49	; 0x31
  4072da:	7013      	strb	r3, [r2, #0]
  4072dc:	e58d      	b.n	406dfa <_dtoa_r+0x5da>
  4072de:	f8dd b008 	ldr.w	fp, [sp, #8]
  4072e2:	9c05      	ldr	r4, [sp, #20]
  4072e4:	e46f      	b.n	406bc6 <_dtoa_r+0x3a6>
  4072e6:	4640      	mov	r0, r8
  4072e8:	f7fc fd90 	bl	403e0c <__aeabi_i2d>
  4072ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4072f0:	f7fc fdf2 	bl	403ed8 <__aeabi_dmul>
  4072f4:	2200      	movs	r2, #0
  4072f6:	4bbc      	ldr	r3, [pc, #752]	; (4075e8 <_dtoa_r+0xdc8>)
  4072f8:	f7fc fc3c 	bl	403b74 <__adddf3>
  4072fc:	4606      	mov	r6, r0
  4072fe:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407302:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407306:	2200      	movs	r2, #0
  407308:	4bb8      	ldr	r3, [pc, #736]	; (4075ec <_dtoa_r+0xdcc>)
  40730a:	f7fc fc31 	bl	403b70 <__aeabi_dsub>
  40730e:	4632      	mov	r2, r6
  407310:	463b      	mov	r3, r7
  407312:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407316:	f7fd f86f 	bl	4043f8 <__aeabi_dcmpgt>
  40731a:	4680      	mov	r8, r0
  40731c:	2800      	cmp	r0, #0
  40731e:	f040 80b3 	bne.w	407488 <_dtoa_r+0xc68>
  407322:	4632      	mov	r2, r6
  407324:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  407328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40732c:	f7fd f846 	bl	4043bc <__aeabi_dcmplt>
  407330:	b130      	cbz	r0, 407340 <_dtoa_r+0xb20>
  407332:	4646      	mov	r6, r8
  407334:	e73a      	b.n	4071ac <_dtoa_r+0x98c>
  407336:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  40733a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40733e:	4644      	mov	r4, r8
  407340:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407344:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407348:	f7ff bb7a 	b.w	406a40 <_dtoa_r+0x220>
  40734c:	4659      	mov	r1, fp
  40734e:	9a08      	ldr	r2, [sp, #32]
  407350:	4620      	mov	r0, r4
  407352:	f000 ff97 	bl	408284 <__pow5mult>
  407356:	4683      	mov	fp, r0
  407358:	e492      	b.n	406c80 <_dtoa_r+0x460>
  40735a:	9b08      	ldr	r3, [sp, #32]
  40735c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40735e:	9708      	str	r7, [sp, #32]
  407360:	1afb      	subs	r3, r7, r3
  407362:	441a      	add	r2, r3
  407364:	920a      	str	r2, [sp, #40]	; 0x28
  407366:	2700      	movs	r7, #0
  407368:	e44f      	b.n	406c0a <_dtoa_r+0x3ea>
  40736a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40736e:	f04f 0802 	mov.w	r8, #2
  407372:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407376:	e62a      	b.n	406fce <_dtoa_r+0x7ae>
  407378:	2601      	movs	r6, #1
  40737a:	9621      	str	r6, [sp, #132]	; 0x84
  40737c:	960c      	str	r6, [sp, #48]	; 0x30
  40737e:	9606      	str	r6, [sp, #24]
  407380:	2100      	movs	r1, #0
  407382:	6461      	str	r1, [r4, #68]	; 0x44
  407384:	e5f8      	b.n	406f78 <_dtoa_r+0x758>
  407386:	461e      	mov	r6, r3
  407388:	e7fa      	b.n	407380 <_dtoa_r+0xb60>
  40738a:	2a00      	cmp	r2, #0
  40738c:	dd15      	ble.n	4073ba <_dtoa_r+0xb9a>
  40738e:	4659      	mov	r1, fp
  407390:	2201      	movs	r2, #1
  407392:	4620      	mov	r0, r4
  407394:	f8cd c008 	str.w	ip, [sp, #8]
  407398:	f000 ffc4 	bl	408324 <__lshift>
  40739c:	4641      	mov	r1, r8
  40739e:	4683      	mov	fp, r0
  4073a0:	f001 f816 	bl	4083d0 <__mcmp>
  4073a4:	2800      	cmp	r0, #0
  4073a6:	f8dd c008 	ldr.w	ip, [sp, #8]
  4073aa:	f340 814a 	ble.w	407642 <_dtoa_r+0xe22>
  4073ae:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4073b2:	f000 8106 	beq.w	4075c2 <_dtoa_r+0xda2>
  4073b6:	f10c 0c01 	add.w	ip, ip, #1
  4073ba:	46b2      	mov	sl, r6
  4073bc:	f887 c000 	strb.w	ip, [r7]
  4073c0:	1c7d      	adds	r5, r7, #1
  4073c2:	464e      	mov	r6, r9
  4073c4:	e519      	b.n	406dfa <_dtoa_r+0x5da>
  4073c6:	d104      	bne.n	4073d2 <_dtoa_r+0xbb2>
  4073c8:	f01c 0f01 	tst.w	ip, #1
  4073cc:	d001      	beq.n	4073d2 <_dtoa_r+0xbb2>
  4073ce:	e504      	b.n	406dda <_dtoa_r+0x5ba>
  4073d0:	4615      	mov	r5, r2
  4073d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4073d6:	2b30      	cmp	r3, #48	; 0x30
  4073d8:	f105 32ff 	add.w	r2, r5, #4294967295
  4073dc:	d0f8      	beq.n	4073d0 <_dtoa_r+0xbb0>
  4073de:	e50c      	b.n	406dfa <_dtoa_r+0x5da>
  4073e0:	9b04      	ldr	r3, [sp, #16]
  4073e2:	425d      	negs	r5, r3
  4073e4:	2d00      	cmp	r5, #0
  4073e6:	f000 80bd 	beq.w	407564 <_dtoa_r+0xd44>
  4073ea:	4b81      	ldr	r3, [pc, #516]	; (4075f0 <_dtoa_r+0xdd0>)
  4073ec:	f005 020f 	and.w	r2, r5, #15
  4073f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4073f8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4073fc:	f7fc fd6c 	bl	403ed8 <__aeabi_dmul>
  407400:	112d      	asrs	r5, r5, #4
  407402:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407406:	f000 812c 	beq.w	407662 <_dtoa_r+0xe42>
  40740a:	4e7a      	ldr	r6, [pc, #488]	; (4075f4 <_dtoa_r+0xdd4>)
  40740c:	f04f 0802 	mov.w	r8, #2
  407410:	07eb      	lsls	r3, r5, #31
  407412:	d505      	bpl.n	407420 <_dtoa_r+0xc00>
  407414:	e9d6 2300 	ldrd	r2, r3, [r6]
  407418:	f108 0801 	add.w	r8, r8, #1
  40741c:	f7fc fd5c 	bl	403ed8 <__aeabi_dmul>
  407420:	106d      	asrs	r5, r5, #1
  407422:	f106 0608 	add.w	r6, r6, #8
  407426:	d1f3      	bne.n	407410 <_dtoa_r+0xbf0>
  407428:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40742c:	e5ea      	b.n	407004 <_dtoa_r+0x7e4>
  40742e:	9a04      	ldr	r2, [sp, #16]
  407430:	3201      	adds	r2, #1
  407432:	9204      	str	r2, [sp, #16]
  407434:	9a07      	ldr	r2, [sp, #28]
  407436:	2330      	movs	r3, #48	; 0x30
  407438:	7013      	strb	r3, [r2, #0]
  40743a:	2331      	movs	r3, #49	; 0x31
  40743c:	7013      	strb	r3, [r2, #0]
  40743e:	f7ff bbc2 	b.w	406bc6 <_dtoa_r+0x3a6>
  407442:	6871      	ldr	r1, [r6, #4]
  407444:	4620      	mov	r0, r4
  407446:	f000 fdb9 	bl	407fbc <_Balloc>
  40744a:	6933      	ldr	r3, [r6, #16]
  40744c:	1c9a      	adds	r2, r3, #2
  40744e:	4605      	mov	r5, r0
  407450:	0092      	lsls	r2, r2, #2
  407452:	f106 010c 	add.w	r1, r6, #12
  407456:	300c      	adds	r0, #12
  407458:	f7fd fd82 	bl	404f60 <memcpy>
  40745c:	4620      	mov	r0, r4
  40745e:	4629      	mov	r1, r5
  407460:	2201      	movs	r2, #1
  407462:	f000 ff5f 	bl	408324 <__lshift>
  407466:	4681      	mov	r9, r0
  407468:	e503      	b.n	406e72 <_dtoa_r+0x652>
  40746a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40746e:	f000 80a8 	beq.w	4075c2 <_dtoa_r+0xda2>
  407472:	f10c 0c01 	add.w	ip, ip, #1
  407476:	46b2      	mov	sl, r6
  407478:	f887 c000 	strb.w	ip, [r7]
  40747c:	1c7d      	adds	r5, r7, #1
  40747e:	464e      	mov	r6, r9
  407480:	e4bb      	b.n	406dfa <_dtoa_r+0x5da>
  407482:	46b2      	mov	sl, r6
  407484:	464e      	mov	r6, r9
  407486:	e498      	b.n	406dba <_dtoa_r+0x59a>
  407488:	f04f 0800 	mov.w	r8, #0
  40748c:	4646      	mov	r6, r8
  40748e:	e717      	b.n	4072c0 <_dtoa_r+0xaa0>
  407490:	4957      	ldr	r1, [pc, #348]	; (4075f0 <_dtoa_r+0xdd0>)
  407492:	f109 33ff 	add.w	r3, r9, #4294967295
  407496:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40749a:	4632      	mov	r2, r6
  40749c:	9313      	str	r3, [sp, #76]	; 0x4c
  40749e:	e9d1 0100 	ldrd	r0, r1, [r1]
  4074a2:	463b      	mov	r3, r7
  4074a4:	f7fc fd18 	bl	403ed8 <__aeabi_dmul>
  4074a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4074ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4074b0:	4639      	mov	r1, r7
  4074b2:	4630      	mov	r0, r6
  4074b4:	f7fc ffaa 	bl	40440c <__aeabi_d2iz>
  4074b8:	4605      	mov	r5, r0
  4074ba:	f7fc fca7 	bl	403e0c <__aeabi_i2d>
  4074be:	4602      	mov	r2, r0
  4074c0:	460b      	mov	r3, r1
  4074c2:	4630      	mov	r0, r6
  4074c4:	4639      	mov	r1, r7
  4074c6:	f7fc fb53 	bl	403b70 <__aeabi_dsub>
  4074ca:	9a07      	ldr	r2, [sp, #28]
  4074cc:	3530      	adds	r5, #48	; 0x30
  4074ce:	f1b9 0f01 	cmp.w	r9, #1
  4074d2:	7015      	strb	r5, [r2, #0]
  4074d4:	4606      	mov	r6, r0
  4074d6:	460f      	mov	r7, r1
  4074d8:	f102 0501 	add.w	r5, r2, #1
  4074dc:	d023      	beq.n	407526 <_dtoa_r+0xd06>
  4074de:	9b07      	ldr	r3, [sp, #28]
  4074e0:	f8cd a008 	str.w	sl, [sp, #8]
  4074e4:	444b      	add	r3, r9
  4074e6:	465e      	mov	r6, fp
  4074e8:	469a      	mov	sl, r3
  4074ea:	46ab      	mov	fp, r5
  4074ec:	2200      	movs	r2, #0
  4074ee:	4b42      	ldr	r3, [pc, #264]	; (4075f8 <_dtoa_r+0xdd8>)
  4074f0:	f7fc fcf2 	bl	403ed8 <__aeabi_dmul>
  4074f4:	4689      	mov	r9, r1
  4074f6:	4680      	mov	r8, r0
  4074f8:	f7fc ff88 	bl	40440c <__aeabi_d2iz>
  4074fc:	4607      	mov	r7, r0
  4074fe:	f7fc fc85 	bl	403e0c <__aeabi_i2d>
  407502:	3730      	adds	r7, #48	; 0x30
  407504:	4602      	mov	r2, r0
  407506:	460b      	mov	r3, r1
  407508:	4640      	mov	r0, r8
  40750a:	4649      	mov	r1, r9
  40750c:	f7fc fb30 	bl	403b70 <__aeabi_dsub>
  407510:	f80b 7b01 	strb.w	r7, [fp], #1
  407514:	45d3      	cmp	fp, sl
  407516:	d1e9      	bne.n	4074ec <_dtoa_r+0xccc>
  407518:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40751a:	f8dd a008 	ldr.w	sl, [sp, #8]
  40751e:	46b3      	mov	fp, r6
  407520:	460f      	mov	r7, r1
  407522:	4606      	mov	r6, r0
  407524:	441d      	add	r5, r3
  407526:	2200      	movs	r2, #0
  407528:	4b34      	ldr	r3, [pc, #208]	; (4075fc <_dtoa_r+0xddc>)
  40752a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40752e:	f7fc fb21 	bl	403b74 <__adddf3>
  407532:	4632      	mov	r2, r6
  407534:	463b      	mov	r3, r7
  407536:	f7fc ff41 	bl	4043bc <__aeabi_dcmplt>
  40753a:	2800      	cmp	r0, #0
  40753c:	d047      	beq.n	4075ce <_dtoa_r+0xdae>
  40753e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407540:	9304      	str	r3, [sp, #16]
  407542:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407546:	f7ff bb2c 	b.w	406ba2 <_dtoa_r+0x382>
  40754a:	9b05      	ldr	r3, [sp, #20]
  40754c:	9a06      	ldr	r2, [sp, #24]
  40754e:	1a9d      	subs	r5, r3, r2
  407550:	2300      	movs	r3, #0
  407552:	f7ff bb60 	b.w	406c16 <_dtoa_r+0x3f6>
  407556:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407558:	9f08      	ldr	r7, [sp, #32]
  40755a:	9d05      	ldr	r5, [sp, #20]
  40755c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407560:	f7ff bb59 	b.w	406c16 <_dtoa_r+0x3f6>
  407564:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  407568:	f04f 0802 	mov.w	r8, #2
  40756c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  407570:	e548      	b.n	407004 <_dtoa_r+0x7e4>
  407572:	9b06      	ldr	r3, [sp, #24]
  407574:	2b00      	cmp	r3, #0
  407576:	f43f aeb6 	beq.w	4072e6 <_dtoa_r+0xac6>
  40757a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40757c:	2d00      	cmp	r5, #0
  40757e:	f77f aedf 	ble.w	407340 <_dtoa_r+0xb20>
  407582:	2200      	movs	r2, #0
  407584:	4b1c      	ldr	r3, [pc, #112]	; (4075f8 <_dtoa_r+0xdd8>)
  407586:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40758a:	f7fc fca5 	bl	403ed8 <__aeabi_dmul>
  40758e:	4606      	mov	r6, r0
  407590:	460f      	mov	r7, r1
  407592:	f108 0001 	add.w	r0, r8, #1
  407596:	e9cd 6702 	strd	r6, r7, [sp, #8]
  40759a:	f7fc fc37 	bl	403e0c <__aeabi_i2d>
  40759e:	4602      	mov	r2, r0
  4075a0:	460b      	mov	r3, r1
  4075a2:	4630      	mov	r0, r6
  4075a4:	4639      	mov	r1, r7
  4075a6:	f7fc fc97 	bl	403ed8 <__aeabi_dmul>
  4075aa:	4b0f      	ldr	r3, [pc, #60]	; (4075e8 <_dtoa_r+0xdc8>)
  4075ac:	2200      	movs	r2, #0
  4075ae:	f7fc fae1 	bl	403b74 <__adddf3>
  4075b2:	9b04      	ldr	r3, [sp, #16]
  4075b4:	3b01      	subs	r3, #1
  4075b6:	4606      	mov	r6, r0
  4075b8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4075bc:	9312      	str	r3, [sp, #72]	; 0x48
  4075be:	46a9      	mov	r9, r5
  4075c0:	e541      	b.n	407046 <_dtoa_r+0x826>
  4075c2:	2239      	movs	r2, #57	; 0x39
  4075c4:	46b2      	mov	sl, r6
  4075c6:	703a      	strb	r2, [r7, #0]
  4075c8:	464e      	mov	r6, r9
  4075ca:	1c7d      	adds	r5, r7, #1
  4075cc:	e407      	b.n	406dde <_dtoa_r+0x5be>
  4075ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4075d2:	2000      	movs	r0, #0
  4075d4:	4909      	ldr	r1, [pc, #36]	; (4075fc <_dtoa_r+0xddc>)
  4075d6:	f7fc facb 	bl	403b70 <__aeabi_dsub>
  4075da:	4632      	mov	r2, r6
  4075dc:	463b      	mov	r3, r7
  4075de:	f7fc ff0b 	bl	4043f8 <__aeabi_dcmpgt>
  4075e2:	b970      	cbnz	r0, 407602 <_dtoa_r+0xde2>
  4075e4:	e6ac      	b.n	407340 <_dtoa_r+0xb20>
  4075e6:	bf00      	nop
  4075e8:	401c0000 	.word	0x401c0000
  4075ec:	40140000 	.word	0x40140000
  4075f0:	00408d58 	.word	0x00408d58
  4075f4:	00408e30 	.word	0x00408e30
  4075f8:	40240000 	.word	0x40240000
  4075fc:	3fe00000 	.word	0x3fe00000
  407600:	4615      	mov	r5, r2
  407602:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407606:	2b30      	cmp	r3, #48	; 0x30
  407608:	f105 32ff 	add.w	r2, r5, #4294967295
  40760c:	d0f8      	beq.n	407600 <_dtoa_r+0xde0>
  40760e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407610:	9304      	str	r3, [sp, #16]
  407612:	f7ff bad8 	b.w	406bc6 <_dtoa_r+0x3a6>
  407616:	4643      	mov	r3, r8
  407618:	f8dd b008 	ldr.w	fp, [sp, #8]
  40761c:	46a0      	mov	r8, r4
  40761e:	461c      	mov	r4, r3
  407620:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407622:	9304      	str	r3, [sp, #16]
  407624:	f7ff babd 	b.w	406ba2 <_dtoa_r+0x382>
  407628:	46b9      	mov	r9, r7
  40762a:	f7ff bb71 	b.w	406d10 <_dtoa_r+0x4f0>
  40762e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  407632:	d0c6      	beq.n	4075c2 <_dtoa_r+0xda2>
  407634:	f1ba 0f00 	cmp.w	sl, #0
  407638:	f77f aebf 	ble.w	4073ba <_dtoa_r+0xb9a>
  40763c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  407640:	e6bb      	b.n	4073ba <_dtoa_r+0xb9a>
  407642:	f47f aeba 	bne.w	4073ba <_dtoa_r+0xb9a>
  407646:	f01c 0f01 	tst.w	ip, #1
  40764a:	f43f aeb6 	beq.w	4073ba <_dtoa_r+0xb9a>
  40764e:	e6ae      	b.n	4073ae <_dtoa_r+0xb8e>
  407650:	f04f 0800 	mov.w	r8, #0
  407654:	4646      	mov	r6, r8
  407656:	e5a9      	b.n	4071ac <_dtoa_r+0x98c>
  407658:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40765a:	2b02      	cmp	r3, #2
  40765c:	dc04      	bgt.n	407668 <_dtoa_r+0xe48>
  40765e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407660:	e602      	b.n	407268 <_dtoa_r+0xa48>
  407662:	f04f 0802 	mov.w	r8, #2
  407666:	e4cd      	b.n	407004 <_dtoa_r+0x7e4>
  407668:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40766a:	9306      	str	r3, [sp, #24]
  40766c:	e618      	b.n	4072a0 <_dtoa_r+0xa80>
  40766e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407670:	2b02      	cmp	r3, #2
  407672:	dcf9      	bgt.n	407668 <_dtoa_r+0xe48>
  407674:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407676:	f7ff bbee 	b.w	406e56 <_dtoa_r+0x636>
  40767a:	2500      	movs	r5, #0
  40767c:	6465      	str	r5, [r4, #68]	; 0x44
  40767e:	4629      	mov	r1, r5
  407680:	4620      	mov	r0, r4
  407682:	f000 fc9b 	bl	407fbc <_Balloc>
  407686:	f04f 33ff 	mov.w	r3, #4294967295
  40768a:	9306      	str	r3, [sp, #24]
  40768c:	930c      	str	r3, [sp, #48]	; 0x30
  40768e:	2301      	movs	r3, #1
  407690:	9007      	str	r0, [sp, #28]
  407692:	9521      	str	r5, [sp, #132]	; 0x84
  407694:	6420      	str	r0, [r4, #64]	; 0x40
  407696:	9309      	str	r3, [sp, #36]	; 0x24
  407698:	f7ff b9d2 	b.w	406a40 <_dtoa_r+0x220>
  40769c:	f43f ab4d 	beq.w	406d3a <_dtoa_r+0x51a>
  4076a0:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4076a4:	f7ff bb44 	b.w	406d30 <_dtoa_r+0x510>
  4076a8:	2301      	movs	r3, #1
  4076aa:	9309      	str	r3, [sp, #36]	; 0x24
  4076ac:	e559      	b.n	407162 <_dtoa_r+0x942>
  4076ae:	2501      	movs	r5, #1
  4076b0:	f7ff b990 	b.w	4069d4 <_dtoa_r+0x1b4>

004076b4 <__libc_fini_array>:
  4076b4:	b538      	push	{r3, r4, r5, lr}
  4076b6:	4b08      	ldr	r3, [pc, #32]	; (4076d8 <__libc_fini_array+0x24>)
  4076b8:	4d08      	ldr	r5, [pc, #32]	; (4076dc <__libc_fini_array+0x28>)
  4076ba:	1aed      	subs	r5, r5, r3
  4076bc:	10ac      	asrs	r4, r5, #2
  4076be:	bf18      	it	ne
  4076c0:	18ed      	addne	r5, r5, r3
  4076c2:	d005      	beq.n	4076d0 <__libc_fini_array+0x1c>
  4076c4:	3c01      	subs	r4, #1
  4076c6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4076ca:	4798      	blx	r3
  4076cc:	2c00      	cmp	r4, #0
  4076ce:	d1f9      	bne.n	4076c4 <__libc_fini_array+0x10>
  4076d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4076d4:	f001 bbca 	b.w	408e6c <_fini>
  4076d8:	00408e78 	.word	0x00408e78
  4076dc:	00408e7c 	.word	0x00408e7c

004076e0 <_malloc_trim_r>:
  4076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4076e2:	4f23      	ldr	r7, [pc, #140]	; (407770 <_malloc_trim_r+0x90>)
  4076e4:	460c      	mov	r4, r1
  4076e6:	4606      	mov	r6, r0
  4076e8:	f000 fc64 	bl	407fb4 <__malloc_lock>
  4076ec:	68bb      	ldr	r3, [r7, #8]
  4076ee:	685d      	ldr	r5, [r3, #4]
  4076f0:	f025 0503 	bic.w	r5, r5, #3
  4076f4:	1b29      	subs	r1, r5, r4
  4076f6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4076fa:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4076fe:	f021 010f 	bic.w	r1, r1, #15
  407702:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407706:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40770a:	db07      	blt.n	40771c <_malloc_trim_r+0x3c>
  40770c:	4630      	mov	r0, r6
  40770e:	2100      	movs	r1, #0
  407710:	f001 f93e 	bl	408990 <_sbrk_r>
  407714:	68bb      	ldr	r3, [r7, #8]
  407716:	442b      	add	r3, r5
  407718:	4298      	cmp	r0, r3
  40771a:	d004      	beq.n	407726 <_malloc_trim_r+0x46>
  40771c:	4630      	mov	r0, r6
  40771e:	f000 fc4b 	bl	407fb8 <__malloc_unlock>
  407722:	2000      	movs	r0, #0
  407724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407726:	4630      	mov	r0, r6
  407728:	4261      	negs	r1, r4
  40772a:	f001 f931 	bl	408990 <_sbrk_r>
  40772e:	3001      	adds	r0, #1
  407730:	d00d      	beq.n	40774e <_malloc_trim_r+0x6e>
  407732:	4b10      	ldr	r3, [pc, #64]	; (407774 <_malloc_trim_r+0x94>)
  407734:	68ba      	ldr	r2, [r7, #8]
  407736:	6819      	ldr	r1, [r3, #0]
  407738:	1b2d      	subs	r5, r5, r4
  40773a:	f045 0501 	orr.w	r5, r5, #1
  40773e:	4630      	mov	r0, r6
  407740:	1b09      	subs	r1, r1, r4
  407742:	6055      	str	r5, [r2, #4]
  407744:	6019      	str	r1, [r3, #0]
  407746:	f000 fc37 	bl	407fb8 <__malloc_unlock>
  40774a:	2001      	movs	r0, #1
  40774c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40774e:	4630      	mov	r0, r6
  407750:	2100      	movs	r1, #0
  407752:	f001 f91d 	bl	408990 <_sbrk_r>
  407756:	68ba      	ldr	r2, [r7, #8]
  407758:	1a83      	subs	r3, r0, r2
  40775a:	2b0f      	cmp	r3, #15
  40775c:	ddde      	ble.n	40771c <_malloc_trim_r+0x3c>
  40775e:	4c06      	ldr	r4, [pc, #24]	; (407778 <_malloc_trim_r+0x98>)
  407760:	4904      	ldr	r1, [pc, #16]	; (407774 <_malloc_trim_r+0x94>)
  407762:	6824      	ldr	r4, [r4, #0]
  407764:	f043 0301 	orr.w	r3, r3, #1
  407768:	1b00      	subs	r0, r0, r4
  40776a:	6053      	str	r3, [r2, #4]
  40776c:	6008      	str	r0, [r1, #0]
  40776e:	e7d5      	b.n	40771c <_malloc_trim_r+0x3c>
  407770:	200004a4 	.word	0x200004a4
  407774:	2000b09c 	.word	0x2000b09c
  407778:	200008b0 	.word	0x200008b0

0040777c <_free_r>:
  40777c:	2900      	cmp	r1, #0
  40777e:	d04e      	beq.n	40781e <_free_r+0xa2>
  407780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407784:	460c      	mov	r4, r1
  407786:	4680      	mov	r8, r0
  407788:	f000 fc14 	bl	407fb4 <__malloc_lock>
  40778c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  407790:	4962      	ldr	r1, [pc, #392]	; (40791c <_free_r+0x1a0>)
  407792:	f027 0201 	bic.w	r2, r7, #1
  407796:	f1a4 0508 	sub.w	r5, r4, #8
  40779a:	18ab      	adds	r3, r5, r2
  40779c:	688e      	ldr	r6, [r1, #8]
  40779e:	6858      	ldr	r0, [r3, #4]
  4077a0:	429e      	cmp	r6, r3
  4077a2:	f020 0003 	bic.w	r0, r0, #3
  4077a6:	d05a      	beq.n	40785e <_free_r+0xe2>
  4077a8:	07fe      	lsls	r6, r7, #31
  4077aa:	6058      	str	r0, [r3, #4]
  4077ac:	d40b      	bmi.n	4077c6 <_free_r+0x4a>
  4077ae:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4077b2:	1bed      	subs	r5, r5, r7
  4077b4:	f101 0e08 	add.w	lr, r1, #8
  4077b8:	68ac      	ldr	r4, [r5, #8]
  4077ba:	4574      	cmp	r4, lr
  4077bc:	443a      	add	r2, r7
  4077be:	d067      	beq.n	407890 <_free_r+0x114>
  4077c0:	68ef      	ldr	r7, [r5, #12]
  4077c2:	60e7      	str	r7, [r4, #12]
  4077c4:	60bc      	str	r4, [r7, #8]
  4077c6:	181c      	adds	r4, r3, r0
  4077c8:	6864      	ldr	r4, [r4, #4]
  4077ca:	07e4      	lsls	r4, r4, #31
  4077cc:	d40c      	bmi.n	4077e8 <_free_r+0x6c>
  4077ce:	4f54      	ldr	r7, [pc, #336]	; (407920 <_free_r+0x1a4>)
  4077d0:	689c      	ldr	r4, [r3, #8]
  4077d2:	42bc      	cmp	r4, r7
  4077d4:	4402      	add	r2, r0
  4077d6:	d07c      	beq.n	4078d2 <_free_r+0x156>
  4077d8:	68d8      	ldr	r0, [r3, #12]
  4077da:	60e0      	str	r0, [r4, #12]
  4077dc:	f042 0301 	orr.w	r3, r2, #1
  4077e0:	6084      	str	r4, [r0, #8]
  4077e2:	606b      	str	r3, [r5, #4]
  4077e4:	50aa      	str	r2, [r5, r2]
  4077e6:	e003      	b.n	4077f0 <_free_r+0x74>
  4077e8:	f042 0301 	orr.w	r3, r2, #1
  4077ec:	606b      	str	r3, [r5, #4]
  4077ee:	50aa      	str	r2, [r5, r2]
  4077f0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4077f4:	d214      	bcs.n	407820 <_free_r+0xa4>
  4077f6:	08d2      	lsrs	r2, r2, #3
  4077f8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4077fc:	6848      	ldr	r0, [r1, #4]
  4077fe:	689f      	ldr	r7, [r3, #8]
  407800:	60af      	str	r7, [r5, #8]
  407802:	1092      	asrs	r2, r2, #2
  407804:	2401      	movs	r4, #1
  407806:	fa04 f202 	lsl.w	r2, r4, r2
  40780a:	4310      	orrs	r0, r2
  40780c:	60eb      	str	r3, [r5, #12]
  40780e:	6048      	str	r0, [r1, #4]
  407810:	609d      	str	r5, [r3, #8]
  407812:	60fd      	str	r5, [r7, #12]
  407814:	4640      	mov	r0, r8
  407816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40781a:	f000 bbcd 	b.w	407fb8 <__malloc_unlock>
  40781e:	4770      	bx	lr
  407820:	0a53      	lsrs	r3, r2, #9
  407822:	2b04      	cmp	r3, #4
  407824:	d847      	bhi.n	4078b6 <_free_r+0x13a>
  407826:	0993      	lsrs	r3, r2, #6
  407828:	f103 0438 	add.w	r4, r3, #56	; 0x38
  40782c:	0060      	lsls	r0, r4, #1
  40782e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  407832:	493a      	ldr	r1, [pc, #232]	; (40791c <_free_r+0x1a0>)
  407834:	6883      	ldr	r3, [r0, #8]
  407836:	4283      	cmp	r3, r0
  407838:	d043      	beq.n	4078c2 <_free_r+0x146>
  40783a:	6859      	ldr	r1, [r3, #4]
  40783c:	f021 0103 	bic.w	r1, r1, #3
  407840:	4291      	cmp	r1, r2
  407842:	d902      	bls.n	40784a <_free_r+0xce>
  407844:	689b      	ldr	r3, [r3, #8]
  407846:	4298      	cmp	r0, r3
  407848:	d1f7      	bne.n	40783a <_free_r+0xbe>
  40784a:	68da      	ldr	r2, [r3, #12]
  40784c:	60ea      	str	r2, [r5, #12]
  40784e:	60ab      	str	r3, [r5, #8]
  407850:	4640      	mov	r0, r8
  407852:	6095      	str	r5, [r2, #8]
  407854:	60dd      	str	r5, [r3, #12]
  407856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40785a:	f000 bbad 	b.w	407fb8 <__malloc_unlock>
  40785e:	07ff      	lsls	r7, r7, #31
  407860:	4402      	add	r2, r0
  407862:	d407      	bmi.n	407874 <_free_r+0xf8>
  407864:	f854 3c08 	ldr.w	r3, [r4, #-8]
  407868:	1aed      	subs	r5, r5, r3
  40786a:	441a      	add	r2, r3
  40786c:	68a8      	ldr	r0, [r5, #8]
  40786e:	68eb      	ldr	r3, [r5, #12]
  407870:	60c3      	str	r3, [r0, #12]
  407872:	6098      	str	r0, [r3, #8]
  407874:	4b2b      	ldr	r3, [pc, #172]	; (407924 <_free_r+0x1a8>)
  407876:	681b      	ldr	r3, [r3, #0]
  407878:	f042 0001 	orr.w	r0, r2, #1
  40787c:	429a      	cmp	r2, r3
  40787e:	6068      	str	r0, [r5, #4]
  407880:	608d      	str	r5, [r1, #8]
  407882:	d3c7      	bcc.n	407814 <_free_r+0x98>
  407884:	4b28      	ldr	r3, [pc, #160]	; (407928 <_free_r+0x1ac>)
  407886:	4640      	mov	r0, r8
  407888:	6819      	ldr	r1, [r3, #0]
  40788a:	f7ff ff29 	bl	4076e0 <_malloc_trim_r>
  40788e:	e7c1      	b.n	407814 <_free_r+0x98>
  407890:	1819      	adds	r1, r3, r0
  407892:	6849      	ldr	r1, [r1, #4]
  407894:	07c9      	lsls	r1, r1, #31
  407896:	d409      	bmi.n	4078ac <_free_r+0x130>
  407898:	68d9      	ldr	r1, [r3, #12]
  40789a:	689b      	ldr	r3, [r3, #8]
  40789c:	4402      	add	r2, r0
  40789e:	f042 0001 	orr.w	r0, r2, #1
  4078a2:	60d9      	str	r1, [r3, #12]
  4078a4:	608b      	str	r3, [r1, #8]
  4078a6:	6068      	str	r0, [r5, #4]
  4078a8:	50aa      	str	r2, [r5, r2]
  4078aa:	e7b3      	b.n	407814 <_free_r+0x98>
  4078ac:	f042 0301 	orr.w	r3, r2, #1
  4078b0:	606b      	str	r3, [r5, #4]
  4078b2:	50aa      	str	r2, [r5, r2]
  4078b4:	e7ae      	b.n	407814 <_free_r+0x98>
  4078b6:	2b14      	cmp	r3, #20
  4078b8:	d814      	bhi.n	4078e4 <_free_r+0x168>
  4078ba:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4078be:	0060      	lsls	r0, r4, #1
  4078c0:	e7b5      	b.n	40782e <_free_r+0xb2>
  4078c2:	684a      	ldr	r2, [r1, #4]
  4078c4:	10a4      	asrs	r4, r4, #2
  4078c6:	2001      	movs	r0, #1
  4078c8:	40a0      	lsls	r0, r4
  4078ca:	4302      	orrs	r2, r0
  4078cc:	604a      	str	r2, [r1, #4]
  4078ce:	461a      	mov	r2, r3
  4078d0:	e7bc      	b.n	40784c <_free_r+0xd0>
  4078d2:	f042 0301 	orr.w	r3, r2, #1
  4078d6:	614d      	str	r5, [r1, #20]
  4078d8:	610d      	str	r5, [r1, #16]
  4078da:	60ec      	str	r4, [r5, #12]
  4078dc:	60ac      	str	r4, [r5, #8]
  4078de:	606b      	str	r3, [r5, #4]
  4078e0:	50aa      	str	r2, [r5, r2]
  4078e2:	e797      	b.n	407814 <_free_r+0x98>
  4078e4:	2b54      	cmp	r3, #84	; 0x54
  4078e6:	d804      	bhi.n	4078f2 <_free_r+0x176>
  4078e8:	0b13      	lsrs	r3, r2, #12
  4078ea:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4078ee:	0060      	lsls	r0, r4, #1
  4078f0:	e79d      	b.n	40782e <_free_r+0xb2>
  4078f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4078f6:	d804      	bhi.n	407902 <_free_r+0x186>
  4078f8:	0bd3      	lsrs	r3, r2, #15
  4078fa:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4078fe:	0060      	lsls	r0, r4, #1
  407900:	e795      	b.n	40782e <_free_r+0xb2>
  407902:	f240 5054 	movw	r0, #1364	; 0x554
  407906:	4283      	cmp	r3, r0
  407908:	d804      	bhi.n	407914 <_free_r+0x198>
  40790a:	0c93      	lsrs	r3, r2, #18
  40790c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  407910:	0060      	lsls	r0, r4, #1
  407912:	e78c      	b.n	40782e <_free_r+0xb2>
  407914:	20fc      	movs	r0, #252	; 0xfc
  407916:	247e      	movs	r4, #126	; 0x7e
  407918:	e789      	b.n	40782e <_free_r+0xb2>
  40791a:	bf00      	nop
  40791c:	200004a4 	.word	0x200004a4
  407920:	200004ac 	.word	0x200004ac
  407924:	200008ac 	.word	0x200008ac
  407928:	2000b098 	.word	0x2000b098

0040792c <_localeconv_r>:
  40792c:	4800      	ldr	r0, [pc, #0]	; (407930 <_localeconv_r+0x4>)
  40792e:	4770      	bx	lr
  407930:	2000046c 	.word	0x2000046c

00407934 <_malloc_r>:
  407934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407938:	f101 050b 	add.w	r5, r1, #11
  40793c:	2d16      	cmp	r5, #22
  40793e:	b083      	sub	sp, #12
  407940:	4606      	mov	r6, r0
  407942:	d927      	bls.n	407994 <_malloc_r+0x60>
  407944:	f035 0507 	bics.w	r5, r5, #7
  407948:	f100 80b6 	bmi.w	407ab8 <_malloc_r+0x184>
  40794c:	42a9      	cmp	r1, r5
  40794e:	f200 80b3 	bhi.w	407ab8 <_malloc_r+0x184>
  407952:	f000 fb2f 	bl	407fb4 <__malloc_lock>
  407956:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40795a:	d222      	bcs.n	4079a2 <_malloc_r+0x6e>
  40795c:	4fc2      	ldr	r7, [pc, #776]	; (407c68 <_malloc_r+0x334>)
  40795e:	08e8      	lsrs	r0, r5, #3
  407960:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  407964:	68dc      	ldr	r4, [r3, #12]
  407966:	429c      	cmp	r4, r3
  407968:	f000 81c8 	beq.w	407cfc <_malloc_r+0x3c8>
  40796c:	6863      	ldr	r3, [r4, #4]
  40796e:	68e1      	ldr	r1, [r4, #12]
  407970:	68a5      	ldr	r5, [r4, #8]
  407972:	f023 0303 	bic.w	r3, r3, #3
  407976:	4423      	add	r3, r4
  407978:	4630      	mov	r0, r6
  40797a:	685a      	ldr	r2, [r3, #4]
  40797c:	60e9      	str	r1, [r5, #12]
  40797e:	f042 0201 	orr.w	r2, r2, #1
  407982:	608d      	str	r5, [r1, #8]
  407984:	605a      	str	r2, [r3, #4]
  407986:	f000 fb17 	bl	407fb8 <__malloc_unlock>
  40798a:	3408      	adds	r4, #8
  40798c:	4620      	mov	r0, r4
  40798e:	b003      	add	sp, #12
  407990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407994:	2910      	cmp	r1, #16
  407996:	f200 808f 	bhi.w	407ab8 <_malloc_r+0x184>
  40799a:	f000 fb0b 	bl	407fb4 <__malloc_lock>
  40799e:	2510      	movs	r5, #16
  4079a0:	e7dc      	b.n	40795c <_malloc_r+0x28>
  4079a2:	0a68      	lsrs	r0, r5, #9
  4079a4:	f000 808f 	beq.w	407ac6 <_malloc_r+0x192>
  4079a8:	2804      	cmp	r0, #4
  4079aa:	f200 8154 	bhi.w	407c56 <_malloc_r+0x322>
  4079ae:	09a8      	lsrs	r0, r5, #6
  4079b0:	3038      	adds	r0, #56	; 0x38
  4079b2:	0041      	lsls	r1, r0, #1
  4079b4:	4fac      	ldr	r7, [pc, #688]	; (407c68 <_malloc_r+0x334>)
  4079b6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4079ba:	68cc      	ldr	r4, [r1, #12]
  4079bc:	42a1      	cmp	r1, r4
  4079be:	d106      	bne.n	4079ce <_malloc_r+0x9a>
  4079c0:	e00c      	b.n	4079dc <_malloc_r+0xa8>
  4079c2:	2a00      	cmp	r2, #0
  4079c4:	f280 8082 	bge.w	407acc <_malloc_r+0x198>
  4079c8:	68e4      	ldr	r4, [r4, #12]
  4079ca:	42a1      	cmp	r1, r4
  4079cc:	d006      	beq.n	4079dc <_malloc_r+0xa8>
  4079ce:	6863      	ldr	r3, [r4, #4]
  4079d0:	f023 0303 	bic.w	r3, r3, #3
  4079d4:	1b5a      	subs	r2, r3, r5
  4079d6:	2a0f      	cmp	r2, #15
  4079d8:	ddf3      	ble.n	4079c2 <_malloc_r+0x8e>
  4079da:	3801      	subs	r0, #1
  4079dc:	3001      	adds	r0, #1
  4079de:	49a2      	ldr	r1, [pc, #648]	; (407c68 <_malloc_r+0x334>)
  4079e0:	693c      	ldr	r4, [r7, #16]
  4079e2:	f101 0e08 	add.w	lr, r1, #8
  4079e6:	4574      	cmp	r4, lr
  4079e8:	f000 817d 	beq.w	407ce6 <_malloc_r+0x3b2>
  4079ec:	6863      	ldr	r3, [r4, #4]
  4079ee:	f023 0303 	bic.w	r3, r3, #3
  4079f2:	1b5a      	subs	r2, r3, r5
  4079f4:	2a0f      	cmp	r2, #15
  4079f6:	f300 8163 	bgt.w	407cc0 <_malloc_r+0x38c>
  4079fa:	2a00      	cmp	r2, #0
  4079fc:	f8c1 e014 	str.w	lr, [r1, #20]
  407a00:	f8c1 e010 	str.w	lr, [r1, #16]
  407a04:	da73      	bge.n	407aee <_malloc_r+0x1ba>
  407a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407a0a:	f080 8139 	bcs.w	407c80 <_malloc_r+0x34c>
  407a0e:	08db      	lsrs	r3, r3, #3
  407a10:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  407a14:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  407a18:	684a      	ldr	r2, [r1, #4]
  407a1a:	f8d8 9008 	ldr.w	r9, [r8, #8]
  407a1e:	f8c4 9008 	str.w	r9, [r4, #8]
  407a22:	2301      	movs	r3, #1
  407a24:	fa03 f30c 	lsl.w	r3, r3, ip
  407a28:	4313      	orrs	r3, r2
  407a2a:	f8c4 800c 	str.w	r8, [r4, #12]
  407a2e:	604b      	str	r3, [r1, #4]
  407a30:	f8c8 4008 	str.w	r4, [r8, #8]
  407a34:	f8c9 400c 	str.w	r4, [r9, #12]
  407a38:	1082      	asrs	r2, r0, #2
  407a3a:	2401      	movs	r4, #1
  407a3c:	4094      	lsls	r4, r2
  407a3e:	429c      	cmp	r4, r3
  407a40:	d862      	bhi.n	407b08 <_malloc_r+0x1d4>
  407a42:	4223      	tst	r3, r4
  407a44:	d106      	bne.n	407a54 <_malloc_r+0x120>
  407a46:	f020 0003 	bic.w	r0, r0, #3
  407a4a:	0064      	lsls	r4, r4, #1
  407a4c:	4223      	tst	r3, r4
  407a4e:	f100 0004 	add.w	r0, r0, #4
  407a52:	d0fa      	beq.n	407a4a <_malloc_r+0x116>
  407a54:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  407a58:	46c4      	mov	ip, r8
  407a5a:	4681      	mov	r9, r0
  407a5c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407a60:	459c      	cmp	ip, r3
  407a62:	d107      	bne.n	407a74 <_malloc_r+0x140>
  407a64:	e141      	b.n	407cea <_malloc_r+0x3b6>
  407a66:	2900      	cmp	r1, #0
  407a68:	f280 8151 	bge.w	407d0e <_malloc_r+0x3da>
  407a6c:	68db      	ldr	r3, [r3, #12]
  407a6e:	459c      	cmp	ip, r3
  407a70:	f000 813b 	beq.w	407cea <_malloc_r+0x3b6>
  407a74:	685a      	ldr	r2, [r3, #4]
  407a76:	f022 0203 	bic.w	r2, r2, #3
  407a7a:	1b51      	subs	r1, r2, r5
  407a7c:	290f      	cmp	r1, #15
  407a7e:	ddf2      	ble.n	407a66 <_malloc_r+0x132>
  407a80:	461c      	mov	r4, r3
  407a82:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407a86:	f854 8f08 	ldr.w	r8, [r4, #8]!
  407a8a:	195a      	adds	r2, r3, r5
  407a8c:	f045 0901 	orr.w	r9, r5, #1
  407a90:	f041 0501 	orr.w	r5, r1, #1
  407a94:	f8c3 9004 	str.w	r9, [r3, #4]
  407a98:	4630      	mov	r0, r6
  407a9a:	f8c8 c00c 	str.w	ip, [r8, #12]
  407a9e:	f8cc 8008 	str.w	r8, [ip, #8]
  407aa2:	617a      	str	r2, [r7, #20]
  407aa4:	613a      	str	r2, [r7, #16]
  407aa6:	f8c2 e00c 	str.w	lr, [r2, #12]
  407aaa:	f8c2 e008 	str.w	lr, [r2, #8]
  407aae:	6055      	str	r5, [r2, #4]
  407ab0:	5051      	str	r1, [r2, r1]
  407ab2:	f000 fa81 	bl	407fb8 <__malloc_unlock>
  407ab6:	e769      	b.n	40798c <_malloc_r+0x58>
  407ab8:	2400      	movs	r4, #0
  407aba:	230c      	movs	r3, #12
  407abc:	4620      	mov	r0, r4
  407abe:	6033      	str	r3, [r6, #0]
  407ac0:	b003      	add	sp, #12
  407ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ac6:	217e      	movs	r1, #126	; 0x7e
  407ac8:	203f      	movs	r0, #63	; 0x3f
  407aca:	e773      	b.n	4079b4 <_malloc_r+0x80>
  407acc:	4423      	add	r3, r4
  407ace:	68e1      	ldr	r1, [r4, #12]
  407ad0:	685a      	ldr	r2, [r3, #4]
  407ad2:	68a5      	ldr	r5, [r4, #8]
  407ad4:	f042 0201 	orr.w	r2, r2, #1
  407ad8:	60e9      	str	r1, [r5, #12]
  407ada:	4630      	mov	r0, r6
  407adc:	608d      	str	r5, [r1, #8]
  407ade:	605a      	str	r2, [r3, #4]
  407ae0:	f000 fa6a 	bl	407fb8 <__malloc_unlock>
  407ae4:	3408      	adds	r4, #8
  407ae6:	4620      	mov	r0, r4
  407ae8:	b003      	add	sp, #12
  407aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407aee:	4423      	add	r3, r4
  407af0:	4630      	mov	r0, r6
  407af2:	685a      	ldr	r2, [r3, #4]
  407af4:	f042 0201 	orr.w	r2, r2, #1
  407af8:	605a      	str	r2, [r3, #4]
  407afa:	f000 fa5d 	bl	407fb8 <__malloc_unlock>
  407afe:	3408      	adds	r4, #8
  407b00:	4620      	mov	r0, r4
  407b02:	b003      	add	sp, #12
  407b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407b08:	68bc      	ldr	r4, [r7, #8]
  407b0a:	6863      	ldr	r3, [r4, #4]
  407b0c:	f023 0803 	bic.w	r8, r3, #3
  407b10:	4545      	cmp	r5, r8
  407b12:	d804      	bhi.n	407b1e <_malloc_r+0x1ea>
  407b14:	ebc5 0308 	rsb	r3, r5, r8
  407b18:	2b0f      	cmp	r3, #15
  407b1a:	f300 808c 	bgt.w	407c36 <_malloc_r+0x302>
  407b1e:	4b53      	ldr	r3, [pc, #332]	; (407c6c <_malloc_r+0x338>)
  407b20:	f8df a158 	ldr.w	sl, [pc, #344]	; 407c7c <_malloc_r+0x348>
  407b24:	681a      	ldr	r2, [r3, #0]
  407b26:	f8da 3000 	ldr.w	r3, [sl]
  407b2a:	3301      	adds	r3, #1
  407b2c:	442a      	add	r2, r5
  407b2e:	eb04 0b08 	add.w	fp, r4, r8
  407b32:	f000 8150 	beq.w	407dd6 <_malloc_r+0x4a2>
  407b36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  407b3a:	320f      	adds	r2, #15
  407b3c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  407b40:	f022 020f 	bic.w	r2, r2, #15
  407b44:	4611      	mov	r1, r2
  407b46:	4630      	mov	r0, r6
  407b48:	9201      	str	r2, [sp, #4]
  407b4a:	f000 ff21 	bl	408990 <_sbrk_r>
  407b4e:	f1b0 3fff 	cmp.w	r0, #4294967295
  407b52:	4681      	mov	r9, r0
  407b54:	9a01      	ldr	r2, [sp, #4]
  407b56:	f000 8147 	beq.w	407de8 <_malloc_r+0x4b4>
  407b5a:	4583      	cmp	fp, r0
  407b5c:	f200 80ee 	bhi.w	407d3c <_malloc_r+0x408>
  407b60:	4b43      	ldr	r3, [pc, #268]	; (407c70 <_malloc_r+0x33c>)
  407b62:	6819      	ldr	r1, [r3, #0]
  407b64:	45cb      	cmp	fp, r9
  407b66:	4411      	add	r1, r2
  407b68:	6019      	str	r1, [r3, #0]
  407b6a:	f000 8142 	beq.w	407df2 <_malloc_r+0x4be>
  407b6e:	f8da 0000 	ldr.w	r0, [sl]
  407b72:	f8df e108 	ldr.w	lr, [pc, #264]	; 407c7c <_malloc_r+0x348>
  407b76:	3001      	adds	r0, #1
  407b78:	bf1b      	ittet	ne
  407b7a:	ebcb 0b09 	rsbne	fp, fp, r9
  407b7e:	4459      	addne	r1, fp
  407b80:	f8ce 9000 	streq.w	r9, [lr]
  407b84:	6019      	strne	r1, [r3, #0]
  407b86:	f019 0107 	ands.w	r1, r9, #7
  407b8a:	f000 8107 	beq.w	407d9c <_malloc_r+0x468>
  407b8e:	f1c1 0008 	rsb	r0, r1, #8
  407b92:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407b96:	4481      	add	r9, r0
  407b98:	3108      	adds	r1, #8
  407b9a:	444a      	add	r2, r9
  407b9c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  407ba0:	ebc2 0a01 	rsb	sl, r2, r1
  407ba4:	4651      	mov	r1, sl
  407ba6:	4630      	mov	r0, r6
  407ba8:	9301      	str	r3, [sp, #4]
  407baa:	f000 fef1 	bl	408990 <_sbrk_r>
  407bae:	1c43      	adds	r3, r0, #1
  407bb0:	9b01      	ldr	r3, [sp, #4]
  407bb2:	f000 812c 	beq.w	407e0e <_malloc_r+0x4da>
  407bb6:	ebc9 0200 	rsb	r2, r9, r0
  407bba:	4452      	add	r2, sl
  407bbc:	f042 0201 	orr.w	r2, r2, #1
  407bc0:	6819      	ldr	r1, [r3, #0]
  407bc2:	f8c7 9008 	str.w	r9, [r7, #8]
  407bc6:	4451      	add	r1, sl
  407bc8:	42bc      	cmp	r4, r7
  407bca:	f8c9 2004 	str.w	r2, [r9, #4]
  407bce:	6019      	str	r1, [r3, #0]
  407bd0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 407c70 <_malloc_r+0x33c>
  407bd4:	d016      	beq.n	407c04 <_malloc_r+0x2d0>
  407bd6:	f1b8 0f0f 	cmp.w	r8, #15
  407bda:	f240 80ee 	bls.w	407dba <_malloc_r+0x486>
  407bde:	6862      	ldr	r2, [r4, #4]
  407be0:	f1a8 030c 	sub.w	r3, r8, #12
  407be4:	f023 0307 	bic.w	r3, r3, #7
  407be8:	18e0      	adds	r0, r4, r3
  407bea:	f002 0201 	and.w	r2, r2, #1
  407bee:	f04f 0e05 	mov.w	lr, #5
  407bf2:	431a      	orrs	r2, r3
  407bf4:	2b0f      	cmp	r3, #15
  407bf6:	6062      	str	r2, [r4, #4]
  407bf8:	f8c0 e004 	str.w	lr, [r0, #4]
  407bfc:	f8c0 e008 	str.w	lr, [r0, #8]
  407c00:	f200 8109 	bhi.w	407e16 <_malloc_r+0x4e2>
  407c04:	4b1b      	ldr	r3, [pc, #108]	; (407c74 <_malloc_r+0x340>)
  407c06:	68bc      	ldr	r4, [r7, #8]
  407c08:	681a      	ldr	r2, [r3, #0]
  407c0a:	4291      	cmp	r1, r2
  407c0c:	bf88      	it	hi
  407c0e:	6019      	strhi	r1, [r3, #0]
  407c10:	4b19      	ldr	r3, [pc, #100]	; (407c78 <_malloc_r+0x344>)
  407c12:	681a      	ldr	r2, [r3, #0]
  407c14:	4291      	cmp	r1, r2
  407c16:	6862      	ldr	r2, [r4, #4]
  407c18:	bf88      	it	hi
  407c1a:	6019      	strhi	r1, [r3, #0]
  407c1c:	f022 0203 	bic.w	r2, r2, #3
  407c20:	4295      	cmp	r5, r2
  407c22:	eba2 0305 	sub.w	r3, r2, r5
  407c26:	d801      	bhi.n	407c2c <_malloc_r+0x2f8>
  407c28:	2b0f      	cmp	r3, #15
  407c2a:	dc04      	bgt.n	407c36 <_malloc_r+0x302>
  407c2c:	4630      	mov	r0, r6
  407c2e:	f000 f9c3 	bl	407fb8 <__malloc_unlock>
  407c32:	2400      	movs	r4, #0
  407c34:	e6aa      	b.n	40798c <_malloc_r+0x58>
  407c36:	1962      	adds	r2, r4, r5
  407c38:	f043 0301 	orr.w	r3, r3, #1
  407c3c:	f045 0501 	orr.w	r5, r5, #1
  407c40:	6065      	str	r5, [r4, #4]
  407c42:	4630      	mov	r0, r6
  407c44:	60ba      	str	r2, [r7, #8]
  407c46:	6053      	str	r3, [r2, #4]
  407c48:	f000 f9b6 	bl	407fb8 <__malloc_unlock>
  407c4c:	3408      	adds	r4, #8
  407c4e:	4620      	mov	r0, r4
  407c50:	b003      	add	sp, #12
  407c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c56:	2814      	cmp	r0, #20
  407c58:	d968      	bls.n	407d2c <_malloc_r+0x3f8>
  407c5a:	2854      	cmp	r0, #84	; 0x54
  407c5c:	f200 8097 	bhi.w	407d8e <_malloc_r+0x45a>
  407c60:	0b28      	lsrs	r0, r5, #12
  407c62:	306e      	adds	r0, #110	; 0x6e
  407c64:	0041      	lsls	r1, r0, #1
  407c66:	e6a5      	b.n	4079b4 <_malloc_r+0x80>
  407c68:	200004a4 	.word	0x200004a4
  407c6c:	2000b098 	.word	0x2000b098
  407c70:	2000b09c 	.word	0x2000b09c
  407c74:	2000b094 	.word	0x2000b094
  407c78:	2000b090 	.word	0x2000b090
  407c7c:	200008b0 	.word	0x200008b0
  407c80:	0a5a      	lsrs	r2, r3, #9
  407c82:	2a04      	cmp	r2, #4
  407c84:	d955      	bls.n	407d32 <_malloc_r+0x3fe>
  407c86:	2a14      	cmp	r2, #20
  407c88:	f200 80a7 	bhi.w	407dda <_malloc_r+0x4a6>
  407c8c:	325b      	adds	r2, #91	; 0x5b
  407c8e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407c92:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  407c96:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 407e54 <_malloc_r+0x520>
  407c9a:	f8dc 1008 	ldr.w	r1, [ip, #8]
  407c9e:	4561      	cmp	r1, ip
  407ca0:	d07f      	beq.n	407da2 <_malloc_r+0x46e>
  407ca2:	684a      	ldr	r2, [r1, #4]
  407ca4:	f022 0203 	bic.w	r2, r2, #3
  407ca8:	4293      	cmp	r3, r2
  407caa:	d202      	bcs.n	407cb2 <_malloc_r+0x37e>
  407cac:	6889      	ldr	r1, [r1, #8]
  407cae:	458c      	cmp	ip, r1
  407cb0:	d1f7      	bne.n	407ca2 <_malloc_r+0x36e>
  407cb2:	68ca      	ldr	r2, [r1, #12]
  407cb4:	687b      	ldr	r3, [r7, #4]
  407cb6:	60e2      	str	r2, [r4, #12]
  407cb8:	60a1      	str	r1, [r4, #8]
  407cba:	6094      	str	r4, [r2, #8]
  407cbc:	60cc      	str	r4, [r1, #12]
  407cbe:	e6bb      	b.n	407a38 <_malloc_r+0x104>
  407cc0:	1963      	adds	r3, r4, r5
  407cc2:	f042 0701 	orr.w	r7, r2, #1
  407cc6:	f045 0501 	orr.w	r5, r5, #1
  407cca:	6065      	str	r5, [r4, #4]
  407ccc:	4630      	mov	r0, r6
  407cce:	614b      	str	r3, [r1, #20]
  407cd0:	610b      	str	r3, [r1, #16]
  407cd2:	f8c3 e00c 	str.w	lr, [r3, #12]
  407cd6:	f8c3 e008 	str.w	lr, [r3, #8]
  407cda:	605f      	str	r7, [r3, #4]
  407cdc:	509a      	str	r2, [r3, r2]
  407cde:	3408      	adds	r4, #8
  407ce0:	f000 f96a 	bl	407fb8 <__malloc_unlock>
  407ce4:	e652      	b.n	40798c <_malloc_r+0x58>
  407ce6:	684b      	ldr	r3, [r1, #4]
  407ce8:	e6a6      	b.n	407a38 <_malloc_r+0x104>
  407cea:	f109 0901 	add.w	r9, r9, #1
  407cee:	f019 0f03 	tst.w	r9, #3
  407cf2:	f10c 0c08 	add.w	ip, ip, #8
  407cf6:	f47f aeb1 	bne.w	407a5c <_malloc_r+0x128>
  407cfa:	e02c      	b.n	407d56 <_malloc_r+0x422>
  407cfc:	f104 0308 	add.w	r3, r4, #8
  407d00:	6964      	ldr	r4, [r4, #20]
  407d02:	42a3      	cmp	r3, r4
  407d04:	bf08      	it	eq
  407d06:	3002      	addeq	r0, #2
  407d08:	f43f ae69 	beq.w	4079de <_malloc_r+0xaa>
  407d0c:	e62e      	b.n	40796c <_malloc_r+0x38>
  407d0e:	441a      	add	r2, r3
  407d10:	461c      	mov	r4, r3
  407d12:	6851      	ldr	r1, [r2, #4]
  407d14:	68db      	ldr	r3, [r3, #12]
  407d16:	f854 5f08 	ldr.w	r5, [r4, #8]!
  407d1a:	f041 0101 	orr.w	r1, r1, #1
  407d1e:	6051      	str	r1, [r2, #4]
  407d20:	4630      	mov	r0, r6
  407d22:	60eb      	str	r3, [r5, #12]
  407d24:	609d      	str	r5, [r3, #8]
  407d26:	f000 f947 	bl	407fb8 <__malloc_unlock>
  407d2a:	e62f      	b.n	40798c <_malloc_r+0x58>
  407d2c:	305b      	adds	r0, #91	; 0x5b
  407d2e:	0041      	lsls	r1, r0, #1
  407d30:	e640      	b.n	4079b4 <_malloc_r+0x80>
  407d32:	099a      	lsrs	r2, r3, #6
  407d34:	3238      	adds	r2, #56	; 0x38
  407d36:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407d3a:	e7aa      	b.n	407c92 <_malloc_r+0x35e>
  407d3c:	42bc      	cmp	r4, r7
  407d3e:	4b45      	ldr	r3, [pc, #276]	; (407e54 <_malloc_r+0x520>)
  407d40:	f43f af0e 	beq.w	407b60 <_malloc_r+0x22c>
  407d44:	689c      	ldr	r4, [r3, #8]
  407d46:	6862      	ldr	r2, [r4, #4]
  407d48:	f022 0203 	bic.w	r2, r2, #3
  407d4c:	e768      	b.n	407c20 <_malloc_r+0x2ec>
  407d4e:	f8d8 8000 	ldr.w	r8, [r8]
  407d52:	4598      	cmp	r8, r3
  407d54:	d17c      	bne.n	407e50 <_malloc_r+0x51c>
  407d56:	f010 0f03 	tst.w	r0, #3
  407d5a:	f1a8 0308 	sub.w	r3, r8, #8
  407d5e:	f100 30ff 	add.w	r0, r0, #4294967295
  407d62:	d1f4      	bne.n	407d4e <_malloc_r+0x41a>
  407d64:	687b      	ldr	r3, [r7, #4]
  407d66:	ea23 0304 	bic.w	r3, r3, r4
  407d6a:	607b      	str	r3, [r7, #4]
  407d6c:	0064      	lsls	r4, r4, #1
  407d6e:	429c      	cmp	r4, r3
  407d70:	f63f aeca 	bhi.w	407b08 <_malloc_r+0x1d4>
  407d74:	2c00      	cmp	r4, #0
  407d76:	f43f aec7 	beq.w	407b08 <_malloc_r+0x1d4>
  407d7a:	4223      	tst	r3, r4
  407d7c:	4648      	mov	r0, r9
  407d7e:	f47f ae69 	bne.w	407a54 <_malloc_r+0x120>
  407d82:	0064      	lsls	r4, r4, #1
  407d84:	4223      	tst	r3, r4
  407d86:	f100 0004 	add.w	r0, r0, #4
  407d8a:	d0fa      	beq.n	407d82 <_malloc_r+0x44e>
  407d8c:	e662      	b.n	407a54 <_malloc_r+0x120>
  407d8e:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  407d92:	d818      	bhi.n	407dc6 <_malloc_r+0x492>
  407d94:	0be8      	lsrs	r0, r5, #15
  407d96:	3077      	adds	r0, #119	; 0x77
  407d98:	0041      	lsls	r1, r0, #1
  407d9a:	e60b      	b.n	4079b4 <_malloc_r+0x80>
  407d9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407da0:	e6fb      	b.n	407b9a <_malloc_r+0x266>
  407da2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407da6:	1092      	asrs	r2, r2, #2
  407da8:	f04f 0c01 	mov.w	ip, #1
  407dac:	fa0c f202 	lsl.w	r2, ip, r2
  407db0:	4313      	orrs	r3, r2
  407db2:	f8c8 3004 	str.w	r3, [r8, #4]
  407db6:	460a      	mov	r2, r1
  407db8:	e77d      	b.n	407cb6 <_malloc_r+0x382>
  407dba:	2301      	movs	r3, #1
  407dbc:	f8c9 3004 	str.w	r3, [r9, #4]
  407dc0:	464c      	mov	r4, r9
  407dc2:	2200      	movs	r2, #0
  407dc4:	e72c      	b.n	407c20 <_malloc_r+0x2ec>
  407dc6:	f240 5354 	movw	r3, #1364	; 0x554
  407dca:	4298      	cmp	r0, r3
  407dcc:	d81c      	bhi.n	407e08 <_malloc_r+0x4d4>
  407dce:	0ca8      	lsrs	r0, r5, #18
  407dd0:	307c      	adds	r0, #124	; 0x7c
  407dd2:	0041      	lsls	r1, r0, #1
  407dd4:	e5ee      	b.n	4079b4 <_malloc_r+0x80>
  407dd6:	3210      	adds	r2, #16
  407dd8:	e6b4      	b.n	407b44 <_malloc_r+0x210>
  407dda:	2a54      	cmp	r2, #84	; 0x54
  407ddc:	d823      	bhi.n	407e26 <_malloc_r+0x4f2>
  407dde:	0b1a      	lsrs	r2, r3, #12
  407de0:	326e      	adds	r2, #110	; 0x6e
  407de2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407de6:	e754      	b.n	407c92 <_malloc_r+0x35e>
  407de8:	68bc      	ldr	r4, [r7, #8]
  407dea:	6862      	ldr	r2, [r4, #4]
  407dec:	f022 0203 	bic.w	r2, r2, #3
  407df0:	e716      	b.n	407c20 <_malloc_r+0x2ec>
  407df2:	f3cb 000b 	ubfx	r0, fp, #0, #12
  407df6:	2800      	cmp	r0, #0
  407df8:	f47f aeb9 	bne.w	407b6e <_malloc_r+0x23a>
  407dfc:	4442      	add	r2, r8
  407dfe:	68bb      	ldr	r3, [r7, #8]
  407e00:	f042 0201 	orr.w	r2, r2, #1
  407e04:	605a      	str	r2, [r3, #4]
  407e06:	e6fd      	b.n	407c04 <_malloc_r+0x2d0>
  407e08:	21fc      	movs	r1, #252	; 0xfc
  407e0a:	207e      	movs	r0, #126	; 0x7e
  407e0c:	e5d2      	b.n	4079b4 <_malloc_r+0x80>
  407e0e:	2201      	movs	r2, #1
  407e10:	f04f 0a00 	mov.w	sl, #0
  407e14:	e6d4      	b.n	407bc0 <_malloc_r+0x28c>
  407e16:	f104 0108 	add.w	r1, r4, #8
  407e1a:	4630      	mov	r0, r6
  407e1c:	f7ff fcae 	bl	40777c <_free_r>
  407e20:	f8da 1000 	ldr.w	r1, [sl]
  407e24:	e6ee      	b.n	407c04 <_malloc_r+0x2d0>
  407e26:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407e2a:	d804      	bhi.n	407e36 <_malloc_r+0x502>
  407e2c:	0bda      	lsrs	r2, r3, #15
  407e2e:	3277      	adds	r2, #119	; 0x77
  407e30:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407e34:	e72d      	b.n	407c92 <_malloc_r+0x35e>
  407e36:	f240 5154 	movw	r1, #1364	; 0x554
  407e3a:	428a      	cmp	r2, r1
  407e3c:	d804      	bhi.n	407e48 <_malloc_r+0x514>
  407e3e:	0c9a      	lsrs	r2, r3, #18
  407e40:	327c      	adds	r2, #124	; 0x7c
  407e42:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407e46:	e724      	b.n	407c92 <_malloc_r+0x35e>
  407e48:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  407e4c:	227e      	movs	r2, #126	; 0x7e
  407e4e:	e720      	b.n	407c92 <_malloc_r+0x35e>
  407e50:	687b      	ldr	r3, [r7, #4]
  407e52:	e78b      	b.n	407d6c <_malloc_r+0x438>
  407e54:	200004a4 	.word	0x200004a4

00407e58 <memchr>:
  407e58:	0783      	lsls	r3, r0, #30
  407e5a:	b470      	push	{r4, r5, r6}
  407e5c:	b2c9      	uxtb	r1, r1
  407e5e:	d040      	beq.n	407ee2 <memchr+0x8a>
  407e60:	1e54      	subs	r4, r2, #1
  407e62:	2a00      	cmp	r2, #0
  407e64:	d03f      	beq.n	407ee6 <memchr+0x8e>
  407e66:	7803      	ldrb	r3, [r0, #0]
  407e68:	428b      	cmp	r3, r1
  407e6a:	bf18      	it	ne
  407e6c:	1c43      	addne	r3, r0, #1
  407e6e:	d106      	bne.n	407e7e <memchr+0x26>
  407e70:	e01d      	b.n	407eae <memchr+0x56>
  407e72:	b1f4      	cbz	r4, 407eb2 <memchr+0x5a>
  407e74:	7802      	ldrb	r2, [r0, #0]
  407e76:	428a      	cmp	r2, r1
  407e78:	f104 34ff 	add.w	r4, r4, #4294967295
  407e7c:	d017      	beq.n	407eae <memchr+0x56>
  407e7e:	f013 0f03 	tst.w	r3, #3
  407e82:	4618      	mov	r0, r3
  407e84:	f103 0301 	add.w	r3, r3, #1
  407e88:	d1f3      	bne.n	407e72 <memchr+0x1a>
  407e8a:	2c03      	cmp	r4, #3
  407e8c:	d814      	bhi.n	407eb8 <memchr+0x60>
  407e8e:	b184      	cbz	r4, 407eb2 <memchr+0x5a>
  407e90:	7803      	ldrb	r3, [r0, #0]
  407e92:	428b      	cmp	r3, r1
  407e94:	d00b      	beq.n	407eae <memchr+0x56>
  407e96:	1905      	adds	r5, r0, r4
  407e98:	1c43      	adds	r3, r0, #1
  407e9a:	e002      	b.n	407ea2 <memchr+0x4a>
  407e9c:	7802      	ldrb	r2, [r0, #0]
  407e9e:	428a      	cmp	r2, r1
  407ea0:	d005      	beq.n	407eae <memchr+0x56>
  407ea2:	42ab      	cmp	r3, r5
  407ea4:	4618      	mov	r0, r3
  407ea6:	f103 0301 	add.w	r3, r3, #1
  407eaa:	d1f7      	bne.n	407e9c <memchr+0x44>
  407eac:	2000      	movs	r0, #0
  407eae:	bc70      	pop	{r4, r5, r6}
  407eb0:	4770      	bx	lr
  407eb2:	4620      	mov	r0, r4
  407eb4:	bc70      	pop	{r4, r5, r6}
  407eb6:	4770      	bx	lr
  407eb8:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407ebc:	4602      	mov	r2, r0
  407ebe:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  407ec2:	4610      	mov	r0, r2
  407ec4:	3204      	adds	r2, #4
  407ec6:	6803      	ldr	r3, [r0, #0]
  407ec8:	4073      	eors	r3, r6
  407eca:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  407ece:	ea25 0303 	bic.w	r3, r5, r3
  407ed2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  407ed6:	d1da      	bne.n	407e8e <memchr+0x36>
  407ed8:	3c04      	subs	r4, #4
  407eda:	2c03      	cmp	r4, #3
  407edc:	4610      	mov	r0, r2
  407ede:	d8f0      	bhi.n	407ec2 <memchr+0x6a>
  407ee0:	e7d5      	b.n	407e8e <memchr+0x36>
  407ee2:	4614      	mov	r4, r2
  407ee4:	e7d1      	b.n	407e8a <memchr+0x32>
  407ee6:	4610      	mov	r0, r2
  407ee8:	e7e1      	b.n	407eae <memchr+0x56>
  407eea:	bf00      	nop

00407eec <memmove>:
  407eec:	4288      	cmp	r0, r1
  407eee:	b5f0      	push	{r4, r5, r6, r7, lr}
  407ef0:	d90d      	bls.n	407f0e <memmove+0x22>
  407ef2:	188b      	adds	r3, r1, r2
  407ef4:	4298      	cmp	r0, r3
  407ef6:	d20a      	bcs.n	407f0e <memmove+0x22>
  407ef8:	1881      	adds	r1, r0, r2
  407efa:	2a00      	cmp	r2, #0
  407efc:	d054      	beq.n	407fa8 <memmove+0xbc>
  407efe:	1a9a      	subs	r2, r3, r2
  407f00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407f04:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407f08:	4293      	cmp	r3, r2
  407f0a:	d1f9      	bne.n	407f00 <memmove+0x14>
  407f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407f0e:	2a0f      	cmp	r2, #15
  407f10:	d948      	bls.n	407fa4 <memmove+0xb8>
  407f12:	ea40 0301 	orr.w	r3, r0, r1
  407f16:	079b      	lsls	r3, r3, #30
  407f18:	d147      	bne.n	407faa <memmove+0xbe>
  407f1a:	f100 0410 	add.w	r4, r0, #16
  407f1e:	f101 0310 	add.w	r3, r1, #16
  407f22:	4615      	mov	r5, r2
  407f24:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407f28:	f844 6c10 	str.w	r6, [r4, #-16]
  407f2c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407f30:	f844 6c0c 	str.w	r6, [r4, #-12]
  407f34:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407f38:	f844 6c08 	str.w	r6, [r4, #-8]
  407f3c:	3d10      	subs	r5, #16
  407f3e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407f42:	f844 6c04 	str.w	r6, [r4, #-4]
  407f46:	2d0f      	cmp	r5, #15
  407f48:	f103 0310 	add.w	r3, r3, #16
  407f4c:	f104 0410 	add.w	r4, r4, #16
  407f50:	d8e8      	bhi.n	407f24 <memmove+0x38>
  407f52:	f1a2 0310 	sub.w	r3, r2, #16
  407f56:	f023 030f 	bic.w	r3, r3, #15
  407f5a:	f002 0e0f 	and.w	lr, r2, #15
  407f5e:	3310      	adds	r3, #16
  407f60:	f1be 0f03 	cmp.w	lr, #3
  407f64:	4419      	add	r1, r3
  407f66:	4403      	add	r3, r0
  407f68:	d921      	bls.n	407fae <memmove+0xc2>
  407f6a:	1f1e      	subs	r6, r3, #4
  407f6c:	460d      	mov	r5, r1
  407f6e:	4674      	mov	r4, lr
  407f70:	3c04      	subs	r4, #4
  407f72:	f855 7b04 	ldr.w	r7, [r5], #4
  407f76:	f846 7f04 	str.w	r7, [r6, #4]!
  407f7a:	2c03      	cmp	r4, #3
  407f7c:	d8f8      	bhi.n	407f70 <memmove+0x84>
  407f7e:	f1ae 0404 	sub.w	r4, lr, #4
  407f82:	f024 0403 	bic.w	r4, r4, #3
  407f86:	3404      	adds	r4, #4
  407f88:	4423      	add	r3, r4
  407f8a:	4421      	add	r1, r4
  407f8c:	f002 0203 	and.w	r2, r2, #3
  407f90:	b152      	cbz	r2, 407fa8 <memmove+0xbc>
  407f92:	3b01      	subs	r3, #1
  407f94:	440a      	add	r2, r1
  407f96:	f811 4b01 	ldrb.w	r4, [r1], #1
  407f9a:	f803 4f01 	strb.w	r4, [r3, #1]!
  407f9e:	4291      	cmp	r1, r2
  407fa0:	d1f9      	bne.n	407f96 <memmove+0xaa>
  407fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407fa4:	4603      	mov	r3, r0
  407fa6:	e7f3      	b.n	407f90 <memmove+0xa4>
  407fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407faa:	4603      	mov	r3, r0
  407fac:	e7f1      	b.n	407f92 <memmove+0xa6>
  407fae:	4672      	mov	r2, lr
  407fb0:	e7ee      	b.n	407f90 <memmove+0xa4>
  407fb2:	bf00      	nop

00407fb4 <__malloc_lock>:
  407fb4:	4770      	bx	lr
  407fb6:	bf00      	nop

00407fb8 <__malloc_unlock>:
  407fb8:	4770      	bx	lr
  407fba:	bf00      	nop

00407fbc <_Balloc>:
  407fbc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407fbe:	b570      	push	{r4, r5, r6, lr}
  407fc0:	4605      	mov	r5, r0
  407fc2:	460c      	mov	r4, r1
  407fc4:	b14b      	cbz	r3, 407fda <_Balloc+0x1e>
  407fc6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407fca:	b180      	cbz	r0, 407fee <_Balloc+0x32>
  407fcc:	6802      	ldr	r2, [r0, #0]
  407fce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407fd2:	2300      	movs	r3, #0
  407fd4:	6103      	str	r3, [r0, #16]
  407fd6:	60c3      	str	r3, [r0, #12]
  407fd8:	bd70      	pop	{r4, r5, r6, pc}
  407fda:	2104      	movs	r1, #4
  407fdc:	2221      	movs	r2, #33	; 0x21
  407fde:	f000 fdbd 	bl	408b5c <_calloc_r>
  407fe2:	64e8      	str	r0, [r5, #76]	; 0x4c
  407fe4:	4603      	mov	r3, r0
  407fe6:	2800      	cmp	r0, #0
  407fe8:	d1ed      	bne.n	407fc6 <_Balloc+0xa>
  407fea:	2000      	movs	r0, #0
  407fec:	bd70      	pop	{r4, r5, r6, pc}
  407fee:	2101      	movs	r1, #1
  407ff0:	fa01 f604 	lsl.w	r6, r1, r4
  407ff4:	1d72      	adds	r2, r6, #5
  407ff6:	4628      	mov	r0, r5
  407ff8:	0092      	lsls	r2, r2, #2
  407ffa:	f000 fdaf 	bl	408b5c <_calloc_r>
  407ffe:	2800      	cmp	r0, #0
  408000:	d0f3      	beq.n	407fea <_Balloc+0x2e>
  408002:	6044      	str	r4, [r0, #4]
  408004:	6086      	str	r6, [r0, #8]
  408006:	e7e4      	b.n	407fd2 <_Balloc+0x16>

00408008 <_Bfree>:
  408008:	b131      	cbz	r1, 408018 <_Bfree+0x10>
  40800a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40800c:	684a      	ldr	r2, [r1, #4]
  40800e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  408012:	6008      	str	r0, [r1, #0]
  408014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  408018:	4770      	bx	lr
  40801a:	bf00      	nop

0040801c <__multadd>:
  40801c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40801e:	690c      	ldr	r4, [r1, #16]
  408020:	b083      	sub	sp, #12
  408022:	460d      	mov	r5, r1
  408024:	4606      	mov	r6, r0
  408026:	f101 0e14 	add.w	lr, r1, #20
  40802a:	2700      	movs	r7, #0
  40802c:	f8de 1000 	ldr.w	r1, [lr]
  408030:	b288      	uxth	r0, r1
  408032:	0c09      	lsrs	r1, r1, #16
  408034:	fb02 3300 	mla	r3, r2, r0, r3
  408038:	fb02 f101 	mul.w	r1, r2, r1
  40803c:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  408040:	3701      	adds	r7, #1
  408042:	b29b      	uxth	r3, r3
  408044:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  408048:	42bc      	cmp	r4, r7
  40804a:	f84e 3b04 	str.w	r3, [lr], #4
  40804e:	ea4f 4311 	mov.w	r3, r1, lsr #16
  408052:	dceb      	bgt.n	40802c <__multadd+0x10>
  408054:	b13b      	cbz	r3, 408066 <__multadd+0x4a>
  408056:	68aa      	ldr	r2, [r5, #8]
  408058:	4294      	cmp	r4, r2
  40805a:	da07      	bge.n	40806c <__multadd+0x50>
  40805c:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  408060:	3401      	adds	r4, #1
  408062:	6153      	str	r3, [r2, #20]
  408064:	612c      	str	r4, [r5, #16]
  408066:	4628      	mov	r0, r5
  408068:	b003      	add	sp, #12
  40806a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40806c:	6869      	ldr	r1, [r5, #4]
  40806e:	9301      	str	r3, [sp, #4]
  408070:	3101      	adds	r1, #1
  408072:	4630      	mov	r0, r6
  408074:	f7ff ffa2 	bl	407fbc <_Balloc>
  408078:	692a      	ldr	r2, [r5, #16]
  40807a:	3202      	adds	r2, #2
  40807c:	f105 010c 	add.w	r1, r5, #12
  408080:	4607      	mov	r7, r0
  408082:	0092      	lsls	r2, r2, #2
  408084:	300c      	adds	r0, #12
  408086:	f7fc ff6b 	bl	404f60 <memcpy>
  40808a:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40808c:	6869      	ldr	r1, [r5, #4]
  40808e:	9b01      	ldr	r3, [sp, #4]
  408090:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  408094:	6028      	str	r0, [r5, #0]
  408096:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40809a:	463d      	mov	r5, r7
  40809c:	e7de      	b.n	40805c <__multadd+0x40>
  40809e:	bf00      	nop

004080a0 <__hi0bits>:
  4080a0:	0c03      	lsrs	r3, r0, #16
  4080a2:	041b      	lsls	r3, r3, #16
  4080a4:	b9b3      	cbnz	r3, 4080d4 <__hi0bits+0x34>
  4080a6:	0400      	lsls	r0, r0, #16
  4080a8:	2310      	movs	r3, #16
  4080aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4080ae:	bf04      	itt	eq
  4080b0:	0200      	lsleq	r0, r0, #8
  4080b2:	3308      	addeq	r3, #8
  4080b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4080b8:	bf04      	itt	eq
  4080ba:	0100      	lsleq	r0, r0, #4
  4080bc:	3304      	addeq	r3, #4
  4080be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4080c2:	bf04      	itt	eq
  4080c4:	0080      	lsleq	r0, r0, #2
  4080c6:	3302      	addeq	r3, #2
  4080c8:	2800      	cmp	r0, #0
  4080ca:	db07      	blt.n	4080dc <__hi0bits+0x3c>
  4080cc:	0042      	lsls	r2, r0, #1
  4080ce:	d403      	bmi.n	4080d8 <__hi0bits+0x38>
  4080d0:	2020      	movs	r0, #32
  4080d2:	4770      	bx	lr
  4080d4:	2300      	movs	r3, #0
  4080d6:	e7e8      	b.n	4080aa <__hi0bits+0xa>
  4080d8:	1c58      	adds	r0, r3, #1
  4080da:	4770      	bx	lr
  4080dc:	4618      	mov	r0, r3
  4080de:	4770      	bx	lr

004080e0 <__lo0bits>:
  4080e0:	6803      	ldr	r3, [r0, #0]
  4080e2:	f013 0207 	ands.w	r2, r3, #7
  4080e6:	d007      	beq.n	4080f8 <__lo0bits+0x18>
  4080e8:	07d9      	lsls	r1, r3, #31
  4080ea:	d420      	bmi.n	40812e <__lo0bits+0x4e>
  4080ec:	079a      	lsls	r2, r3, #30
  4080ee:	d420      	bmi.n	408132 <__lo0bits+0x52>
  4080f0:	089b      	lsrs	r3, r3, #2
  4080f2:	6003      	str	r3, [r0, #0]
  4080f4:	2002      	movs	r0, #2
  4080f6:	4770      	bx	lr
  4080f8:	b299      	uxth	r1, r3
  4080fa:	b909      	cbnz	r1, 408100 <__lo0bits+0x20>
  4080fc:	0c1b      	lsrs	r3, r3, #16
  4080fe:	2210      	movs	r2, #16
  408100:	f013 0fff 	tst.w	r3, #255	; 0xff
  408104:	bf04      	itt	eq
  408106:	0a1b      	lsreq	r3, r3, #8
  408108:	3208      	addeq	r2, #8
  40810a:	0719      	lsls	r1, r3, #28
  40810c:	bf04      	itt	eq
  40810e:	091b      	lsreq	r3, r3, #4
  408110:	3204      	addeq	r2, #4
  408112:	0799      	lsls	r1, r3, #30
  408114:	bf04      	itt	eq
  408116:	089b      	lsreq	r3, r3, #2
  408118:	3202      	addeq	r2, #2
  40811a:	07d9      	lsls	r1, r3, #31
  40811c:	d404      	bmi.n	408128 <__lo0bits+0x48>
  40811e:	085b      	lsrs	r3, r3, #1
  408120:	d101      	bne.n	408126 <__lo0bits+0x46>
  408122:	2020      	movs	r0, #32
  408124:	4770      	bx	lr
  408126:	3201      	adds	r2, #1
  408128:	6003      	str	r3, [r0, #0]
  40812a:	4610      	mov	r0, r2
  40812c:	4770      	bx	lr
  40812e:	2000      	movs	r0, #0
  408130:	4770      	bx	lr
  408132:	085b      	lsrs	r3, r3, #1
  408134:	6003      	str	r3, [r0, #0]
  408136:	2001      	movs	r0, #1
  408138:	4770      	bx	lr
  40813a:	bf00      	nop

0040813c <__i2b>:
  40813c:	b510      	push	{r4, lr}
  40813e:	460c      	mov	r4, r1
  408140:	2101      	movs	r1, #1
  408142:	f7ff ff3b 	bl	407fbc <_Balloc>
  408146:	2201      	movs	r2, #1
  408148:	6144      	str	r4, [r0, #20]
  40814a:	6102      	str	r2, [r0, #16]
  40814c:	bd10      	pop	{r4, pc}
  40814e:	bf00      	nop

00408150 <__multiply>:
  408150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408154:	690f      	ldr	r7, [r1, #16]
  408156:	6916      	ldr	r6, [r2, #16]
  408158:	42b7      	cmp	r7, r6
  40815a:	b083      	sub	sp, #12
  40815c:	460d      	mov	r5, r1
  40815e:	4614      	mov	r4, r2
  408160:	f2c0 808d 	blt.w	40827e <__multiply+0x12e>
  408164:	4633      	mov	r3, r6
  408166:	463e      	mov	r6, r7
  408168:	461f      	mov	r7, r3
  40816a:	68ab      	ldr	r3, [r5, #8]
  40816c:	6869      	ldr	r1, [r5, #4]
  40816e:	eb06 0807 	add.w	r8, r6, r7
  408172:	4598      	cmp	r8, r3
  408174:	bfc8      	it	gt
  408176:	3101      	addgt	r1, #1
  408178:	f7ff ff20 	bl	407fbc <_Balloc>
  40817c:	f100 0c14 	add.w	ip, r0, #20
  408180:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  408184:	45cc      	cmp	ip, r9
  408186:	9000      	str	r0, [sp, #0]
  408188:	d205      	bcs.n	408196 <__multiply+0x46>
  40818a:	4663      	mov	r3, ip
  40818c:	2100      	movs	r1, #0
  40818e:	f843 1b04 	str.w	r1, [r3], #4
  408192:	4599      	cmp	r9, r3
  408194:	d8fb      	bhi.n	40818e <__multiply+0x3e>
  408196:	f104 0214 	add.w	r2, r4, #20
  40819a:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40819e:	f105 0314 	add.w	r3, r5, #20
  4081a2:	4552      	cmp	r2, sl
  4081a4:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  4081a8:	d254      	bcs.n	408254 <__multiply+0x104>
  4081aa:	f8cd 9004 	str.w	r9, [sp, #4]
  4081ae:	4699      	mov	r9, r3
  4081b0:	f852 3b04 	ldr.w	r3, [r2], #4
  4081b4:	fa1f fb83 	uxth.w	fp, r3
  4081b8:	f1bb 0f00 	cmp.w	fp, #0
  4081bc:	d020      	beq.n	408200 <__multiply+0xb0>
  4081be:	2000      	movs	r0, #0
  4081c0:	464f      	mov	r7, r9
  4081c2:	4666      	mov	r6, ip
  4081c4:	4605      	mov	r5, r0
  4081c6:	e000      	b.n	4081ca <__multiply+0x7a>
  4081c8:	461e      	mov	r6, r3
  4081ca:	f857 4b04 	ldr.w	r4, [r7], #4
  4081ce:	6830      	ldr	r0, [r6, #0]
  4081d0:	b2a1      	uxth	r1, r4
  4081d2:	b283      	uxth	r3, r0
  4081d4:	fb0b 3101 	mla	r1, fp, r1, r3
  4081d8:	0c24      	lsrs	r4, r4, #16
  4081da:	0c00      	lsrs	r0, r0, #16
  4081dc:	194b      	adds	r3, r1, r5
  4081de:	fb0b 0004 	mla	r0, fp, r4, r0
  4081e2:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  4081e6:	b299      	uxth	r1, r3
  4081e8:	4633      	mov	r3, r6
  4081ea:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  4081ee:	45be      	cmp	lr, r7
  4081f0:	ea4f 4510 	mov.w	r5, r0, lsr #16
  4081f4:	f843 1b04 	str.w	r1, [r3], #4
  4081f8:	d8e6      	bhi.n	4081c8 <__multiply+0x78>
  4081fa:	6075      	str	r5, [r6, #4]
  4081fc:	f852 3c04 	ldr.w	r3, [r2, #-4]
  408200:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  408204:	d020      	beq.n	408248 <__multiply+0xf8>
  408206:	f8dc 3000 	ldr.w	r3, [ip]
  40820a:	4667      	mov	r7, ip
  40820c:	4618      	mov	r0, r3
  40820e:	464d      	mov	r5, r9
  408210:	2100      	movs	r1, #0
  408212:	e000      	b.n	408216 <__multiply+0xc6>
  408214:	4637      	mov	r7, r6
  408216:	882c      	ldrh	r4, [r5, #0]
  408218:	0c00      	lsrs	r0, r0, #16
  40821a:	fb0b 0004 	mla	r0, fp, r4, r0
  40821e:	4401      	add	r1, r0
  408220:	b29c      	uxth	r4, r3
  408222:	463e      	mov	r6, r7
  408224:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  408228:	f846 3b04 	str.w	r3, [r6], #4
  40822c:	6878      	ldr	r0, [r7, #4]
  40822e:	f855 4b04 	ldr.w	r4, [r5], #4
  408232:	b283      	uxth	r3, r0
  408234:	0c24      	lsrs	r4, r4, #16
  408236:	fb0b 3404 	mla	r4, fp, r4, r3
  40823a:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  40823e:	45ae      	cmp	lr, r5
  408240:	ea4f 4113 	mov.w	r1, r3, lsr #16
  408244:	d8e6      	bhi.n	408214 <__multiply+0xc4>
  408246:	607b      	str	r3, [r7, #4]
  408248:	4592      	cmp	sl, r2
  40824a:	f10c 0c04 	add.w	ip, ip, #4
  40824e:	d8af      	bhi.n	4081b0 <__multiply+0x60>
  408250:	f8dd 9004 	ldr.w	r9, [sp, #4]
  408254:	f1b8 0f00 	cmp.w	r8, #0
  408258:	dd0b      	ble.n	408272 <__multiply+0x122>
  40825a:	f859 3c04 	ldr.w	r3, [r9, #-4]
  40825e:	f1a9 0904 	sub.w	r9, r9, #4
  408262:	b11b      	cbz	r3, 40826c <__multiply+0x11c>
  408264:	e005      	b.n	408272 <__multiply+0x122>
  408266:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  40826a:	b913      	cbnz	r3, 408272 <__multiply+0x122>
  40826c:	f1b8 0801 	subs.w	r8, r8, #1
  408270:	d1f9      	bne.n	408266 <__multiply+0x116>
  408272:	9800      	ldr	r0, [sp, #0]
  408274:	f8c0 8010 	str.w	r8, [r0, #16]
  408278:	b003      	add	sp, #12
  40827a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40827e:	4615      	mov	r5, r2
  408280:	460c      	mov	r4, r1
  408282:	e772      	b.n	40816a <__multiply+0x1a>

00408284 <__pow5mult>:
  408284:	f012 0303 	ands.w	r3, r2, #3
  408288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40828c:	4614      	mov	r4, r2
  40828e:	4607      	mov	r7, r0
  408290:	460e      	mov	r6, r1
  408292:	d12d      	bne.n	4082f0 <__pow5mult+0x6c>
  408294:	10a4      	asrs	r4, r4, #2
  408296:	d01c      	beq.n	4082d2 <__pow5mult+0x4e>
  408298:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40829a:	b395      	cbz	r5, 408302 <__pow5mult+0x7e>
  40829c:	07e3      	lsls	r3, r4, #31
  40829e:	f04f 0800 	mov.w	r8, #0
  4082a2:	d406      	bmi.n	4082b2 <__pow5mult+0x2e>
  4082a4:	1064      	asrs	r4, r4, #1
  4082a6:	d014      	beq.n	4082d2 <__pow5mult+0x4e>
  4082a8:	6828      	ldr	r0, [r5, #0]
  4082aa:	b1a8      	cbz	r0, 4082d8 <__pow5mult+0x54>
  4082ac:	4605      	mov	r5, r0
  4082ae:	07e3      	lsls	r3, r4, #31
  4082b0:	d5f8      	bpl.n	4082a4 <__pow5mult+0x20>
  4082b2:	4638      	mov	r0, r7
  4082b4:	4631      	mov	r1, r6
  4082b6:	462a      	mov	r2, r5
  4082b8:	f7ff ff4a 	bl	408150 <__multiply>
  4082bc:	b1b6      	cbz	r6, 4082ec <__pow5mult+0x68>
  4082be:	6872      	ldr	r2, [r6, #4]
  4082c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4082c2:	1064      	asrs	r4, r4, #1
  4082c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4082c8:	6031      	str	r1, [r6, #0]
  4082ca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4082ce:	4606      	mov	r6, r0
  4082d0:	d1ea      	bne.n	4082a8 <__pow5mult+0x24>
  4082d2:	4630      	mov	r0, r6
  4082d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4082d8:	4629      	mov	r1, r5
  4082da:	462a      	mov	r2, r5
  4082dc:	4638      	mov	r0, r7
  4082de:	f7ff ff37 	bl	408150 <__multiply>
  4082e2:	6028      	str	r0, [r5, #0]
  4082e4:	f8c0 8000 	str.w	r8, [r0]
  4082e8:	4605      	mov	r5, r0
  4082ea:	e7e0      	b.n	4082ae <__pow5mult+0x2a>
  4082ec:	4606      	mov	r6, r0
  4082ee:	e7d9      	b.n	4082a4 <__pow5mult+0x20>
  4082f0:	1e5a      	subs	r2, r3, #1
  4082f2:	4d0b      	ldr	r5, [pc, #44]	; (408320 <__pow5mult+0x9c>)
  4082f4:	2300      	movs	r3, #0
  4082f6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4082fa:	f7ff fe8f 	bl	40801c <__multadd>
  4082fe:	4606      	mov	r6, r0
  408300:	e7c8      	b.n	408294 <__pow5mult+0x10>
  408302:	2101      	movs	r1, #1
  408304:	4638      	mov	r0, r7
  408306:	f7ff fe59 	bl	407fbc <_Balloc>
  40830a:	f240 2171 	movw	r1, #625	; 0x271
  40830e:	2201      	movs	r2, #1
  408310:	2300      	movs	r3, #0
  408312:	6141      	str	r1, [r0, #20]
  408314:	6102      	str	r2, [r0, #16]
  408316:	4605      	mov	r5, r0
  408318:	64b8      	str	r0, [r7, #72]	; 0x48
  40831a:	6003      	str	r3, [r0, #0]
  40831c:	e7be      	b.n	40829c <__pow5mult+0x18>
  40831e:	bf00      	nop
  408320:	00408e20 	.word	0x00408e20

00408324 <__lshift>:
  408324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408328:	690f      	ldr	r7, [r1, #16]
  40832a:	688b      	ldr	r3, [r1, #8]
  40832c:	ea4f 1962 	mov.w	r9, r2, asr #5
  408330:	444f      	add	r7, r9
  408332:	1c7d      	adds	r5, r7, #1
  408334:	429d      	cmp	r5, r3
  408336:	460e      	mov	r6, r1
  408338:	4614      	mov	r4, r2
  40833a:	6849      	ldr	r1, [r1, #4]
  40833c:	4680      	mov	r8, r0
  40833e:	dd04      	ble.n	40834a <__lshift+0x26>
  408340:	005b      	lsls	r3, r3, #1
  408342:	429d      	cmp	r5, r3
  408344:	f101 0101 	add.w	r1, r1, #1
  408348:	dcfa      	bgt.n	408340 <__lshift+0x1c>
  40834a:	4640      	mov	r0, r8
  40834c:	f7ff fe36 	bl	407fbc <_Balloc>
  408350:	f1b9 0f00 	cmp.w	r9, #0
  408354:	f100 0114 	add.w	r1, r0, #20
  408358:	dd09      	ble.n	40836e <__lshift+0x4a>
  40835a:	2300      	movs	r3, #0
  40835c:	469e      	mov	lr, r3
  40835e:	460a      	mov	r2, r1
  408360:	3301      	adds	r3, #1
  408362:	454b      	cmp	r3, r9
  408364:	f842 eb04 	str.w	lr, [r2], #4
  408368:	d1fa      	bne.n	408360 <__lshift+0x3c>
  40836a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  40836e:	6932      	ldr	r2, [r6, #16]
  408370:	f106 0314 	add.w	r3, r6, #20
  408374:	f014 0c1f 	ands.w	ip, r4, #31
  408378:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  40837c:	d01f      	beq.n	4083be <__lshift+0x9a>
  40837e:	f1cc 0920 	rsb	r9, ip, #32
  408382:	2200      	movs	r2, #0
  408384:	681c      	ldr	r4, [r3, #0]
  408386:	fa04 f40c 	lsl.w	r4, r4, ip
  40838a:	4314      	orrs	r4, r2
  40838c:	468a      	mov	sl, r1
  40838e:	f841 4b04 	str.w	r4, [r1], #4
  408392:	f853 4b04 	ldr.w	r4, [r3], #4
  408396:	459e      	cmp	lr, r3
  408398:	fa24 f209 	lsr.w	r2, r4, r9
  40839c:	d8f2      	bhi.n	408384 <__lshift+0x60>
  40839e:	f8ca 2004 	str.w	r2, [sl, #4]
  4083a2:	b102      	cbz	r2, 4083a6 <__lshift+0x82>
  4083a4:	1cbd      	adds	r5, r7, #2
  4083a6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4083aa:	6872      	ldr	r2, [r6, #4]
  4083ac:	3d01      	subs	r5, #1
  4083ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4083b2:	6105      	str	r5, [r0, #16]
  4083b4:	6031      	str	r1, [r6, #0]
  4083b6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4083ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4083be:	3904      	subs	r1, #4
  4083c0:	f853 2b04 	ldr.w	r2, [r3], #4
  4083c4:	f841 2f04 	str.w	r2, [r1, #4]!
  4083c8:	459e      	cmp	lr, r3
  4083ca:	d8f9      	bhi.n	4083c0 <__lshift+0x9c>
  4083cc:	e7eb      	b.n	4083a6 <__lshift+0x82>
  4083ce:	bf00      	nop

004083d0 <__mcmp>:
  4083d0:	6902      	ldr	r2, [r0, #16]
  4083d2:	690b      	ldr	r3, [r1, #16]
  4083d4:	1ad2      	subs	r2, r2, r3
  4083d6:	d113      	bne.n	408400 <__mcmp+0x30>
  4083d8:	009b      	lsls	r3, r3, #2
  4083da:	3014      	adds	r0, #20
  4083dc:	3114      	adds	r1, #20
  4083de:	4419      	add	r1, r3
  4083e0:	b410      	push	{r4}
  4083e2:	4403      	add	r3, r0
  4083e4:	e001      	b.n	4083ea <__mcmp+0x1a>
  4083e6:	4298      	cmp	r0, r3
  4083e8:	d20c      	bcs.n	408404 <__mcmp+0x34>
  4083ea:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4083ee:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4083f2:	4294      	cmp	r4, r2
  4083f4:	d0f7      	beq.n	4083e6 <__mcmp+0x16>
  4083f6:	d309      	bcc.n	40840c <__mcmp+0x3c>
  4083f8:	2001      	movs	r0, #1
  4083fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4083fe:	4770      	bx	lr
  408400:	4610      	mov	r0, r2
  408402:	4770      	bx	lr
  408404:	2000      	movs	r0, #0
  408406:	f85d 4b04 	ldr.w	r4, [sp], #4
  40840a:	4770      	bx	lr
  40840c:	f04f 30ff 	mov.w	r0, #4294967295
  408410:	f85d 4b04 	ldr.w	r4, [sp], #4
  408414:	4770      	bx	lr
  408416:	bf00      	nop

00408418 <__mdiff>:
  408418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40841c:	460e      	mov	r6, r1
  40841e:	4605      	mov	r5, r0
  408420:	4611      	mov	r1, r2
  408422:	4630      	mov	r0, r6
  408424:	4614      	mov	r4, r2
  408426:	f7ff ffd3 	bl	4083d0 <__mcmp>
  40842a:	1e07      	subs	r7, r0, #0
  40842c:	d054      	beq.n	4084d8 <__mdiff+0xc0>
  40842e:	db4d      	blt.n	4084cc <__mdiff+0xb4>
  408430:	f04f 0800 	mov.w	r8, #0
  408434:	6871      	ldr	r1, [r6, #4]
  408436:	4628      	mov	r0, r5
  408438:	f7ff fdc0 	bl	407fbc <_Balloc>
  40843c:	6937      	ldr	r7, [r6, #16]
  40843e:	6923      	ldr	r3, [r4, #16]
  408440:	f8c0 800c 	str.w	r8, [r0, #12]
  408444:	3614      	adds	r6, #20
  408446:	f104 0214 	add.w	r2, r4, #20
  40844a:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  40844e:	f100 0514 	add.w	r5, r0, #20
  408452:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  408456:	2300      	movs	r3, #0
  408458:	f856 8b04 	ldr.w	r8, [r6], #4
  40845c:	f852 4b04 	ldr.w	r4, [r2], #4
  408460:	fa13 f388 	uxtah	r3, r3, r8
  408464:	b2a1      	uxth	r1, r4
  408466:	0c24      	lsrs	r4, r4, #16
  408468:	1a59      	subs	r1, r3, r1
  40846a:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  40846e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  408472:	b289      	uxth	r1, r1
  408474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  408478:	4594      	cmp	ip, r2
  40847a:	f845 1b04 	str.w	r1, [r5], #4
  40847e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408482:	4634      	mov	r4, r6
  408484:	d8e8      	bhi.n	408458 <__mdiff+0x40>
  408486:	45b6      	cmp	lr, r6
  408488:	46ac      	mov	ip, r5
  40848a:	d915      	bls.n	4084b8 <__mdiff+0xa0>
  40848c:	f854 2b04 	ldr.w	r2, [r4], #4
  408490:	fa13 f182 	uxtah	r1, r3, r2
  408494:	0c13      	lsrs	r3, r2, #16
  408496:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40849a:	b289      	uxth	r1, r1
  40849c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4084a0:	45a6      	cmp	lr, r4
  4084a2:	f845 1b04 	str.w	r1, [r5], #4
  4084a6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4084aa:	d8ef      	bhi.n	40848c <__mdiff+0x74>
  4084ac:	43f6      	mvns	r6, r6
  4084ae:	4476      	add	r6, lr
  4084b0:	f026 0503 	bic.w	r5, r6, #3
  4084b4:	3504      	adds	r5, #4
  4084b6:	4465      	add	r5, ip
  4084b8:	3d04      	subs	r5, #4
  4084ba:	b921      	cbnz	r1, 4084c6 <__mdiff+0xae>
  4084bc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4084c0:	3f01      	subs	r7, #1
  4084c2:	2b00      	cmp	r3, #0
  4084c4:	d0fa      	beq.n	4084bc <__mdiff+0xa4>
  4084c6:	6107      	str	r7, [r0, #16]
  4084c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084cc:	4633      	mov	r3, r6
  4084ce:	f04f 0801 	mov.w	r8, #1
  4084d2:	4626      	mov	r6, r4
  4084d4:	461c      	mov	r4, r3
  4084d6:	e7ad      	b.n	408434 <__mdiff+0x1c>
  4084d8:	4628      	mov	r0, r5
  4084da:	4639      	mov	r1, r7
  4084dc:	f7ff fd6e 	bl	407fbc <_Balloc>
  4084e0:	2301      	movs	r3, #1
  4084e2:	6147      	str	r7, [r0, #20]
  4084e4:	6103      	str	r3, [r0, #16]
  4084e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084ea:	bf00      	nop

004084ec <__d2b>:
  4084ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4084f0:	b082      	sub	sp, #8
  4084f2:	2101      	movs	r1, #1
  4084f4:	461c      	mov	r4, r3
  4084f6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4084fa:	4615      	mov	r5, r2
  4084fc:	9e08      	ldr	r6, [sp, #32]
  4084fe:	f7ff fd5d 	bl	407fbc <_Balloc>
  408502:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408506:	4680      	mov	r8, r0
  408508:	b10f      	cbz	r7, 40850e <__d2b+0x22>
  40850a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40850e:	9401      	str	r4, [sp, #4]
  408510:	b31d      	cbz	r5, 40855a <__d2b+0x6e>
  408512:	a802      	add	r0, sp, #8
  408514:	f840 5d08 	str.w	r5, [r0, #-8]!
  408518:	f7ff fde2 	bl	4080e0 <__lo0bits>
  40851c:	2800      	cmp	r0, #0
  40851e:	d134      	bne.n	40858a <__d2b+0x9e>
  408520:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408524:	f8c8 2014 	str.w	r2, [r8, #20]
  408528:	2b00      	cmp	r3, #0
  40852a:	bf14      	ite	ne
  40852c:	2402      	movne	r4, #2
  40852e:	2401      	moveq	r4, #1
  408530:	f8c8 3018 	str.w	r3, [r8, #24]
  408534:	f8c8 4010 	str.w	r4, [r8, #16]
  408538:	b9df      	cbnz	r7, 408572 <__d2b+0x86>
  40853a:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40853e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408542:	6030      	str	r0, [r6, #0]
  408544:	6918      	ldr	r0, [r3, #16]
  408546:	f7ff fdab 	bl	4080a0 <__hi0bits>
  40854a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40854c:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  408550:	6018      	str	r0, [r3, #0]
  408552:	4640      	mov	r0, r8
  408554:	b002      	add	sp, #8
  408556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40855a:	a801      	add	r0, sp, #4
  40855c:	f7ff fdc0 	bl	4080e0 <__lo0bits>
  408560:	2401      	movs	r4, #1
  408562:	9b01      	ldr	r3, [sp, #4]
  408564:	f8c8 3014 	str.w	r3, [r8, #20]
  408568:	3020      	adds	r0, #32
  40856a:	f8c8 4010 	str.w	r4, [r8, #16]
  40856e:	2f00      	cmp	r7, #0
  408570:	d0e3      	beq.n	40853a <__d2b+0x4e>
  408572:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408574:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408578:	4407      	add	r7, r0
  40857a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40857e:	6037      	str	r7, [r6, #0]
  408580:	6018      	str	r0, [r3, #0]
  408582:	4640      	mov	r0, r8
  408584:	b002      	add	sp, #8
  408586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40858a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40858e:	f1c0 0120 	rsb	r1, r0, #32
  408592:	fa03 f101 	lsl.w	r1, r3, r1
  408596:	430a      	orrs	r2, r1
  408598:	40c3      	lsrs	r3, r0
  40859a:	9301      	str	r3, [sp, #4]
  40859c:	f8c8 2014 	str.w	r2, [r8, #20]
  4085a0:	e7c2      	b.n	408528 <__d2b+0x3c>
  4085a2:	bf00      	nop

004085a4 <_realloc_r>:
  4085a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4085a8:	4617      	mov	r7, r2
  4085aa:	b083      	sub	sp, #12
  4085ac:	460e      	mov	r6, r1
  4085ae:	2900      	cmp	r1, #0
  4085b0:	f000 80e7 	beq.w	408782 <_realloc_r+0x1de>
  4085b4:	4681      	mov	r9, r0
  4085b6:	f107 050b 	add.w	r5, r7, #11
  4085ba:	f7ff fcfb 	bl	407fb4 <__malloc_lock>
  4085be:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4085c2:	2d16      	cmp	r5, #22
  4085c4:	f023 0403 	bic.w	r4, r3, #3
  4085c8:	f1a6 0808 	sub.w	r8, r6, #8
  4085cc:	d84c      	bhi.n	408668 <_realloc_r+0xc4>
  4085ce:	2210      	movs	r2, #16
  4085d0:	4615      	mov	r5, r2
  4085d2:	42af      	cmp	r7, r5
  4085d4:	d84d      	bhi.n	408672 <_realloc_r+0xce>
  4085d6:	4294      	cmp	r4, r2
  4085d8:	f280 8084 	bge.w	4086e4 <_realloc_r+0x140>
  4085dc:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40898c <_realloc_r+0x3e8>
  4085e0:	f8db 0008 	ldr.w	r0, [fp, #8]
  4085e4:	eb08 0104 	add.w	r1, r8, r4
  4085e8:	4288      	cmp	r0, r1
  4085ea:	f000 80d6 	beq.w	40879a <_realloc_r+0x1f6>
  4085ee:	6848      	ldr	r0, [r1, #4]
  4085f0:	f020 0e01 	bic.w	lr, r0, #1
  4085f4:	448e      	add	lr, r1
  4085f6:	f8de e004 	ldr.w	lr, [lr, #4]
  4085fa:	f01e 0f01 	tst.w	lr, #1
  4085fe:	d13f      	bne.n	408680 <_realloc_r+0xdc>
  408600:	f020 0003 	bic.w	r0, r0, #3
  408604:	4420      	add	r0, r4
  408606:	4290      	cmp	r0, r2
  408608:	f280 80c1 	bge.w	40878e <_realloc_r+0x1ea>
  40860c:	07db      	lsls	r3, r3, #31
  40860e:	f100 808f 	bmi.w	408730 <_realloc_r+0x18c>
  408612:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408616:	ebc3 0a08 	rsb	sl, r3, r8
  40861a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40861e:	f023 0303 	bic.w	r3, r3, #3
  408622:	eb00 0e03 	add.w	lr, r0, r3
  408626:	4596      	cmp	lr, r2
  408628:	db34      	blt.n	408694 <_realloc_r+0xf0>
  40862a:	68cb      	ldr	r3, [r1, #12]
  40862c:	688a      	ldr	r2, [r1, #8]
  40862e:	4657      	mov	r7, sl
  408630:	60d3      	str	r3, [r2, #12]
  408632:	609a      	str	r2, [r3, #8]
  408634:	f857 1f08 	ldr.w	r1, [r7, #8]!
  408638:	f8da 300c 	ldr.w	r3, [sl, #12]
  40863c:	60cb      	str	r3, [r1, #12]
  40863e:	1f22      	subs	r2, r4, #4
  408640:	2a24      	cmp	r2, #36	; 0x24
  408642:	6099      	str	r1, [r3, #8]
  408644:	f200 8136 	bhi.w	4088b4 <_realloc_r+0x310>
  408648:	2a13      	cmp	r2, #19
  40864a:	f240 80fd 	bls.w	408848 <_realloc_r+0x2a4>
  40864e:	6833      	ldr	r3, [r6, #0]
  408650:	f8ca 3008 	str.w	r3, [sl, #8]
  408654:	6873      	ldr	r3, [r6, #4]
  408656:	f8ca 300c 	str.w	r3, [sl, #12]
  40865a:	2a1b      	cmp	r2, #27
  40865c:	f200 8140 	bhi.w	4088e0 <_realloc_r+0x33c>
  408660:	3608      	adds	r6, #8
  408662:	f10a 0310 	add.w	r3, sl, #16
  408666:	e0f0      	b.n	40884a <_realloc_r+0x2a6>
  408668:	f025 0507 	bic.w	r5, r5, #7
  40866c:	2d00      	cmp	r5, #0
  40866e:	462a      	mov	r2, r5
  408670:	daaf      	bge.n	4085d2 <_realloc_r+0x2e>
  408672:	230c      	movs	r3, #12
  408674:	2000      	movs	r0, #0
  408676:	f8c9 3000 	str.w	r3, [r9]
  40867a:	b003      	add	sp, #12
  40867c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408680:	07d9      	lsls	r1, r3, #31
  408682:	d455      	bmi.n	408730 <_realloc_r+0x18c>
  408684:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408688:	ebc3 0a08 	rsb	sl, r3, r8
  40868c:	f8da 3004 	ldr.w	r3, [sl, #4]
  408690:	f023 0303 	bic.w	r3, r3, #3
  408694:	4423      	add	r3, r4
  408696:	4293      	cmp	r3, r2
  408698:	db4a      	blt.n	408730 <_realloc_r+0x18c>
  40869a:	4657      	mov	r7, sl
  40869c:	f8da 100c 	ldr.w	r1, [sl, #12]
  4086a0:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4086a4:	1f22      	subs	r2, r4, #4
  4086a6:	2a24      	cmp	r2, #36	; 0x24
  4086a8:	60c1      	str	r1, [r0, #12]
  4086aa:	6088      	str	r0, [r1, #8]
  4086ac:	f200 810e 	bhi.w	4088cc <_realloc_r+0x328>
  4086b0:	2a13      	cmp	r2, #19
  4086b2:	f240 8109 	bls.w	4088c8 <_realloc_r+0x324>
  4086b6:	6831      	ldr	r1, [r6, #0]
  4086b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4086bc:	6871      	ldr	r1, [r6, #4]
  4086be:	f8ca 100c 	str.w	r1, [sl, #12]
  4086c2:	2a1b      	cmp	r2, #27
  4086c4:	f200 8121 	bhi.w	40890a <_realloc_r+0x366>
  4086c8:	3608      	adds	r6, #8
  4086ca:	f10a 0210 	add.w	r2, sl, #16
  4086ce:	6831      	ldr	r1, [r6, #0]
  4086d0:	6011      	str	r1, [r2, #0]
  4086d2:	6871      	ldr	r1, [r6, #4]
  4086d4:	6051      	str	r1, [r2, #4]
  4086d6:	68b1      	ldr	r1, [r6, #8]
  4086d8:	6091      	str	r1, [r2, #8]
  4086da:	461c      	mov	r4, r3
  4086dc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4086e0:	463e      	mov	r6, r7
  4086e2:	46d0      	mov	r8, sl
  4086e4:	1b62      	subs	r2, r4, r5
  4086e6:	2a0f      	cmp	r2, #15
  4086e8:	f003 0301 	and.w	r3, r3, #1
  4086ec:	d80e      	bhi.n	40870c <_realloc_r+0x168>
  4086ee:	4323      	orrs	r3, r4
  4086f0:	4444      	add	r4, r8
  4086f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4086f6:	6863      	ldr	r3, [r4, #4]
  4086f8:	f043 0301 	orr.w	r3, r3, #1
  4086fc:	6063      	str	r3, [r4, #4]
  4086fe:	4648      	mov	r0, r9
  408700:	f7ff fc5a 	bl	407fb8 <__malloc_unlock>
  408704:	4630      	mov	r0, r6
  408706:	b003      	add	sp, #12
  408708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40870c:	eb08 0105 	add.w	r1, r8, r5
  408710:	431d      	orrs	r5, r3
  408712:	f042 0301 	orr.w	r3, r2, #1
  408716:	440a      	add	r2, r1
  408718:	f8c8 5004 	str.w	r5, [r8, #4]
  40871c:	604b      	str	r3, [r1, #4]
  40871e:	6853      	ldr	r3, [r2, #4]
  408720:	f043 0301 	orr.w	r3, r3, #1
  408724:	3108      	adds	r1, #8
  408726:	6053      	str	r3, [r2, #4]
  408728:	4648      	mov	r0, r9
  40872a:	f7ff f827 	bl	40777c <_free_r>
  40872e:	e7e6      	b.n	4086fe <_realloc_r+0x15a>
  408730:	4639      	mov	r1, r7
  408732:	4648      	mov	r0, r9
  408734:	f7ff f8fe 	bl	407934 <_malloc_r>
  408738:	4607      	mov	r7, r0
  40873a:	b1d8      	cbz	r0, 408774 <_realloc_r+0x1d0>
  40873c:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408740:	f023 0201 	bic.w	r2, r3, #1
  408744:	4442      	add	r2, r8
  408746:	f1a0 0108 	sub.w	r1, r0, #8
  40874a:	4291      	cmp	r1, r2
  40874c:	f000 80ac 	beq.w	4088a8 <_realloc_r+0x304>
  408750:	1f22      	subs	r2, r4, #4
  408752:	2a24      	cmp	r2, #36	; 0x24
  408754:	f200 8099 	bhi.w	40888a <_realloc_r+0x2e6>
  408758:	2a13      	cmp	r2, #19
  40875a:	d86a      	bhi.n	408832 <_realloc_r+0x28e>
  40875c:	4603      	mov	r3, r0
  40875e:	4632      	mov	r2, r6
  408760:	6811      	ldr	r1, [r2, #0]
  408762:	6019      	str	r1, [r3, #0]
  408764:	6851      	ldr	r1, [r2, #4]
  408766:	6059      	str	r1, [r3, #4]
  408768:	6892      	ldr	r2, [r2, #8]
  40876a:	609a      	str	r2, [r3, #8]
  40876c:	4631      	mov	r1, r6
  40876e:	4648      	mov	r0, r9
  408770:	f7ff f804 	bl	40777c <_free_r>
  408774:	4648      	mov	r0, r9
  408776:	f7ff fc1f 	bl	407fb8 <__malloc_unlock>
  40877a:	4638      	mov	r0, r7
  40877c:	b003      	add	sp, #12
  40877e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408782:	4611      	mov	r1, r2
  408784:	b003      	add	sp, #12
  408786:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40878a:	f7ff b8d3 	b.w	407934 <_malloc_r>
  40878e:	68ca      	ldr	r2, [r1, #12]
  408790:	6889      	ldr	r1, [r1, #8]
  408792:	4604      	mov	r4, r0
  408794:	60ca      	str	r2, [r1, #12]
  408796:	6091      	str	r1, [r2, #8]
  408798:	e7a4      	b.n	4086e4 <_realloc_r+0x140>
  40879a:	6841      	ldr	r1, [r0, #4]
  40879c:	f021 0103 	bic.w	r1, r1, #3
  4087a0:	4421      	add	r1, r4
  4087a2:	f105 0010 	add.w	r0, r5, #16
  4087a6:	4281      	cmp	r1, r0
  4087a8:	da5b      	bge.n	408862 <_realloc_r+0x2be>
  4087aa:	07db      	lsls	r3, r3, #31
  4087ac:	d4c0      	bmi.n	408730 <_realloc_r+0x18c>
  4087ae:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4087b2:	ebc3 0a08 	rsb	sl, r3, r8
  4087b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4087ba:	f023 0303 	bic.w	r3, r3, #3
  4087be:	eb01 0c03 	add.w	ip, r1, r3
  4087c2:	4560      	cmp	r0, ip
  4087c4:	f73f af66 	bgt.w	408694 <_realloc_r+0xf0>
  4087c8:	4657      	mov	r7, sl
  4087ca:	f8da 300c 	ldr.w	r3, [sl, #12]
  4087ce:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4087d2:	1f22      	subs	r2, r4, #4
  4087d4:	2a24      	cmp	r2, #36	; 0x24
  4087d6:	60cb      	str	r3, [r1, #12]
  4087d8:	6099      	str	r1, [r3, #8]
  4087da:	f200 80b8 	bhi.w	40894e <_realloc_r+0x3aa>
  4087de:	2a13      	cmp	r2, #19
  4087e0:	f240 80a9 	bls.w	408936 <_realloc_r+0x392>
  4087e4:	6833      	ldr	r3, [r6, #0]
  4087e6:	f8ca 3008 	str.w	r3, [sl, #8]
  4087ea:	6873      	ldr	r3, [r6, #4]
  4087ec:	f8ca 300c 	str.w	r3, [sl, #12]
  4087f0:	2a1b      	cmp	r2, #27
  4087f2:	f200 80b5 	bhi.w	408960 <_realloc_r+0x3bc>
  4087f6:	3608      	adds	r6, #8
  4087f8:	f10a 0310 	add.w	r3, sl, #16
  4087fc:	6832      	ldr	r2, [r6, #0]
  4087fe:	601a      	str	r2, [r3, #0]
  408800:	6872      	ldr	r2, [r6, #4]
  408802:	605a      	str	r2, [r3, #4]
  408804:	68b2      	ldr	r2, [r6, #8]
  408806:	609a      	str	r2, [r3, #8]
  408808:	eb0a 0205 	add.w	r2, sl, r5
  40880c:	ebc5 030c 	rsb	r3, r5, ip
  408810:	f043 0301 	orr.w	r3, r3, #1
  408814:	f8cb 2008 	str.w	r2, [fp, #8]
  408818:	6053      	str	r3, [r2, #4]
  40881a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40881e:	f003 0301 	and.w	r3, r3, #1
  408822:	431d      	orrs	r5, r3
  408824:	4648      	mov	r0, r9
  408826:	f8ca 5004 	str.w	r5, [sl, #4]
  40882a:	f7ff fbc5 	bl	407fb8 <__malloc_unlock>
  40882e:	4638      	mov	r0, r7
  408830:	e769      	b.n	408706 <_realloc_r+0x162>
  408832:	6833      	ldr	r3, [r6, #0]
  408834:	6003      	str	r3, [r0, #0]
  408836:	6873      	ldr	r3, [r6, #4]
  408838:	6043      	str	r3, [r0, #4]
  40883a:	2a1b      	cmp	r2, #27
  40883c:	d829      	bhi.n	408892 <_realloc_r+0x2ee>
  40883e:	f100 0308 	add.w	r3, r0, #8
  408842:	f106 0208 	add.w	r2, r6, #8
  408846:	e78b      	b.n	408760 <_realloc_r+0x1bc>
  408848:	463b      	mov	r3, r7
  40884a:	6832      	ldr	r2, [r6, #0]
  40884c:	601a      	str	r2, [r3, #0]
  40884e:	6872      	ldr	r2, [r6, #4]
  408850:	605a      	str	r2, [r3, #4]
  408852:	68b2      	ldr	r2, [r6, #8]
  408854:	609a      	str	r2, [r3, #8]
  408856:	463e      	mov	r6, r7
  408858:	4674      	mov	r4, lr
  40885a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40885e:	46d0      	mov	r8, sl
  408860:	e740      	b.n	4086e4 <_realloc_r+0x140>
  408862:	eb08 0205 	add.w	r2, r8, r5
  408866:	1b4b      	subs	r3, r1, r5
  408868:	f043 0301 	orr.w	r3, r3, #1
  40886c:	f8cb 2008 	str.w	r2, [fp, #8]
  408870:	6053      	str	r3, [r2, #4]
  408872:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408876:	f003 0301 	and.w	r3, r3, #1
  40887a:	431d      	orrs	r5, r3
  40887c:	4648      	mov	r0, r9
  40887e:	f846 5c04 	str.w	r5, [r6, #-4]
  408882:	f7ff fb99 	bl	407fb8 <__malloc_unlock>
  408886:	4630      	mov	r0, r6
  408888:	e73d      	b.n	408706 <_realloc_r+0x162>
  40888a:	4631      	mov	r1, r6
  40888c:	f7ff fb2e 	bl	407eec <memmove>
  408890:	e76c      	b.n	40876c <_realloc_r+0x1c8>
  408892:	68b3      	ldr	r3, [r6, #8]
  408894:	6083      	str	r3, [r0, #8]
  408896:	68f3      	ldr	r3, [r6, #12]
  408898:	60c3      	str	r3, [r0, #12]
  40889a:	2a24      	cmp	r2, #36	; 0x24
  40889c:	d02c      	beq.n	4088f8 <_realloc_r+0x354>
  40889e:	f100 0310 	add.w	r3, r0, #16
  4088a2:	f106 0210 	add.w	r2, r6, #16
  4088a6:	e75b      	b.n	408760 <_realloc_r+0x1bc>
  4088a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4088ac:	f022 0203 	bic.w	r2, r2, #3
  4088b0:	4414      	add	r4, r2
  4088b2:	e717      	b.n	4086e4 <_realloc_r+0x140>
  4088b4:	4631      	mov	r1, r6
  4088b6:	4638      	mov	r0, r7
  4088b8:	4674      	mov	r4, lr
  4088ba:	463e      	mov	r6, r7
  4088bc:	f7ff fb16 	bl	407eec <memmove>
  4088c0:	46d0      	mov	r8, sl
  4088c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4088c6:	e70d      	b.n	4086e4 <_realloc_r+0x140>
  4088c8:	463a      	mov	r2, r7
  4088ca:	e700      	b.n	4086ce <_realloc_r+0x12a>
  4088cc:	4631      	mov	r1, r6
  4088ce:	4638      	mov	r0, r7
  4088d0:	461c      	mov	r4, r3
  4088d2:	463e      	mov	r6, r7
  4088d4:	f7ff fb0a 	bl	407eec <memmove>
  4088d8:	46d0      	mov	r8, sl
  4088da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4088de:	e701      	b.n	4086e4 <_realloc_r+0x140>
  4088e0:	68b3      	ldr	r3, [r6, #8]
  4088e2:	f8ca 3010 	str.w	r3, [sl, #16]
  4088e6:	68f3      	ldr	r3, [r6, #12]
  4088e8:	f8ca 3014 	str.w	r3, [sl, #20]
  4088ec:	2a24      	cmp	r2, #36	; 0x24
  4088ee:	d018      	beq.n	408922 <_realloc_r+0x37e>
  4088f0:	3610      	adds	r6, #16
  4088f2:	f10a 0318 	add.w	r3, sl, #24
  4088f6:	e7a8      	b.n	40884a <_realloc_r+0x2a6>
  4088f8:	6933      	ldr	r3, [r6, #16]
  4088fa:	6103      	str	r3, [r0, #16]
  4088fc:	6973      	ldr	r3, [r6, #20]
  4088fe:	6143      	str	r3, [r0, #20]
  408900:	f106 0218 	add.w	r2, r6, #24
  408904:	f100 0318 	add.w	r3, r0, #24
  408908:	e72a      	b.n	408760 <_realloc_r+0x1bc>
  40890a:	68b1      	ldr	r1, [r6, #8]
  40890c:	f8ca 1010 	str.w	r1, [sl, #16]
  408910:	68f1      	ldr	r1, [r6, #12]
  408912:	f8ca 1014 	str.w	r1, [sl, #20]
  408916:	2a24      	cmp	r2, #36	; 0x24
  408918:	d00f      	beq.n	40893a <_realloc_r+0x396>
  40891a:	3610      	adds	r6, #16
  40891c:	f10a 0218 	add.w	r2, sl, #24
  408920:	e6d5      	b.n	4086ce <_realloc_r+0x12a>
  408922:	6933      	ldr	r3, [r6, #16]
  408924:	f8ca 3018 	str.w	r3, [sl, #24]
  408928:	6973      	ldr	r3, [r6, #20]
  40892a:	f8ca 301c 	str.w	r3, [sl, #28]
  40892e:	3618      	adds	r6, #24
  408930:	f10a 0320 	add.w	r3, sl, #32
  408934:	e789      	b.n	40884a <_realloc_r+0x2a6>
  408936:	463b      	mov	r3, r7
  408938:	e760      	b.n	4087fc <_realloc_r+0x258>
  40893a:	6932      	ldr	r2, [r6, #16]
  40893c:	f8ca 2018 	str.w	r2, [sl, #24]
  408940:	6972      	ldr	r2, [r6, #20]
  408942:	f8ca 201c 	str.w	r2, [sl, #28]
  408946:	3618      	adds	r6, #24
  408948:	f10a 0220 	add.w	r2, sl, #32
  40894c:	e6bf      	b.n	4086ce <_realloc_r+0x12a>
  40894e:	4631      	mov	r1, r6
  408950:	4638      	mov	r0, r7
  408952:	f8cd c004 	str.w	ip, [sp, #4]
  408956:	f7ff fac9 	bl	407eec <memmove>
  40895a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40895e:	e753      	b.n	408808 <_realloc_r+0x264>
  408960:	68b3      	ldr	r3, [r6, #8]
  408962:	f8ca 3010 	str.w	r3, [sl, #16]
  408966:	68f3      	ldr	r3, [r6, #12]
  408968:	f8ca 3014 	str.w	r3, [sl, #20]
  40896c:	2a24      	cmp	r2, #36	; 0x24
  40896e:	d003      	beq.n	408978 <_realloc_r+0x3d4>
  408970:	3610      	adds	r6, #16
  408972:	f10a 0318 	add.w	r3, sl, #24
  408976:	e741      	b.n	4087fc <_realloc_r+0x258>
  408978:	6933      	ldr	r3, [r6, #16]
  40897a:	f8ca 3018 	str.w	r3, [sl, #24]
  40897e:	6973      	ldr	r3, [r6, #20]
  408980:	f8ca 301c 	str.w	r3, [sl, #28]
  408984:	3618      	adds	r6, #24
  408986:	f10a 0320 	add.w	r3, sl, #32
  40898a:	e737      	b.n	4087fc <_realloc_r+0x258>
  40898c:	200004a4 	.word	0x200004a4

00408990 <_sbrk_r>:
  408990:	b538      	push	{r3, r4, r5, lr}
  408992:	4c07      	ldr	r4, [pc, #28]	; (4089b0 <_sbrk_r+0x20>)
  408994:	2300      	movs	r3, #0
  408996:	4605      	mov	r5, r0
  408998:	4608      	mov	r0, r1
  40899a:	6023      	str	r3, [r4, #0]
  40899c:	f7fb f80a 	bl	4039b4 <_sbrk>
  4089a0:	1c43      	adds	r3, r0, #1
  4089a2:	d000      	beq.n	4089a6 <_sbrk_r+0x16>
  4089a4:	bd38      	pop	{r3, r4, r5, pc}
  4089a6:	6823      	ldr	r3, [r4, #0]
  4089a8:	2b00      	cmp	r3, #0
  4089aa:	d0fb      	beq.n	4089a4 <_sbrk_r+0x14>
  4089ac:	602b      	str	r3, [r5, #0]
  4089ae:	bd38      	pop	{r3, r4, r5, pc}
  4089b0:	2000b14c 	.word	0x2000b14c

004089b4 <__ssprint_r>:
  4089b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4089b8:	6893      	ldr	r3, [r2, #8]
  4089ba:	f8d2 8000 	ldr.w	r8, [r2]
  4089be:	b083      	sub	sp, #12
  4089c0:	4691      	mov	r9, r2
  4089c2:	2b00      	cmp	r3, #0
  4089c4:	d072      	beq.n	408aac <__ssprint_r+0xf8>
  4089c6:	4607      	mov	r7, r0
  4089c8:	f04f 0b00 	mov.w	fp, #0
  4089cc:	6808      	ldr	r0, [r1, #0]
  4089ce:	688b      	ldr	r3, [r1, #8]
  4089d0:	460d      	mov	r5, r1
  4089d2:	465c      	mov	r4, fp
  4089d4:	2c00      	cmp	r4, #0
  4089d6:	d045      	beq.n	408a64 <__ssprint_r+0xb0>
  4089d8:	429c      	cmp	r4, r3
  4089da:	461e      	mov	r6, r3
  4089dc:	469a      	mov	sl, r3
  4089de:	d348      	bcc.n	408a72 <__ssprint_r+0xbe>
  4089e0:	89ab      	ldrh	r3, [r5, #12]
  4089e2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4089e6:	d02d      	beq.n	408a44 <__ssprint_r+0x90>
  4089e8:	696e      	ldr	r6, [r5, #20]
  4089ea:	6929      	ldr	r1, [r5, #16]
  4089ec:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  4089f0:	ebc1 0a00 	rsb	sl, r1, r0
  4089f4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  4089f8:	1c60      	adds	r0, r4, #1
  4089fa:	1076      	asrs	r6, r6, #1
  4089fc:	4450      	add	r0, sl
  4089fe:	4286      	cmp	r6, r0
  408a00:	4632      	mov	r2, r6
  408a02:	bf3c      	itt	cc
  408a04:	4606      	movcc	r6, r0
  408a06:	4632      	movcc	r2, r6
  408a08:	055b      	lsls	r3, r3, #21
  408a0a:	d535      	bpl.n	408a78 <__ssprint_r+0xc4>
  408a0c:	4611      	mov	r1, r2
  408a0e:	4638      	mov	r0, r7
  408a10:	f7fe ff90 	bl	407934 <_malloc_r>
  408a14:	2800      	cmp	r0, #0
  408a16:	d039      	beq.n	408a8c <__ssprint_r+0xd8>
  408a18:	4652      	mov	r2, sl
  408a1a:	6929      	ldr	r1, [r5, #16]
  408a1c:	9001      	str	r0, [sp, #4]
  408a1e:	f7fc fa9f 	bl	404f60 <memcpy>
  408a22:	89aa      	ldrh	r2, [r5, #12]
  408a24:	9b01      	ldr	r3, [sp, #4]
  408a26:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408a2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408a2e:	81aa      	strh	r2, [r5, #12]
  408a30:	ebca 0206 	rsb	r2, sl, r6
  408a34:	eb03 000a 	add.w	r0, r3, sl
  408a38:	616e      	str	r6, [r5, #20]
  408a3a:	612b      	str	r3, [r5, #16]
  408a3c:	6028      	str	r0, [r5, #0]
  408a3e:	60aa      	str	r2, [r5, #8]
  408a40:	4626      	mov	r6, r4
  408a42:	46a2      	mov	sl, r4
  408a44:	4652      	mov	r2, sl
  408a46:	4659      	mov	r1, fp
  408a48:	f7ff fa50 	bl	407eec <memmove>
  408a4c:	f8d9 2008 	ldr.w	r2, [r9, #8]
  408a50:	68ab      	ldr	r3, [r5, #8]
  408a52:	6828      	ldr	r0, [r5, #0]
  408a54:	1b9b      	subs	r3, r3, r6
  408a56:	4450      	add	r0, sl
  408a58:	1b14      	subs	r4, r2, r4
  408a5a:	60ab      	str	r3, [r5, #8]
  408a5c:	6028      	str	r0, [r5, #0]
  408a5e:	f8c9 4008 	str.w	r4, [r9, #8]
  408a62:	b31c      	cbz	r4, 408aac <__ssprint_r+0xf8>
  408a64:	f8d8 b000 	ldr.w	fp, [r8]
  408a68:	f8d8 4004 	ldr.w	r4, [r8, #4]
  408a6c:	f108 0808 	add.w	r8, r8, #8
  408a70:	e7b0      	b.n	4089d4 <__ssprint_r+0x20>
  408a72:	4626      	mov	r6, r4
  408a74:	46a2      	mov	sl, r4
  408a76:	e7e5      	b.n	408a44 <__ssprint_r+0x90>
  408a78:	4638      	mov	r0, r7
  408a7a:	f7ff fd93 	bl	4085a4 <_realloc_r>
  408a7e:	4603      	mov	r3, r0
  408a80:	2800      	cmp	r0, #0
  408a82:	d1d5      	bne.n	408a30 <__ssprint_r+0x7c>
  408a84:	4638      	mov	r0, r7
  408a86:	6929      	ldr	r1, [r5, #16]
  408a88:	f7fe fe78 	bl	40777c <_free_r>
  408a8c:	230c      	movs	r3, #12
  408a8e:	603b      	str	r3, [r7, #0]
  408a90:	89ab      	ldrh	r3, [r5, #12]
  408a92:	2200      	movs	r2, #0
  408a94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408a98:	f04f 30ff 	mov.w	r0, #4294967295
  408a9c:	81ab      	strh	r3, [r5, #12]
  408a9e:	f8c9 2008 	str.w	r2, [r9, #8]
  408aa2:	f8c9 2004 	str.w	r2, [r9, #4]
  408aa6:	b003      	add	sp, #12
  408aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408aac:	2000      	movs	r0, #0
  408aae:	f8c9 0004 	str.w	r0, [r9, #4]
  408ab2:	b003      	add	sp, #12
  408ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408ab8 <__register_exitproc>:
  408ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408abc:	4c25      	ldr	r4, [pc, #148]	; (408b54 <__register_exitproc+0x9c>)
  408abe:	6825      	ldr	r5, [r4, #0]
  408ac0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408ac4:	4606      	mov	r6, r0
  408ac6:	4688      	mov	r8, r1
  408ac8:	4692      	mov	sl, r2
  408aca:	4699      	mov	r9, r3
  408acc:	b3cc      	cbz	r4, 408b42 <__register_exitproc+0x8a>
  408ace:	6860      	ldr	r0, [r4, #4]
  408ad0:	281f      	cmp	r0, #31
  408ad2:	dc18      	bgt.n	408b06 <__register_exitproc+0x4e>
  408ad4:	1c43      	adds	r3, r0, #1
  408ad6:	b17e      	cbz	r6, 408af8 <__register_exitproc+0x40>
  408ad8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408adc:	2101      	movs	r1, #1
  408ade:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  408ae2:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  408ae6:	fa01 f200 	lsl.w	r2, r1, r0
  408aea:	4317      	orrs	r7, r2
  408aec:	2e02      	cmp	r6, #2
  408aee:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408af2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408af6:	d01e      	beq.n	408b36 <__register_exitproc+0x7e>
  408af8:	3002      	adds	r0, #2
  408afa:	6063      	str	r3, [r4, #4]
  408afc:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  408b00:	2000      	movs	r0, #0
  408b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b06:	4b14      	ldr	r3, [pc, #80]	; (408b58 <__register_exitproc+0xa0>)
  408b08:	b303      	cbz	r3, 408b4c <__register_exitproc+0x94>
  408b0a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408b0e:	f3af 8000 	nop.w
  408b12:	4604      	mov	r4, r0
  408b14:	b1d0      	cbz	r0, 408b4c <__register_exitproc+0x94>
  408b16:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408b1a:	2700      	movs	r7, #0
  408b1c:	e880 0088 	stmia.w	r0, {r3, r7}
  408b20:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408b24:	4638      	mov	r0, r7
  408b26:	2301      	movs	r3, #1
  408b28:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408b2c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  408b30:	2e00      	cmp	r6, #0
  408b32:	d0e1      	beq.n	408af8 <__register_exitproc+0x40>
  408b34:	e7d0      	b.n	408ad8 <__register_exitproc+0x20>
  408b36:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  408b3a:	430a      	orrs	r2, r1
  408b3c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  408b40:	e7da      	b.n	408af8 <__register_exitproc+0x40>
  408b42:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  408b46:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  408b4a:	e7c0      	b.n	408ace <__register_exitproc+0x16>
  408b4c:	f04f 30ff 	mov.w	r0, #4294967295
  408b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b54:	00408cd0 	.word	0x00408cd0
  408b58:	00000000 	.word	0x00000000

00408b5c <_calloc_r>:
  408b5c:	b510      	push	{r4, lr}
  408b5e:	fb02 f101 	mul.w	r1, r2, r1
  408b62:	f7fe fee7 	bl	407934 <_malloc_r>
  408b66:	4604      	mov	r4, r0
  408b68:	b168      	cbz	r0, 408b86 <_calloc_r+0x2a>
  408b6a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408b6e:	f022 0203 	bic.w	r2, r2, #3
  408b72:	3a04      	subs	r2, #4
  408b74:	2a24      	cmp	r2, #36	; 0x24
  408b76:	d818      	bhi.n	408baa <_calloc_r+0x4e>
  408b78:	2a13      	cmp	r2, #19
  408b7a:	d806      	bhi.n	408b8a <_calloc_r+0x2e>
  408b7c:	4603      	mov	r3, r0
  408b7e:	2200      	movs	r2, #0
  408b80:	601a      	str	r2, [r3, #0]
  408b82:	605a      	str	r2, [r3, #4]
  408b84:	609a      	str	r2, [r3, #8]
  408b86:	4620      	mov	r0, r4
  408b88:	bd10      	pop	{r4, pc}
  408b8a:	2300      	movs	r3, #0
  408b8c:	2a1b      	cmp	r2, #27
  408b8e:	6003      	str	r3, [r0, #0]
  408b90:	6043      	str	r3, [r0, #4]
  408b92:	d90f      	bls.n	408bb4 <_calloc_r+0x58>
  408b94:	2a24      	cmp	r2, #36	; 0x24
  408b96:	6083      	str	r3, [r0, #8]
  408b98:	60c3      	str	r3, [r0, #12]
  408b9a:	bf05      	ittet	eq
  408b9c:	6103      	streq	r3, [r0, #16]
  408b9e:	6143      	streq	r3, [r0, #20]
  408ba0:	f100 0310 	addne.w	r3, r0, #16
  408ba4:	f100 0318 	addeq.w	r3, r0, #24
  408ba8:	e7e9      	b.n	408b7e <_calloc_r+0x22>
  408baa:	2100      	movs	r1, #0
  408bac:	f7fc fa72 	bl	405094 <memset>
  408bb0:	4620      	mov	r0, r4
  408bb2:	bd10      	pop	{r4, pc}
  408bb4:	f100 0308 	add.w	r3, r0, #8
  408bb8:	e7e1      	b.n	408b7e <_calloc_r+0x22>
  408bba:	bf00      	nop

00408bbc <__aeabi_uldivmod>:
  408bbc:	b953      	cbnz	r3, 408bd4 <__aeabi_uldivmod+0x18>
  408bbe:	b94a      	cbnz	r2, 408bd4 <__aeabi_uldivmod+0x18>
  408bc0:	2900      	cmp	r1, #0
  408bc2:	bf08      	it	eq
  408bc4:	2800      	cmpeq	r0, #0
  408bc6:	bf1c      	itt	ne
  408bc8:	f04f 31ff 	movne.w	r1, #4294967295
  408bcc:	f04f 30ff 	movne.w	r0, #4294967295
  408bd0:	f7fb bf18 	b.w	404a04 <__aeabi_idiv0>
  408bd4:	b082      	sub	sp, #8
  408bd6:	46ec      	mov	ip, sp
  408bd8:	e92d 5000 	stmdb	sp!, {ip, lr}
  408bdc:	f7fb fefa 	bl	4049d4 <__gnu_uldivmod_helper>
  408be0:	f8dd e004 	ldr.w	lr, [sp, #4]
  408be4:	b002      	add	sp, #8
  408be6:	bc0c      	pop	{r2, r3}
  408be8:	4770      	bx	lr
  408bea:	bf00      	nop

00408bec <all_twi_definitions>:
  408bec:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........
  408bfc:	c000 4001 c100 4001 0014 0000 0014 0000     ...@...@........
  408c0c:	0000 0000                                   ....

00408c10 <RssiOffset>:
  408c10:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  408c20:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  408c30:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  408c40:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  408c50:	0000 0000 c000 c062 0000 0000 c000 c062     ......b.......b.
  408c60:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  408c70:	000a 0000 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  408c80:	6d54 2072 7653 0063 6954 656d 5f72 504d     Tmr Svc.Timer_MP
  408c90:	0055 0000 7873 3231 3637 0000 6553 7a6e     U...sx1276..Senz
  408ca0:	726f 0000 4353 2d42 483e 5346 2052 203d     or..SCB->HFSR = 
  408cb0:	7830 3025 7838 000a 4353 2d42 433e 5346     0x%08x..SCB->CFS
  408cc0:	2052 203d 7830 3025 7838 000a 0043 0000     R = 0x%08x..C...

00408cd0 <_global_impure_ptr>:
  408cd0:	0040 2000                                   @.. 

00408cd4 <zeroes.6911>:
  408cd4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408ce4 <blanks.6910>:
  408ce4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408cf4:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408d04:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408d14:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408d24:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408d34:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  408d44:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......
  408d54:	0000 0000                                   ....

00408d58 <__mprec_tens>:
  408d58:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408d68:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408d78:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408d88:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408d98:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408da8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408db8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408dc8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408dd8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408de8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408df8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408e08:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408e18:	9db4 79d9 7843 44ea                         ...yCx.D

00408e20 <p05.5302>:
  408e20:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00408e30 <__mprec_bigtens>:
  408e30:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408e40:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408e50:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408e58 <_init>:
  408e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e5a:	bf00      	nop
  408e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e5e:	bc08      	pop	{r3}
  408e60:	469e      	mov	lr, r3
  408e62:	4770      	bx	lr

00408e64 <__init_array_start>:
  408e64:	004066d5 	.word	0x004066d5

00408e68 <__frame_dummy_init_array_entry>:
  408e68:	004000f1                                ..@.

00408e6c <_fini>:
  408e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e6e:	bf00      	nop
  408e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e72:	bc08      	pop	{r3}
  408e74:	469e      	mov	lr, r3
  408e76:	4770      	bx	lr

00408e78 <__fini_array_start>:
  408e78:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <opModePrev.9467>:
2000000c:	0001 0000                                   ....

20000010 <LoRaSettings>:
20000010:	e608 33d3 0901 0108 0101 0001 0004 0000     ...3............
20000020:	00c8 0000 05dc 0000 0006 0000               ............

2000002c <uxCriticalNesting>:
2000002c:	aaaa aaaa                                   ....

20000030 <xFreeBytesRemaining>:
20000030:	a000 0000                                   ....

20000034 <xNextTaskUnblockTime>:
20000034:	ffff ffff                                   ....

20000038 <g_interrupt_enabled>:
20000038:	0001 0000                                   ....

2000003c <SystemCoreClock>:
2000003c:	0900 003d                                   ..=.

20000040 <impure_data>:
20000040:	0000 0000 032c 2000 0394 2000 03fc 2000     ....,.. ... ... 
	...
20000074:	8ccc 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000468 <_impure_ptr>:
20000468:	0040 2000                                   @.. 

2000046c <lconv>:
2000046c:	8d50 0040 8c78 0040 8c78 0040 8c78 0040     P.@.x.@.x.@.x.@.
2000047c:	8c78 0040 8c78 0040 8c78 0040 8c78 0040     x.@.x.@.x.@.x.@.
2000048c:	8c78 0040 8c78 0040 ffff ffff ffff ffff     x.@.x.@.........
2000049c:	ffff ffff ffff 0000                         ........

200004a4 <__malloc_av_>:
	...
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 
2000085c:	0854 2000 0854 2000 085c 2000 085c 2000     T.. T.. \.. \.. 
2000086c:	0864 2000 0864 2000 086c 2000 086c 2000     d.. d.. l.. l.. 
2000087c:	0874 2000 0874 2000 087c 2000 087c 2000     t.. t.. |.. |.. 
2000088c:	0884 2000 0884 2000 088c 2000 088c 2000     ... ... ... ... 
2000089c:	0894 2000 0894 2000 089c 2000 089c 2000     ... ... ... ... 

200008ac <__malloc_trim_threshold>:
200008ac:	0000 0002                                   ....

200008b0 <__malloc_sbrk_base>:
200008b0:	ffff ffff                                   ....
