// Seed: 623144485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_15 = (1) ? !id_18 : "" - 1'h0;
  always @(posedge 1) id_9 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input logic id_2,
    input supply0 id_3,
    input logic id_4,
    output logic id_5,
    input tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    input wand id_9,
    output wor id_10,
    output tri id_11,
    input wand id_12,
    input supply1 id_13,
    output logic id_14,
    input uwire id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wire id_18
);
  wire id_20;
  module_0(
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  always_latch @(posedge 1) begin
    $display(id_2);
    id_14 <= id_2;
    id_5  <= id_4;
  end
endmodule
