<profile>

<section name = "Vitis HLS Report for 'fpadd503_58_60_Pipeline_VITIS_LOOP_28_2'" level="0">
<item name = "Date">Tue May 20 14:35:03 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.832 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 0.120 us, 0.120 us, 9, 9, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_2">10, 10, 4, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 631, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 64, 8, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 346, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p503x2_1_U">fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R, 0, 64, 8, 0, 8, 64, 1, 512</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_fu_153_p2">+, 0, 0, 13, 4, 1</column>
<column name="sub_ln29_fu_293_p2">-, 0, 0, 71, 64, 64</column>
<column name="sub_ln95_fu_254_p2">-, 0, 0, 71, 1, 64</column>
<column name="tempReg_fu_219_p2">-, 0, 0, 71, 64, 64</column>
<column name="and_ln29_fu_278_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln28_fu_147_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="carry_65_fu_284_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln105_fu_235_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln95_fu_259_p2">or, 0, 0, 64, 64, 64</column>
<column name="select_ln29_fu_206_p3">select, 0, 0, 64, 1, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_100_fu_229_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_101_fu_241_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_fu_224_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln29_fu_272_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 4, 8</column>
<column name="carry_reg_126">9, 2, 1, 2</column>
<column name="i_137_fu_56">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="c_0_addr_reg_317">3, 0, 3, 0</column>
<column name="c_1_addr_reg_323">3, 0, 3, 0</column>
<column name="carry_reg_126">1, 0, 1, 0</column>
<column name="i_137_fu_56">4, 0, 4, 0</column>
<column name="i_reg_307">4, 0, 4, 0</column>
<column name="icmp_ln28_reg_313">1, 0, 1, 0</column>
<column name="select_ln29_reg_333">64, 0, 64, 0</column>
<column name="tempReg_reg_345">64, 0, 64, 0</column>
<column name="tmp_reg_352">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_329">1, 0, 1, 0</column>
<column name="trunc_ln28_reg_329_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="c_0_addr_reg_317">64, 32, 3, 0</column>
<column name="c_1_addr_reg_323">64, 32, 3, 0</column>
<column name="icmp_ln28_reg_313">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fpadd503.58.60_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="c_0_offset">in, 1, ap_none, c_0_offset, scalar</column>
<column name="c_0_address0">out, 3, ap_memory, c_0, array</column>
<column name="c_0_ce0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_we0">out, 1, ap_memory, c_0, array</column>
<column name="c_0_d0">out, 64, ap_memory, c_0, array</column>
<column name="c_0_address1">out, 3, ap_memory, c_0, array</column>
<column name="c_0_ce1">out, 1, ap_memory, c_0, array</column>
<column name="c_0_q1">in, 64, ap_memory, c_0, array</column>
<column name="c_1_offset">in, 1, ap_none, c_1_offset, scalar</column>
<column name="c_1_address0">out, 3, ap_memory, c_1, array</column>
<column name="c_1_ce0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_we0">out, 1, ap_memory, c_1, array</column>
<column name="c_1_d0">out, 64, ap_memory, c_1, array</column>
<column name="c_1_address1">out, 3, ap_memory, c_1, array</column>
<column name="c_1_ce1">out, 1, ap_memory, c_1, array</column>
<column name="c_1_q1">in, 64, ap_memory, c_1, array</column>
<column name="carry_out">out, 1, ap_vld, carry_out, pointer</column>
<column name="carry_out_ap_vld">out, 1, ap_vld, carry_out, pointer</column>
</table>
</item>
</section>
</profile>
