Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/95||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/97||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/132||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/134||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/136||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/138||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/140||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/142||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/144||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/146||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/148||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/150||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/152||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/154||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/156||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/158||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/160||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/162||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/164||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/166||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/168||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/170||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/172||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/174||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/176||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/178||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/180||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/182||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/184||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/186||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/188||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/190||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/192||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/194||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/196||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/198||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/200||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/202||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/204||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/206||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/208||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/210||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/212||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/214||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/216||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/218||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/220||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/222||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/224||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/226||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/228||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/230||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/232||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/234||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/236||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/238||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/240||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/242||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/244||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/246||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/248||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/250||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/252||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/254||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/256||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/258||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/260||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/262||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/264||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/266||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/268||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/270||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/272||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/504||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/506||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/508||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/510||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/512||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/514||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/516||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/518||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/520||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/522||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/524||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/526||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/528||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/530||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/532||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/534||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/536||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/538||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/540||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/542||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/544||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/546||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/548||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/550||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/552||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/554||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/556||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/558||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/560||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/562||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/564||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/566||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/568||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/570||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/572||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/574||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/576||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/578||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/580||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/582||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/584||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/586||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/588||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/590||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/592||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/594||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/596||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/598||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/600||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/602||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/604||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/606||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/608||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/610||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/612||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/614||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/616||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/618||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/620||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/622||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/624||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/626||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/630||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/632||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/634||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/636||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/638||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/640||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/642||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/644||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/870||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/886||PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/893||PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/909||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/910||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/911||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/912||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/913||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Clock_Controller from library work||Top.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/933||Clock_Reset.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/174
Implementation;Synthesis||CG794||@N: Using module Clock_Switch from library work||Top.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/934||Clock_Reset.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/193
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/935||Clock_Reset.v(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/331
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/977||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1012||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1013||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1014||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1015||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1016||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1017||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1019||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1020||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1021||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1022||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1023||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1024||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1025||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1026||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1027||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1028||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1029||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1030||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1031||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1033||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1054||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1055||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1065||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1066||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1067||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1068||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1069||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1070||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1071||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1072||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1073||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1074||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1075||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1076||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1078||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1079||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1080||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1081||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1082||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1083||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1084||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1086||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1087||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1088||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1089||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1090||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1091||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1092||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1093||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1138||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1173||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1174||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1175||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1176||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1177||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1178||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1180||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1181||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1182||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1183||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1184||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1185||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1186||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1187||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1188||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1189||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1190||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1191||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1192||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1193||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1194||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1212||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1213||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1214||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1215||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1217||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1218||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1219||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1220||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1221||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1222||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1223||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1224||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1225||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1226||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1227||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1228||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1229||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1230||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1231||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1232||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1233||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1234||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1236||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1237||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1238||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1239||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1240||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1241||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1242||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1243||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1244||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1245||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1246||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1247||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1248||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1249||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1250||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1251||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1348||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1349||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1350||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1351||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1353||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1354||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1355||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1356||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1357||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1358||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1359||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1360||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1361||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1362||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1363||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1364||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1365||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1366||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1367||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1368||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1369||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1370||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1371||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1372||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1373||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1374||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1375||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1376||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1377||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1378||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1379||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1380||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1381||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1382||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1383||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1384||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1390||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1409||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1410||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1411||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1412||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1413||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1415||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1416||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1417||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1418||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1419||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1437||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1439||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1440||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1442||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1443||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1444||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1445||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1446||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1447||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1448||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1449||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1450||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1451||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1452||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1453||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1454||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1456||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1457||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1458||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1459||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1460||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1461||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1462||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1463||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1464||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1465||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1466||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1467||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1468||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1469||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1470||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1471||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1472||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1516||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1551||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1553||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1554||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1555||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1556||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1557||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1558||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1559||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1560||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1561||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1562||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1563||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1564||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1583||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1584||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1585||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1586||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1587||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1589||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1590||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1591||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1592||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1593||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1611||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1612||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1613||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1614||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1616||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1617||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1618||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1619||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1620||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1621||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1622||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1623||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1624||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1625||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1626||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1628||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1629||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1655||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1656||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1659||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1673||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1685||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1698||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1699||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1700||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1701||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1795||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1796||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1797||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1798||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1800||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1801||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1802||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1803||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1804||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1805||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1806||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1807||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1808||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1809||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1810||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1811||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1812||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1813||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1814||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1815||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1816||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1817||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1818||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1819||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1820||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1821||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1823||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1845||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1846||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1847||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1848||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1849||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1868||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1869||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1870||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1871||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1873||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1874||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1875||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1876||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1877||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1878||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1879||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1880||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1881||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1882||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1883||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1884||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1885||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1981||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1982||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1983||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1984||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1985||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1986||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1988||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1989||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1990||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1991||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1992||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1993||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1994||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1995||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1996||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1997||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1998||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1999||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2000||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2001||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2002||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2003||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2004||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2005||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2006||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2007||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2025||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2026||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2027||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2028||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2030||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2031||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2032||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2033||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2034||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2035||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2036||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2037||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2038||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2039||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2040||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2041||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2042||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2043||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2044||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2045||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2046||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2047||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2048||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2049||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2094||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2129||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2131||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2132||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2133||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2134||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2135||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2154||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2155||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2156||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2157||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2178||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2179||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2180||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2181||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2183||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2184||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2185||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2186||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2193||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2194||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2198||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2199||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2200||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2201||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2205||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2206||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2210||Controler.v(571);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/571
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2211||Controler.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/607
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2212||Controler.v(636);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/636
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2213||Controler.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/718
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2214||Controler.v(735);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/735
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2215||Controler.v(750);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/750
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2309||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2310||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2311||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2312||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2314||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2315||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2316||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2317||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2318||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2319||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2320||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2321||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2322||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2323||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2324||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2325||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2326||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2327||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2328||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2329||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2330||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2331||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2332||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2333||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2334||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2335||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2336||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2337||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2338||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2339||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2340||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2359||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2360||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2361||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2362||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2364||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2365||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2366||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2367||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2427||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2463||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2464||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2465||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2466||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2467||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2486||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2505||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2506||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2507||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2508||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2510||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2511||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2512||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2513||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2520||Input_Data_Part.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2532||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2533||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2574||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2609||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2610||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2611||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2612||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2630||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2647||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2648||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2649||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2650||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2652||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2653||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2654||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2655||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module EventFifoFreeLogic from library work||Top.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2660||Trigger_Top_Part.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/157
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2661||Trigger_Top_Part.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/168
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2662||Trigger_Top_Part.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/192
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(2665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2665||Data_Block.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/256
Implementation;Synthesis||CG794||@N: Using module CtrlBus_HandShake from library work||Top.srr(2666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2666||Data_Block.v(305);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/305
Implementation;Synthesis||CG794||@N: Using module DataRamManage from library work||Top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2667||Data_Block.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/328
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2668||Data_Block.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/366
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2696||PF_IO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/215
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2697||PF_IO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/216
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2698||PF_IO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/217
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2699||PF_IO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2701||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2702||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2703||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_Controller from library work||Top.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2707||EXT_Signals.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/166
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_InputSwitch from library work||Top.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2708||EXT_Signals.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/183
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_OutputSwitch from library work||Top.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2709||EXT_Signals.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/192
Implementation;Synthesis||CG794||@N: Using module SampleCompose from library work||Top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2718||Transceiver_Main.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/270
Implementation;Synthesis||CG794||@N: Using module SampleTxDeCompose from library work||Top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2719||Transceiver_Main.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/358
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2720||Transceiver_Main.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/450
Implementation;Synthesis||CG794||@N: Using module Transceiver_Controller from library work||Top.srr(2721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2721||Transceiver_Main.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/469
Implementation;Synthesis||CG794||@N: Using module Transceiver_LanesConnection from library work||Top.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2722||Transceiver_Main.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/485
Implementation;Synthesis||CG794||@N: Using module AnalyzInCirc_Top from library work||Top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2725||Top.v(640);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/640
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2729||Top.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2730||Top.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2731||Top.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PADIP is unused.||Top.srr(2748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2748||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input PADIN is unused.||Top.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2749||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL158||@W:Inout PADP is unused||Top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2750||PF_IO.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/98
Implementation;Synthesis||CL158||@W:Inout PADN is unused||Top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2751||PF_IO.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input PADI is unused.||Top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2752||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input DF is unused.||Top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2753||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input DR is unused.||Top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2754||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2765||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2766||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2767||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2772||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2773||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2774||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2775||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2776||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2777||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2782||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2783||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2784||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2799||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2800||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2801||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2807||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2808||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2809||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2810||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2811||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2816||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2817||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2818||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2833||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2834||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2839||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2846||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2847||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input LANE_VAL is unused.||Top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2850||Controler.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input SYNC_Input is unused.||Top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2851||Controler.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2862||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2863||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2864||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2869||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2870||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2871||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2872||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2873||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2874||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2879||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2880||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2881||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2886||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2887||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2892||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2893||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2900||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2901||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2906||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2907||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2912||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2913||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2914||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2915||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2916||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2917||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2926||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2927||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2940||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2949||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2958||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2959||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2960||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2963||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2968||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2969||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2970||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2975||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2976||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2977||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2978||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2979||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2980||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2985||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2986||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2987||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2992||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2993||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2998||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2999||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3000||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3001||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3002||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3003||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3012||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3013||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3018||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3019||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3020||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3025||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3026||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3029||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3030||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3031||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3032||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3047||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3092||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3157||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3158||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3159||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3160||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3161||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3162||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3163||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3164||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3165||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3166||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3167||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3168||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3169||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3170||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3171||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3172||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3173||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3174||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3175||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3176||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3177||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3178||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3179||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3180||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3181||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3182||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3183||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3184||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3185||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3186||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3187||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3188||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3189||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3190||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3191||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3192||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3193||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3194||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3195||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3196||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3197||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3198||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3199||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3201||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3202||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3203||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3204||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3205||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3206||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3208||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_top.rtl.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3209||AnalyzInCirc_Top.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||AnalyzInCirc_Top.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_fifo.rtl.||Top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3211||AnalyzInCirc_FIFO.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/5
Implementation;Synthesis||CL214||@N: Found multi-write port RAM fifo_data_data, number of write ports=8, depth=1024, width=12||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||AnalyzInCirc_FIFO.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/50
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_controler.rtl.||Top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3216||AnalyzInCirc_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3217||AnalyzInCirc_Controler.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3218||AnalyzInCirc_Controler.vhd(218);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/218
Implementation;Synthesis||CD638||@W:Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3219||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 0 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3222||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 1 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3223||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 2 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 3 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3225||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 4 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3226||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 5 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3227||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 6 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3228||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 7 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3229||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 8 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3230||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 9 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3231||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 10 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3232||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 11 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 12 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 13 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3235||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 14 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3236||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 15 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3237||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanesconnection.rtl.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||Transceiver_LanesConnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3247||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||RxMainLinkController.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/44
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||RxMainLinkController.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/105
Implementation;Synthesis||CG290||@W:Referenced variable or_lane_fault is not in sensitivity list.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3250||RxMainLinkController.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/113
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3251||RxMainLinkController.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/192
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3255||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3256||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3258||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal Data_Valid is floating; a simulation mismatch is possible.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||Transceiver_LanesConnection.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_controller.rtl.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||Transceiver_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3269||Transceiver_Controller.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3270||Transceiver_Controller.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||Transceiver_Controller.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3274||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3275||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3277||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3278||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3282||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3283||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3284||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3285||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3286||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3287||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3288||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3289||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3290||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3291||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3292||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3293||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3294||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3295||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3298||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3299||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3300||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3301||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3302||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3304||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3309||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3310||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3312||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3318||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3336||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3337||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3338||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3339||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3340||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3341||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3342||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3343||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3344||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3345||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3346||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3347||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3348||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3349||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3350||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3351||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3352||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3353||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3354||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3355||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3357||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3358||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3359||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3360||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3361||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3363||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3364||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3365||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3368||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3369||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3370||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3371||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3372||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3373||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3374||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3375||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3376||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3377||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3381||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sampletxdecompose.rtl.||Top.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3385||SampleTxDeCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleTxDeCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.samplecompose.rtl.||Top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3389||SampleCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_outputswitch.rtl.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||EXT_Signals_OutputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3394||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3395||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3396||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3397||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3398||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3399||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3401||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3402||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3403||EXT_Signals_OutputSwitch.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_inputswitch.rtl.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||EXT_Signals_InputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3408||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3411||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3412||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3413||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3414||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3415||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3416||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3417||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3418||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3420||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3421||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3422||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3423||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3424||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3425||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3426||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3427||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3428||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3429||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3430||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3431||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3432||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3433||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3434||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3435||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3436||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3437||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3438||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3439||EXT_Signals_InputSwitch.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_controller.rtl.||Top.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3443||EXT_Signals_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3444||EXT_Signals_Controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3445||EXT_Signals_Controller.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3448||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3449||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3450||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3451||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3454||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3456||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||FIFOs_Reader.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3458||FIFOs_Reader.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/426
Implementation;Synthesis||CD434||@W:Signal event_number_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3459||FIFOs_Reader.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/223
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||FIFOs_Reader.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/50
Implementation;Synthesis||CL169||@W:Pruning unused register Event_Number_Counter_4(19 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3463||FIFOs_Reader.vhd(584);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/584
Implementation;Synthesis||CD630||@N: Synthesizing work.datarammanage.arch.||Top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3465||DataRamManage.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/5
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3466||DataRamManage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/58
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3467||DataRamManage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal EnableOfRead is floating; a simulation mismatch is possible.||Top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3470||DataRamManage.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/17
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xRead_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3471||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xWrite_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3472||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CD630||@N: Synthesizing work.ctrlbus_handshake.rtl.||Top.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3476||CtrlBus_HandShake.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3477||CtrlBus_HandShake.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||CtrlBus_HandShake.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3486||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3487||Communication_Builder.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/60
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3488||Communication_Builder.vhd(907);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/907
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3489||Communication_Builder.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/908
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3492||Communication_Builder.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/39
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3493||Communication_Builder.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/38
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3494||Communication_Builder.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/37
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3495||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3496||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3498||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3499||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3500||Communication_Builder.vhd(783);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/783
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3502||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3503||Trigger_Main.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/53
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3504||Trigger_Main.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/244
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3505||Trigger_Main.vhd(312);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/312
Implementation;Synthesis||CD638||@W:Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3506||Trigger_Main.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/68
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3509||Trigger_Main.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/142
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3511||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3512||Trigger_Control.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/54
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3513||Trigger_Control.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/234
Implementation;Synthesis||CD630||@N: Synthesizing work.eventfifofreelogic.arch.||Top.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3522||EventFifoFreeLogic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3526||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3527||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3531||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3532||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3539||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3540||Trigger_Unit.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3544||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3545||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3546||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3547||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3550||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3552||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3553||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3554||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3557||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3558||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3560||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3561||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3562||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3565||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3569||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3570||Command_Decoder.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/132
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3571||Command_Decoder.vhd(437);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/437
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3574||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3575||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3576||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3578||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3579||Answer_Encoder.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/73
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3580||Answer_Encoder.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/201
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3581||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3582||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG290||@W:Referenced variable anici_rx_data is not in sensitivity list.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3583||Answer_Encoder.vhd(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/368
Implementation;Synthesis||CG290||@W:Referenced variable trnv_rx_data is not in sensitivity list.||Top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3584||Answer_Encoder.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/361
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3585||Answer_Encoder.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/354
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3586||Answer_Encoder.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/347
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3587||Answer_Encoder.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/333
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3588||Answer_Encoder.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/326
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3589||Answer_Encoder.vhd(319);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/319
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3592||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3593||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3594||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3596||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3597||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3607||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3608||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3620||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3624||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3625||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3626||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3627||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3628||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3629||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3630||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3631||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3635||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3636||Communication_Controler.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/42
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3637||Communication_Controler.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3638||Communication_Controler.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3643||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3644||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3649||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3650||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3654||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3658||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3659||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3660||ft601_fifo_interface.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/288
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3665||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3666||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3670||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3671||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3672||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3673||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3674||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3679||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3683||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3684||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3685||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3689||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_switch.rtl.||Top.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3693||Clock_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3694||Clock_Switch.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3695||Clock_Switch.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/209
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3696||Clock_Switch.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/264
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_controller.rtl.||Top.srr(3700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3700||Clock_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3701||Clock_Controller.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/56
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3702||Clock_Controller.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3703||Clock_Controller.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/62
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3706||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3707||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3708||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3709||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3710||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3711||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3712||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3713||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3714||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3717||Clock_Controller.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/100
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of read_data_frame(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3726||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3727||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3728||Clock_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3731||Clock_Switch.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/103
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3744||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3756||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3757||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3758||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3759||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3760||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3761||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3762||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3763||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3764||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3765||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3766||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3767||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3770||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3777||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3812||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3815||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3828||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3831||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3840||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3848||Communication_Controler.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/83
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3861||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3864||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3865||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3866||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3867||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3868||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3869||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3870||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3871||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3872||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3873||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3874||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3875||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3876||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3877||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3878||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3879||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3880||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3881||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3882||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3883||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3884||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3885||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3886||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3887||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3888||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3889||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3890||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3891||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3892||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3893||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3894||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3895||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3901||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3904||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3914||Answer_Encoder.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/116
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3924||Command_Decoder.vhd(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/259
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3939||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3948||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3951||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3960||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3963||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3974||Trigger_Unit.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of freewords(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3981||EventFifoFreeLogic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3984||Trigger_Control.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/151
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3995||Trigger_Main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4004||Communication_Builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4005||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4006||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4007||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4008||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4009||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4014||CtrlBus_HandShake.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4027||FIFOs_Reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/143
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4037||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4040||EXT_Signals_Controller.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/111
Implementation;Synthesis||CL246||@W:Input port bits 15 to 10 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4049||EXT_Signals_Controller.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/22
Implementation;Synthesis||CL246||@W:Input port bits 255 to 252 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4052||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 247 to 244 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4053||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 239 to 236 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4054||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 231 to 228 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4055||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 223 to 220 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4056||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 215 to 212 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4057||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 207 to 204 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4058||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 199 to 196 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4059||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 191 to 188 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4060||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 183 to 180 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4061||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 175 to 172 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4062||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 167 to 164 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4063||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 159 to 156 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4064||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 151 to 148 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4065||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 143 to 140 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4066||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 135 to 132 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4067||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 127 to 124 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4068||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 119 to 116 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4069||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 111 to 108 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4070||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 103 to 100 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4071||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 95 to 92 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4072||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 87 to 84 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4073||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 79 to 76 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4074||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 71 to 68 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4075||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4076||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 55 to 52 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4077||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4078||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 39 to 36 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4079||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4080||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 23 to 20 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4081||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4082||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 7 to 4 of ext_select(255 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4083||EXT_Signals_InputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 79 to 77 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4086||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 71 to 69 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4087||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 63 to 61 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4088||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 55 to 53 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4089||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 47 to 45 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4090||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 39 to 37 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4091||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 31 to 29 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4092||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 23 to 21 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4093||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 15 to 13 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4094||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL246||@W:Input port bits 7 to 5 of ext_select(79 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4095||EXT_Signals_OutputSwitch.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/18
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4102||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4103||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4104||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4105||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4108||Transceiver_Controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/154
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4117||Transceiver_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 63 to 56 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4118||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4119||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4122||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4130||RxMainLinkController.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4145||AnalyzInCirc_Controler.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/135
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4156||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4157||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4158||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of WR_INDEX(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4159||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 15 to 9 of transceiver_rx_k(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4162||AnalyzInCirc_Top.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/26
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4186||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4188||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4190||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4192||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4194||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4196||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4198||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4200||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4202||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4204||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4206||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4208||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4210||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4212||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4214||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4216||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4218||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4220||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4222||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4224||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4226||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4228||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4230||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4232||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4234||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4236||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4238||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4240||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4242||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4244||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4246||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4248||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4250||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4252||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4254||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4256||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4258||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4260||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4262||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4264||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4266||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4268||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4270||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4272||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4274||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4276||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4278||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4280||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4282||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4284||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4286||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4288||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4290||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4292||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4294||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4296||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4298||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4300||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4302||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4304||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4306||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4308||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4310||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4312||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4314||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4316||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4318||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4320||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4322||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4324||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4326||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4632||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4633||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4634||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4635||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4637||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4638||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4639||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4640||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4641||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4642||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4643||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4644||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4645||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4646||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4647||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4648||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4649||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4650||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4651||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4652||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4653||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4654||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4655||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4656||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4657||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4658||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4659||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4660||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4661||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4662||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4663||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4664||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4665||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4666||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4667||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4686||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4687||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4688||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4689||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4690||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4692||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4693||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4694||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4695||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4696||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4723||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4724||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4725||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4726||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4728||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4729||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4730||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4731||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4732||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4733||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4734||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4735||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4736||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4737||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4738||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4739||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4740||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4742||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4743||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4744||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4745||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4746||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4747||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4748||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4749||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4750||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4751||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4752||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4753||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4754||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4755||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4756||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4757||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4758||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4854||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4855||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4856||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4857||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4859||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4860||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4861||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4862||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4863||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4864||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4865||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4866||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4867||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4868||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4869||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4870||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4871||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4872||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4873||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4874||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4875||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4876||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4877||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4878||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4879||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4880||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4881||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4882||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4883||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4884||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4885||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4886||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4887||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4888||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4889||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4908||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4909||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4910||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4911||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4912||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4914||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4915||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4916||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4917||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4918||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4936||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4937||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4938||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4939||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4941||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4942||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4943||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4944||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4945||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4946||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4947||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4948||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4949||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4950||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4951||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4952||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4953||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4955||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4956||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4957||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4958||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4959||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4960||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4961||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4962||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4963||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4964||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4965||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4966||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4967||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4968||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4969||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4970||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4971||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4994||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4995||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.||Top.srr(5044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5044||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(5049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5049||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(5050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5050||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module AlignmentLane_Fifo from library work||Top.srr(5135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5135||Transciever_OneLane.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(5136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5136||Transciever_OneLane.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/420
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(5137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5137||Transciever_OneLane.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/442
Implementation;Synthesis||CG794||@N: Using module Transceiver_LaneStatus from library work||Top.srr(5138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5138||Transciever_OneLane.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/522
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(5139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5139||Transciever_OneLane.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/545
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(5171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5171||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(5180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5180||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5183||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(5191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5191||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(5193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5193||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(5194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5194||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(5197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5197||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(5198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5198||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5223||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5224||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5229||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5230||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5231||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5232||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5233||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5234||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5243||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5244||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5249||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5250||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5261||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5262||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5263||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5264||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5265||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5266||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5275||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5276||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(5341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5341||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(5342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5342||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(5343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5343||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5344||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5345||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5346||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5347||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5348||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5349||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5350||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5351||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5352||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5353||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5354||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5355||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5356||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5357||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5358||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5359||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5360||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5361||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(5362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5362||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5363||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5364||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5365||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5366||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5367||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5368||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(5369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5369||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(5370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5370||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(5371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5371||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(5372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5372||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(5373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5373||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(5374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5374||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(5375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5375||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(5376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5376||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(5377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5377||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(5378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5378||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(5379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5379||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(5380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5380||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(5381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5381||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(5382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5382||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(5383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5383||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5384||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5385||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5386||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5387||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(5388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5388||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5389||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5390||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5392||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5396||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5397||TxLaneControl.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/64
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5398||TxLaneControl.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/140
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5399||TxLaneControl.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/160
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5400||TxLaneControl.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/215
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(5401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5401||TxLaneControl.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5402||TxLaneControl.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/47
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5405||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5408||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5409||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5410||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5411||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5412||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5413||TxLaneControl.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanestatus.rtl.||Top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5415||Transceiver_LaneStatus.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5418||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5419||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5420||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5421||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5422||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5426||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5427||RxLaneControl.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/84
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5428||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5429||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5430||RxLaneControl.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/219
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5431||RxLaneControl.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/304
Implementation;Synthesis||CL240||@W:Signal Status_FSM_State is floating; a simulation mismatch is possible.||Top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5434||RxLaneControl.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5435||RxLaneControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/32
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5436||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5437||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5438||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5439||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CD630||@N: Synthesizing work.alignmentlane_fifo.rtl.||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||AlignmentLane_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5449||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5450||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5451||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5452||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5453||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5454||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.||Top.srr(5455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5455||AlignmentLane_Fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5458||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5459||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5460||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5463||RxLaneControl.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/170
Implementation;Synthesis||CL159||@N: Input Status_Fault_CLR is unused.||Top.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5472||RxLaneControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5477||TxLaneControl.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/113
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5608||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5609||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5610||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5611||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5612||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(5613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5613||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(5629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5629||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5630||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5631||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(5632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5632||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[15] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5633||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5634||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[6] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5635||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5636||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5637||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5638||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5639||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(5640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5640||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5641||trigger_control.vhd(445);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/445
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. ||Top.srr(5642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5642||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(5643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5643||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5644||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5645||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5646||alignmentlane_fifo.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/157
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. ||Top.srr(5647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5647||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(5648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5648||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(5649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5649||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(5650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5650||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(5651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5651||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(5652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5652||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(5653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5653||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(5654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5654||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(5655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5655||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(5656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5656||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(5657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5657||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(5658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5658||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(5659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5659||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(5660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5660||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(5661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5661||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(5662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5662||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(5663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5663||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(5664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5664||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(5665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5665||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(5666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5666||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(5667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5667||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(5668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5668||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(5669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5669||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(5670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5670||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(5671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5671||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(5672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5672||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(5673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5673||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(5674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5674||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(5675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5675||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(5676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5676||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(5677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5677||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(5678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5678||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(5679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5679||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(5680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5680||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(5681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5681||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(5682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5682||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(5683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5683||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(5684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5684||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(5685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5685||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(5686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5686||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(5687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5687||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(5688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5688||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(5689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5689||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(5690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5690||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(5691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5691||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(5692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5692||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(5693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5693||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(5694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5694||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(5695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5695||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(5696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5696||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(5697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5697||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(5698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5698||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(5699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5699||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(5700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5700||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(5701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5701||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(5702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5702||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(5703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5703||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(5704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5704||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(5705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5705||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(5706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5706||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(5707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5707||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(5708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5708||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(5709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5709||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(5710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5710||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(5711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5711||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(5712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5712||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(5713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5713||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(5714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5714||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(5715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5715||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(5716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5716||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(5717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5717||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(5718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5718||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(5719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5719||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(5720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5720||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(5721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5721||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(5722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5722||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(5723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5723||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(5724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5724||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(5725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5725||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(5726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5726||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(5727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5727||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(5728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5728||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(5729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5729||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(5730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5730||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(5731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5731||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. ||Top.srr(5732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5732||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. ||Top.srr(5733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5733||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. ||Top.srr(5734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5734||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. ||Top.srr(5735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5735||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5748||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5749||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5750||corefifo_c13_corefifo_c13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(5751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5751||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5752||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5753||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5754||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5755||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5756||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5757||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5758||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5759||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5760||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5761||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5762||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5763||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5764||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5765||corefifo_c13_corefifo_c13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(5766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5766||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5767||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5768||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5769||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5770||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5771||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5772||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5773||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5774||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5775||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5776||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5777||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5778||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5779||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5780||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5781||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5782||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5783||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5784||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft_Z6_layer2_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5785||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5786||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5787||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5788||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft_Z3_layer2_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5789||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5790||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5791||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5792||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5793||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5794||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5795||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5796||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_5(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5797||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5798||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN362||@N: Removing sequential instance Output_TailBits[3:0] (in view: work.SampleCompose_7(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5799||samplecompose.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/55
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5800||transceiver_main.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/358
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5801||transceiver_main.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/367
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5802||transceiver_main.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/376
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5803||transceiver_main.v(385);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/385
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_3 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5804||transceiver_main.v(394);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/394
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_4 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5805||transceiver_main.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/403
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_5 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5806||transceiver_main.v(412);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/412
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5807||transceiver_main.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5808||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5809||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5810||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5811||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5812||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5813||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5814||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5815||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(5816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5816||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5817||corefifo_c8_corefifo_c8_0_lsram_top.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5818||corefifo_c8_corefifo_c8_0_lsram_top.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/515
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5819||corefifo_c8_corefifo_c8_0_lsram_top.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5820||corefifo_c8_corefifo_c8_0_lsram_top.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/40
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5821||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5822||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(5823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5823||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5824||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5825||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5826||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5827||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5828||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5829||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5830||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5831||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5832||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5833||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5834||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5835||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5836||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5837||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5838||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5839||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5840||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5841||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5842||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5843||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5844||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(5845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5845||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5846||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5847||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5848||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5849||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5850||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5851||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5852||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5853||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5854||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5855||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5856||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5857||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5858||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5859||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5860||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5861||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5862||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5863||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5864||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5865||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5866||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5867||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5868||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5869||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5870||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5871||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5872||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Synchronizer_0_3.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5878||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(5879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5879||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(5880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5880||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5881||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(5882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5882||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5883||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5884||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5885||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_0_net_0 on CLKINT  I_2 ||Top.srr(5886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5886||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(5887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5887||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 4143 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5977||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5978||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC_0|pll_inst_0_clkint_0_inferred_clock which controls 10488 sequential elements including Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5979||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC_1|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5980||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_9_inferred_clock which controls 4 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5981||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|EXT_VectorSignals_3_inferred_clock[2] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5982||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|EXT_VectorSignals_4_inferred_clock[3] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5983||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5984||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5985||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(5987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5987||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6098||trigger_main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(6227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6227||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6265||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(6289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6289||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6327||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6356||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(6379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6379||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) ||Top.srr(6430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6430||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) ||Top.srr(6431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6431||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Communication(verilog) ||Top.srr(6432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6432||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) unnecessary ||Top.srr(6437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6437||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) unnecessary ||Top.srr(6438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6438||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary ||Top.srr(6440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6440||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6443||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6449||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6450||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6451||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6452||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6453||corefifo_c5_corefifo_c5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6454||corefifo_c5_corefifo_c5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6455||corefifo_c5_corefifo_c5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6456||corefifo_c5_corefifo_c5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6457||corefifo_c10_corefifo_c10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6458||corefifo_c10_corefifo_c10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6459||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6460||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6461||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6462||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6463||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6464||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6469||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) with 27 words by 13 bits.||Top.srr(6470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6470||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6471||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6472||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO106||@N: Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.||Top.srr(6473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6473||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[11:0] ||Top.srr(6485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6485||clock_switch.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[11:0] ||Top.srr(6494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6494||clock_switch.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[2] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6503||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] ||Top.srr(6512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6512||reset_controler.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/392
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] ||Top.srr(6513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6513||reset_controler.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6523||registers.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] ||Top.srr(6532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6532||gpio_controler.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/455
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] ||Top.srr(6533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6533||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] ||Top.srr(6534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6534||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] ||Top.srr(6547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6547||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6548||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6549||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6550||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6551||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6552||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6553||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6554||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6555||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[25] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6556||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[26] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6557||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[27] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6558||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[28] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6559||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6560||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6561||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6562||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6563||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6564||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6565||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6566||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6567||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6568||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6569||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6570||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6571||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6572||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6573||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6574||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6575||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6576||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6577||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6578||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6579||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6580||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6581||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6582||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6583||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6584||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] ||Top.srr(6597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6597||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] ||Top.srr(6605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6605||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] ||Top.srr(6606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6606||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] ||Top.srr(6607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6607||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] ||Top.srr(6608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6608||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] ||Top.srr(6609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6609||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] ||Top.srr(6610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6610||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] ||Top.srr(6619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6619||trigger_control.vhd(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] ||Top.srr(6620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6620||trigger_control.vhd(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/401
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6627||trigger_main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] ||Top.srr(6628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6628||trigger_main.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/337
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] ||Top.srr(6638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6638||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] ||Top.srr(6639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6639||fifos_reader.vhd(563);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/563
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] ||Top.srr(6640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6640||fifos_reader.vhd(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/514
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] ||Top.srr(6641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6641||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  ||Top.srr(6642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6642||datarammanage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/78
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  ||Top.srr(6643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6643||datarammanage.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] ||Top.srr(6644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6644||communication_builder.vhd(230);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/230
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] ||Top.srr(6645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6645||communication_builder.vhd(945);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/945
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] ||Top.srr(6646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6646||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] ||Top.srr(6647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6647||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] ||Top.srr(6648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6648||communication_builder.vhd(986);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/986
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] ||Top.srr(6649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6649||communication_builder.vhd(848);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/848
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))||Top.srr(6650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6650||communication_builder.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/234
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA(rtl) instance fsm_timer[9:0] ||Top.srr(6659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6659||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.wptr[10:0] ||Top.srr(6660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6660||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6661||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6662||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6663||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] ||Top.srr(6685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6685||rxmainlinkcontroller.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/91
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6702||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6703||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6704||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6705||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6706||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6707||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6708||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6709||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6718||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6719||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6720||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6721||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6722||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] ||Top.srr(6731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6731||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] ||Top.srr(6732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6732||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.||Top.srr(6733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6733||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6734||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6735||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6736||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6737||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6738||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6739||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6740||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6741||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6742||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6743||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6744||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6745||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6746||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6747||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6748||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6749||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6750||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6751||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6752||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6753||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6754||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6755||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6756||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6757||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6758||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6759||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6760||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6761||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6762||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6763||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6764||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6765||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6766||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6767||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6768||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6769||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6770||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6771||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6772||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6773||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6774||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6775||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6776||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6777||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6778||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6779||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6780||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6781||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6782||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6783||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6784||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6785||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6786||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6787||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6788||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6789||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6790||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6791||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6792||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6793||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6794||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6795||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6796||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6797||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6798||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6799||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6800||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6801||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6802||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6803||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6804||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6805||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6806||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6807||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6808||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6809||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6810||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6811||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6812||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6813||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6814||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6815||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6816||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6817||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6818||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6819||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6820||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6821||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6822||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6823||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6824||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6825||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6826||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6827||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6828||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6829||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6830||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6831||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6832||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6833||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6911||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6912||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6913||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 27 words by 1 bit.||Top.srr(6914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6914||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1321 ||Top.srr(6931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6931||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1322 ||Top.srr(6932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6932||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1323 ||Top.srr(6933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6933||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1324 ||Top.srr(6934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6934||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock is not used and is being removed||Top.srr(6993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6993||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock is not used and is being removed||Top.srr(6994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6994||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7047||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7048||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7049||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7050||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7051||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7052||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7053||null;null
Implementation;Synthesis||BW150||@W:Clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Top.srr(7054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7054||null;null
Implementation;Synthesis||BW150||@W:Clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||Top.srr(7055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7055||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(7067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7067||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(7068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7068||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(7069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7069||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(7070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7070||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(7071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7071||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 8.00ns ||Top.srr(7072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7072||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7073||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7074||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(7075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7075||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(7076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7076||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC_0|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.||Top.srr(7077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7077||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC_1|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0_0.PF_CCC_C7_0.pll_inst_0_clkint_0.||Top.srr(7078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7078||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_9_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_9.||Top.srr(7079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7079||null;null
Implementation;Synthesis||MT646||@W:Found inferred clock EXT_Signals_InputSwitch|EXT_VectorSignals_3_inferred_clock[2] with period 10.00ns. Please declare a clock for each of the following:||Top.srr(7080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7080||null;null
Implementation;Synthesis||MT646||@W:Found inferred clock EXT_Signals_InputSwitch|EXT_VectorSignals_4_inferred_clock[3] with period 10.00ns. Please declare a clock for each of the following:||Top.srr(7084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7084||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7136||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7137||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7138||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7139||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7140||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7141||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
