Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/cod lab/codlab3/ram/testtop1_isim_beh.exe -prj E:/cod lab/codlab3/ram/testtop1_beh.prj work.testtop1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/cod lab/codlab3/ram/REG_FILE.v" into library work
Analyzing Verilog file "E:/cod lab/codlab3/ram/ipcore_dir/RAM.v" into library work
Analyzing Verilog file "E:/cod lab/codlab3/ram/control.v" into library work
WARNING:HDLCompiler:568 - "E:/cod lab/codlab3/ram/control.v" Line 70: Constant value is truncated to fit in <5> bits.
WARNING:HDLCompiler:568 - "E:/cod lab/codlab3/ram/control.v" Line 81: Constant value is truncated to fit in <5> bits.
Analyzing Verilog file "E:/cod lab/codlab3/ram/ALU.v" into library work
Analyzing Verilog file "E:/cod lab/codlab3/ram/top.v" into library work
Analyzing Verilog file "E:/cod lab/codlab3/ram/testtop1.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/cod lab/codlab3/ram/top.v" Line 35: Size mismatch in connection of port <ena>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module ALU
Compiling module REG_FILE
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM
Compiling module control
Compiling module top
Compiling module testtop1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\testtop1_isim_beh.exe.sim\libPortability.dll".
Compiled 11 Verilog Units
Built simulation executable E:/cod lab/codlab3/ram/testtop1_isim_beh.exe
Fuse Memory Usage: 32724 KB
Fuse CPU Usage: 1046 ms
