#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1725060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16faf20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1726360 .functor NOT 1, L_0x1752b70, C4<0>, C4<0>, C4<0>;
L_0x1752900 .functor XOR 1, L_0x17527a0, L_0x1752860, C4<0>, C4<0>;
L_0x1752a60 .functor XOR 1, L_0x1752900, L_0x17529c0, C4<0>, C4<0>;
v0x174d310_0 .net *"_ivl_10", 0 0, L_0x17529c0;  1 drivers
v0x174d410_0 .net *"_ivl_12", 0 0, L_0x1752a60;  1 drivers
v0x174d4f0_0 .net *"_ivl_2", 0 0, L_0x174ff00;  1 drivers
v0x174d5b0_0 .net *"_ivl_4", 0 0, L_0x17527a0;  1 drivers
v0x174d690_0 .net *"_ivl_6", 0 0, L_0x1752860;  1 drivers
v0x174d7c0_0 .net *"_ivl_8", 0 0, L_0x1752900;  1 drivers
v0x174d8a0_0 .net "a", 0 0, v0x17497f0_0;  1 drivers
v0x174d940_0 .net "b", 0 0, v0x1749890_0;  1 drivers
v0x174d9e0_0 .net "c", 0 0, v0x1749930_0;  1 drivers
v0x174da80_0 .var "clk", 0 0;
v0x174db20_0 .net "d", 0 0, v0x1749aa0_0;  1 drivers
v0x174dbc0_0 .net "out_dut", 0 0, L_0x17524b0;  1 drivers
v0x174dc60_0 .net "out_ref", 0 0, L_0x174eb20;  1 drivers
v0x174dd00_0 .var/2u "stats1", 159 0;
v0x174dda0_0 .var/2u "strobe", 0 0;
v0x174de40_0 .net "tb_match", 0 0, L_0x1752b70;  1 drivers
v0x174df00_0 .net "tb_mismatch", 0 0, L_0x1726360;  1 drivers
v0x174dfc0_0 .net "wavedrom_enable", 0 0, v0x1749b90_0;  1 drivers
v0x174e060_0 .net "wavedrom_title", 511 0, v0x1749c30_0;  1 drivers
L_0x174ff00 .concat [ 1 0 0 0], L_0x174eb20;
L_0x17527a0 .concat [ 1 0 0 0], L_0x174eb20;
L_0x1752860 .concat [ 1 0 0 0], L_0x17524b0;
L_0x17529c0 .concat [ 1 0 0 0], L_0x174eb20;
L_0x1752b70 .cmp/eeq 1, L_0x174ff00, L_0x1752a60;
S_0x16fee50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x16faf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17157c0 .functor NOT 1, v0x1749930_0, C4<0>, C4<0>, C4<0>;
L_0x1726c20 .functor NOT 1, v0x1749890_0, C4<0>, C4<0>, C4<0>;
L_0x174e270 .functor AND 1, L_0x17157c0, L_0x1726c20, C4<1>, C4<1>;
L_0x174e310 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x174e440 .functor NOT 1, v0x17497f0_0, C4<0>, C4<0>, C4<0>;
L_0x174e540 .functor AND 1, L_0x174e310, L_0x174e440, C4<1>, C4<1>;
L_0x174e620 .functor OR 1, L_0x174e270, L_0x174e540, C4<0>, C4<0>;
L_0x174e6e0 .functor AND 1, v0x17497f0_0, v0x1749930_0, C4<1>, C4<1>;
L_0x174e7a0 .functor AND 1, L_0x174e6e0, v0x1749aa0_0, C4<1>, C4<1>;
L_0x174e860 .functor OR 1, L_0x174e620, L_0x174e7a0, C4<0>, C4<0>;
L_0x174e9d0 .functor AND 1, v0x1749890_0, v0x1749930_0, C4<1>, C4<1>;
L_0x174ea40 .functor AND 1, L_0x174e9d0, v0x1749aa0_0, C4<1>, C4<1>;
L_0x174eb20 .functor OR 1, L_0x174e860, L_0x174ea40, C4<0>, C4<0>;
v0x17265d0_0 .net *"_ivl_0", 0 0, L_0x17157c0;  1 drivers
v0x1726670_0 .net *"_ivl_10", 0 0, L_0x174e540;  1 drivers
v0x1747fe0_0 .net *"_ivl_12", 0 0, L_0x174e620;  1 drivers
v0x17480a0_0 .net *"_ivl_14", 0 0, L_0x174e6e0;  1 drivers
v0x1748180_0 .net *"_ivl_16", 0 0, L_0x174e7a0;  1 drivers
v0x17482b0_0 .net *"_ivl_18", 0 0, L_0x174e860;  1 drivers
v0x1748390_0 .net *"_ivl_2", 0 0, L_0x1726c20;  1 drivers
v0x1748470_0 .net *"_ivl_20", 0 0, L_0x174e9d0;  1 drivers
v0x1748550_0 .net *"_ivl_22", 0 0, L_0x174ea40;  1 drivers
v0x1748630_0 .net *"_ivl_4", 0 0, L_0x174e270;  1 drivers
v0x1748710_0 .net *"_ivl_6", 0 0, L_0x174e310;  1 drivers
v0x17487f0_0 .net *"_ivl_8", 0 0, L_0x174e440;  1 drivers
v0x17488d0_0 .net "a", 0 0, v0x17497f0_0;  alias, 1 drivers
v0x1748990_0 .net "b", 0 0, v0x1749890_0;  alias, 1 drivers
v0x1748a50_0 .net "c", 0 0, v0x1749930_0;  alias, 1 drivers
v0x1748b10_0 .net "d", 0 0, v0x1749aa0_0;  alias, 1 drivers
v0x1748bd0_0 .net "out", 0 0, L_0x174eb20;  alias, 1 drivers
S_0x1748d30 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x16faf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17497f0_0 .var "a", 0 0;
v0x1749890_0 .var "b", 0 0;
v0x1749930_0 .var "c", 0 0;
v0x1749a00_0 .net "clk", 0 0, v0x174da80_0;  1 drivers
v0x1749aa0_0 .var "d", 0 0;
v0x1749b90_0 .var "wavedrom_enable", 0 0;
v0x1749c30_0 .var "wavedrom_title", 511 0;
S_0x1748fd0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1748d30;
 .timescale -12 -12;
v0x1749230_0 .var/2s "count", 31 0;
E_0x170fb50/0 .event negedge, v0x1749a00_0;
E_0x170fb50/1 .event posedge, v0x1749a00_0;
E_0x170fb50 .event/or E_0x170fb50/0, E_0x170fb50/1;
E_0x170fda0 .event negedge, v0x1749a00_0;
E_0x16f79f0 .event posedge, v0x1749a00_0;
S_0x1749330 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1748d30;
 .timescale -12 -12;
v0x1749530_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1749610 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1748d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1749d90 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x16faf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x174ec80 .functor NOT 1, v0x1749890_0, C4<0>, C4<0>, C4<0>;
L_0x174ecf0 .functor AND 1, v0x17497f0_0, L_0x174ec80, C4<1>, C4<1>;
L_0x174edd0 .functor NOT 1, v0x1749930_0, C4<0>, C4<0>, C4<0>;
L_0x174ee40 .functor AND 1, L_0x174ecf0, L_0x174edd0, C4<1>, C4<1>;
L_0x174ef80 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x174eff0 .functor AND 1, L_0x174ee40, L_0x174ef80, C4<1>, C4<1>;
L_0x174f140 .functor NOT 1, v0x1749890_0, C4<0>, C4<0>, C4<0>;
L_0x174f1b0 .functor AND 1, v0x17497f0_0, L_0x174f140, C4<1>, C4<1>;
L_0x174f2c0 .functor AND 1, L_0x174f1b0, v0x1749930_0, C4<1>, C4<1>;
L_0x174f490 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x174f670 .functor AND 1, L_0x174f2c0, L_0x174f490, C4<1>, C4<1>;
L_0x174f730 .functor NOT 1, v0x17497f0_0, C4<0>, C4<0>, C4<0>;
L_0x174f920 .functor AND 1, L_0x174f730, v0x1749890_0, C4<1>, C4<1>;
L_0x174faf0 .functor NOT 1, v0x1749930_0, C4<0>, C4<0>, C4<0>;
L_0x174f8b0 .functor AND 1, L_0x174f920, L_0x174faf0, C4<1>, C4<1>;
L_0x174fc80 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x174fd80 .functor AND 1, L_0x174f8b0, L_0x174fc80, C4<1>, C4<1>;
L_0x174fe90 .functor AND 1, v0x17497f0_0, v0x1749890_0, C4<1>, C4<1>;
L_0x174ffa0 .functor NOT 1, v0x1749930_0, C4<0>, C4<0>, C4<0>;
L_0x1750010 .functor AND 1, L_0x174fe90, L_0x174ffa0, C4<1>, C4<1>;
L_0x17501d0 .functor AND 1, L_0x1750010, v0x1749aa0_0, C4<1>, C4<1>;
L_0x1750290 .functor NOT 1, v0x17497f0_0, C4<0>, C4<0>, C4<0>;
L_0x17503c0 .functor AND 1, L_0x1750290, v0x1749890_0, C4<1>, C4<1>;
L_0x1750480 .functor AND 1, L_0x17503c0, v0x1749930_0, C4<1>, C4<1>;
L_0x1750610 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1750680 .functor AND 1, L_0x1750480, L_0x1750610, C4<1>, C4<1>;
L_0x1750870 .functor NOT 1, v0x17497f0_0, C4<0>, C4<0>, C4<0>;
L_0x17508e0 .functor AND 1, L_0x1750870, v0x1749890_0, C4<1>, C4<1>;
L_0x1750a90 .functor AND 1, L_0x17508e0, v0x1749930_0, C4<1>, C4<1>;
L_0x1750b50 .functor NOT 1, v0x1749aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1750cc0 .functor AND 1, L_0x1750a90, L_0x1750b50, C4<1>, C4<1>;
L_0x1750e00 .functor NOT 1, v0x1749890_0, C4<0>, C4<0>, C4<0>;
L_0x1750f80 .functor AND 1, v0x17497f0_0, L_0x1750e00, C4<1>, C4<1>;
L_0x1751040 .functor AND 1, L_0x1750f80, v0x1749930_0, C4<1>, C4<1>;
L_0x1751220 .functor AND 1, L_0x1751040, v0x1749aa0_0, C4<1>, C4<1>;
L_0x17512e0 .functor NOT 1, v0x17497f0_0, C4<0>, C4<0>, C4<0>;
L_0x1751480 .functor NOT 1, v0x1749890_0, C4<0>, C4<0>, C4<0>;
L_0x1751520 .functor AND 1, L_0x17512e0, L_0x1751480, C4<1>, C4<1>;
L_0x1751350 .functor NOT 1, v0x1749930_0, C4<0>, C4<0>, C4<0>;
L_0x17513c0 .functor AND 1, L_0x1751520, L_0x1751350, C4<1>, C4<1>;
L_0x1751940 .functor AND 1, L_0x17513c0, v0x1749aa0_0, C4<1>, C4<1>;
L_0x1751a00 .functor OR 1, L_0x174eff0, L_0x174f670, C4<0>, C4<0>;
L_0x1751c70 .functor OR 1, L_0x1751a00, L_0x174fd80, C4<0>, C4<0>;
L_0x1751d80 .functor OR 1, L_0x1751c70, L_0x17501d0, C4<0>, C4<0>;
L_0x1752000 .functor OR 1, L_0x1751d80, L_0x1750680, C4<0>, C4<0>;
L_0x1752110 .functor OR 1, L_0x1752000, L_0x1750cc0, C4<0>, C4<0>;
L_0x17523a0 .functor OR 1, L_0x1752110, L_0x1751220, C4<0>, C4<0>;
L_0x17524b0 .functor OR 1, L_0x17523a0, L_0x1751940, C4<0>, C4<0>;
v0x174a080_0 .net *"_ivl_0", 0 0, L_0x174ec80;  1 drivers
v0x174a160_0 .net *"_ivl_12", 0 0, L_0x174f140;  1 drivers
v0x174a240_0 .net *"_ivl_14", 0 0, L_0x174f1b0;  1 drivers
v0x174a330_0 .net *"_ivl_16", 0 0, L_0x174f2c0;  1 drivers
v0x174a410_0 .net *"_ivl_18", 0 0, L_0x174f490;  1 drivers
v0x174a540_0 .net *"_ivl_2", 0 0, L_0x174ecf0;  1 drivers
v0x174a620_0 .net *"_ivl_22", 0 0, L_0x174f730;  1 drivers
v0x174a700_0 .net *"_ivl_24", 0 0, L_0x174f920;  1 drivers
v0x174a7e0_0 .net *"_ivl_26", 0 0, L_0x174faf0;  1 drivers
v0x174a8c0_0 .net *"_ivl_28", 0 0, L_0x174f8b0;  1 drivers
v0x174a9a0_0 .net *"_ivl_30", 0 0, L_0x174fc80;  1 drivers
v0x174aa80_0 .net *"_ivl_34", 0 0, L_0x174fe90;  1 drivers
v0x174ab60_0 .net *"_ivl_36", 0 0, L_0x174ffa0;  1 drivers
v0x174ac40_0 .net *"_ivl_38", 0 0, L_0x1750010;  1 drivers
v0x174ad20_0 .net *"_ivl_4", 0 0, L_0x174edd0;  1 drivers
v0x174ae00_0 .net *"_ivl_42", 0 0, L_0x1750290;  1 drivers
v0x174aee0_0 .net *"_ivl_44", 0 0, L_0x17503c0;  1 drivers
v0x174b0d0_0 .net *"_ivl_46", 0 0, L_0x1750480;  1 drivers
v0x174b1b0_0 .net *"_ivl_48", 0 0, L_0x1750610;  1 drivers
v0x174b290_0 .net *"_ivl_52", 0 0, L_0x1750870;  1 drivers
v0x174b370_0 .net *"_ivl_54", 0 0, L_0x17508e0;  1 drivers
v0x174b450_0 .net *"_ivl_56", 0 0, L_0x1750a90;  1 drivers
v0x174b530_0 .net *"_ivl_58", 0 0, L_0x1750b50;  1 drivers
v0x174b610_0 .net *"_ivl_6", 0 0, L_0x174ee40;  1 drivers
v0x174b6f0_0 .net *"_ivl_62", 0 0, L_0x1750e00;  1 drivers
v0x174b7d0_0 .net *"_ivl_64", 0 0, L_0x1750f80;  1 drivers
v0x174b8b0_0 .net *"_ivl_66", 0 0, L_0x1751040;  1 drivers
v0x174b990_0 .net *"_ivl_70", 0 0, L_0x17512e0;  1 drivers
v0x174ba70_0 .net *"_ivl_72", 0 0, L_0x1751480;  1 drivers
v0x174bb50_0 .net *"_ivl_74", 0 0, L_0x1751520;  1 drivers
v0x174bc30_0 .net *"_ivl_76", 0 0, L_0x1751350;  1 drivers
v0x174bd10_0 .net *"_ivl_78", 0 0, L_0x17513c0;  1 drivers
v0x174bdf0_0 .net *"_ivl_8", 0 0, L_0x174ef80;  1 drivers
v0x174c0e0_0 .net *"_ivl_82", 0 0, L_0x1751a00;  1 drivers
v0x174c1c0_0 .net *"_ivl_84", 0 0, L_0x1751c70;  1 drivers
v0x174c2a0_0 .net *"_ivl_86", 0 0, L_0x1751d80;  1 drivers
v0x174c380_0 .net *"_ivl_88", 0 0, L_0x1752000;  1 drivers
v0x174c460_0 .net *"_ivl_90", 0 0, L_0x1752110;  1 drivers
v0x174c540_0 .net *"_ivl_92", 0 0, L_0x17523a0;  1 drivers
v0x174c620_0 .net "a", 0 0, v0x17497f0_0;  alias, 1 drivers
v0x174c6c0_0 .net "b", 0 0, v0x1749890_0;  alias, 1 drivers
v0x174c7b0_0 .net "c", 0 0, v0x1749930_0;  alias, 1 drivers
v0x174c8a0_0 .net "d", 0 0, v0x1749aa0_0;  alias, 1 drivers
v0x174c990_0 .net "out", 0 0, L_0x17524b0;  alias, 1 drivers
v0x174ca50_0 .net "w1", 0 0, L_0x174eff0;  1 drivers
v0x174cb10_0 .net "w2", 0 0, L_0x174f670;  1 drivers
v0x174cbd0_0 .net "w3", 0 0, L_0x174fd80;  1 drivers
v0x174cc90_0 .net "w4", 0 0, L_0x17501d0;  1 drivers
v0x174cd50_0 .net "w5", 0 0, L_0x1750680;  1 drivers
v0x174ce10_0 .net "w6", 0 0, L_0x1750cc0;  1 drivers
v0x174ced0_0 .net "w7", 0 0, L_0x1751220;  1 drivers
v0x174cf90_0 .net "w8", 0 0, L_0x1751940;  1 drivers
S_0x174d0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x16faf20;
 .timescale -12 -12;
E_0x170f8f0 .event anyedge, v0x174dda0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174dda0_0;
    %nor/r;
    %assign/vec4 v0x174dda0_0, 0;
    %wait E_0x170f8f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1748d30;
T_3 ;
    %fork t_1, S_0x1748fd0;
    %jmp t_0;
    .scope S_0x1748fd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1749230_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1749aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749890_0, 0;
    %assign/vec4 v0x17497f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f79f0;
    %load/vec4 v0x1749230_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1749230_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1749aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749890_0, 0;
    %assign/vec4 v0x17497f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x170fda0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1749610;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x170fb50;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17497f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1749930_0, 0;
    %assign/vec4 v0x1749aa0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1748d30;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x16faf20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174dda0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16faf20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x174da80_0;
    %inv;
    %store/vec4 v0x174da80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16faf20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1749a00_0, v0x174df00_0, v0x174d8a0_0, v0x174d940_0, v0x174d9e0_0, v0x174db20_0, v0x174dc60_0, v0x174dbc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16faf20;
T_7 ;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16faf20;
T_8 ;
    %wait E_0x170fb50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174dd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dd00_0, 4, 32;
    %load/vec4 v0x174de40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dd00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174dd00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dd00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x174dc60_0;
    %load/vec4 v0x174dc60_0;
    %load/vec4 v0x174dbc0_0;
    %xor;
    %load/vec4 v0x174dc60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dd00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x174dd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174dd00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter4/response2/top_module.sv";
