// Seed: 4181757618
module module_0 ();
  tri id_1 = (1);
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  uwire id_6
);
  assign id_3 = id_0;
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  final $display(id_1 + -1, id_1);
  wire id_3;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  real id_4;
endmodule
