\doxysection{stm32f4xx\+\_\+ll\+\_\+adc.\+c}
\hypertarget{stm32f4xx__ll__adc_8c_source}{}\label{stm32f4xx__ll__adc_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_adc.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_adc.c}}
\mbox{\hyperlink{stm32f4xx__ll__adc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00018}00018\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00019}00019\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00020}00020\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__adc_8h}{stm32f4xx\_ll\_adc.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__ll__bus_8h}{stm32f4xx\_ll\_bus.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \ USE\_FULL\_ASSERT}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00025}00025\ \textcolor{preprocessor}{\#include\ "{}stm32\_assert.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00026}00026\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00027}00027\ \textcolor{preprocessor}{\#define\ assert\_param(expr)\ ((void)0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00028}00028\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00043}00043\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00049}00049\ \textcolor{comment}{/*\ Check\ of\ parameters\ for\ configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00050}00050\ \textcolor{comment}{/*\ common\ to\ several\ ADC\ instances.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00051}00051\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_COMMON\_CLOCK(\_\_CLOCK\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00052}00052\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_CLOCK\_\_)\ ==\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00053}00053\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_CLOCK\_\_)\ ==\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00054}00054\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_CLOCK\_\_)\ ==\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV6)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00055}00055\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_CLOCK\_\_)\ ==\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV8)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00056}00056\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00058}00058\ \textcolor{comment}{/*\ Check\ of\ parameters\ for\ configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00059}00059\ \textcolor{comment}{/*\ ADC\ instance.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00060}00060\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_RESOLUTION(\_\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00061}00061\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00062}00062\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_10B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00063}00063\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_8B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00064}00064\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_RESOLUTION\_\_)\ ==\ LL\_ADC\_RESOLUTION\_6B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00065}00065\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00067}00067\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_DATA\_ALIGN(\_\_DATA\_ALIGN\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00068}00068\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_DATA\_ALIGN\_\_)\ ==\ LL\_ADC\_DATA\_ALIGN\_RIGHT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00069}00069\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_DATA\_ALIGN\_\_)\ ==\ LL\_ADC\_DATA\_ALIGN\_LEFT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00070}00070\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00072}00072\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_SCAN\_SELECTION(\_\_SCAN\_SELECTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00073}00073\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_SCAN\_SELECTION\_\_)\ ==\ LL\_ADC\_SEQ\_SCAN\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_SCAN\_SELECTION\_\_)\ ==\ LL\_ADC\_SEQ\_SCAN\_ENABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00075}00075\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00077}00077\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_SEQ\_SCAN\_MODE(\_\_SEQ\_SCAN\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00078}00078\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_SCAN\_MODE\_\_)\ ==\ LL\_ADC\_SEQ\_SCAN\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00079}00079\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_SCAN\_MODE\_\_)\ ==\ LL\_ADC\_SEQ\_SCAN\_ENABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00080}00080\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00082}00082\ \textcolor{comment}{/*\ Check\ of\ parameters\ for\ configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00083}00083\ \textcolor{comment}{/*\ ADC\ group\ regular\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00084}00084\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_TRIG\_SOURCE(\_\_REG\_TRIG\_SOURCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00085}00085\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_SOFTWARE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00086}00086\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00087}00087\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00091}00091\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00092}00092\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00093}00093\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00094}00094\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00097}00097\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00098}00098\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM5\_CH3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00099}00099\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00100}00100\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00101}00101\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00102}00102\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00103}00103\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_CONTINUOUS\_MODE(\_\_REG\_CONTINUOUS\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00104}00104\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_CONTINUOUS\_MODE\_\_)\ ==\ LL\_ADC\_REG\_CONV\_SINGLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00105}00105\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_CONTINUOUS\_MODE\_\_)\ ==\ LL\_ADC\_REG\_CONV\_CONTINUOUS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00106}00106\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00108}00108\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_DMA\_TRANSFER(\_\_REG\_DMA\_TRANSFER\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00109}00109\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00111}00111\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00112}00112\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00114}00114\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_FLAG\_EOC\_SELECTION(\_\_REG\_FLAG\_EOC\_SELECTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_FLAG\_EOC\_SELECTION\_\_)\ ==\ LL\_ADC\_REG\_FLAG\_EOC\_SEQUENCE\_CONV)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00116}00116\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_FLAG\_EOC\_SELECTION\_\_)\ ==\ LL\_ADC\_REG\_FLAG\_EOC\_UNITARY\_CONV)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00117}00117\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00119}00119\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_SEQ\_SCAN\_LENGTH(\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00132}00132\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00133}00133\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00134}00134\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00135}00135\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00136}00136\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00138}00138\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_REG\_SEQ\_SCAN\_DISCONT\_MODE(\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00139}00139\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00144}00144\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00146}00146\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_REG\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00148}00148\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00150}00150\ \textcolor{comment}{/*\ Check\ of\ parameters\ for\ configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00151}00151\ \textcolor{comment}{/*\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00152}00152\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_INJ\_TRIG\_SOURCE(\_\_INJ\_TRIG\_SOURCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00153}00153\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_SOFTWARE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00158}00158\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00160}00160\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00161}00161\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00162}00162\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM5\_TRGO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00168}00168\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00169}00169\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_SOURCE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00170}00170\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00172}00172\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_INJ\_TRIG\_EXT\_EDGE(\_\_INJ\_TRIG\_EXT\_EDGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00173}00173\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_INJ\_TRIG\_EXT\_EDGE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_EXT\_EDGE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_EXT\_EDGE\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING)\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00176}00176\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00178}00178\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_INJ\_TRIG\_AUTO(\_\_INJ\_TRIG\_AUTO\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00179}00179\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_INJ\_TRIG\_AUTO\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_TRIG\_AUTO\_\_)\ ==\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00181}00181\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00183}00183\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_INJ\_SEQ\_SCAN\_LENGTH(\_\_INJ\_SEQ\_SCAN\_LENGTH\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00184}00184\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_INJ\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00187}00187\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_SEQ\_SCAN\_LENGTH\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00188}00188\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00190}00190\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_INJ\_SEQ\_SCAN\_DISCONT\_MODE(\_\_INJ\_SEQ\_DISCONT\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00191}00191\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_INJ\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE)\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00192}00192\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_INJ\_SEQ\_DISCONT\_MODE\_\_)\ ==\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00193}00193\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00195}00195\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00196}00196\ \textcolor{comment}{/*\ Check\ of\ parameters\ for\ configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00197}00197\ \textcolor{comment}{/*\ multimode.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00198}00198\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00199}00199\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_MULTI\_MODE(\_\_MULTI\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00200}00200\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_INDEPENDENT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00206}00206\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00207}00207\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_SIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIM\_INJ\_ALT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_REG\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_REG\_INTERL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00213}00213\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_TRIPLE\_INJ\_ALTERN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00214}00214\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00215}00215\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00216}00216\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_MULTI\_MODE(\_\_MULTI\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00217}00217\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_INDEPENDENT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MODE\_\_)\ ==\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00225}00225\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00226}00226\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00228}00228\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_MULTI\_DMA\_TRANSFER(\_\_MULTI\_DMA\_TRANSFER\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00229}00229\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00230}00230\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00231}00231\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00232}00232\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00233}00233\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00234}00234\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00235}00235\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_DMA\_TRANSFER\_\_)\ ==\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00236}00236\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00238}00238\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_MULTI\_TWOSMP\_DELAY(\_\_MULTI\_TWOSMP\_DELAY\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00239}00239\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00240}00240\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00241}00241\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00242}00242\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00243}00243\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00244}00244\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00245}00245\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00246}00246\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_13CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00248}00248\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_14CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00249}00249\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_15CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00250}00250\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_16CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_17CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_18CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_19CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_TWOSMP\_DELAY\_\_)\ ==\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_20CYCLES)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00255}00255\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00257}00257\ \textcolor{preprocessor}{\#define\ IS\_LL\_ADC\_MULTI\_MASTER\_SLAVE(\_\_MULTI\_MASTER\_SLAVE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00258}00258\ \textcolor{preprocessor}{\ \ (\ \ \ ((\_\_MULTI\_MASTER\_SLAVE\_\_)\ ==\ LL\_ADC\_MULTI\_MASTER)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00259}00259\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MASTER\_SLAVE\_\_)\ ==\ LL\_ADC\_MULTI\_SLAVE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00260}00260\ \textcolor{preprocessor}{\ \ \ ||\ ((\_\_MULTI\_MASTER\_SLAVE\_\_)\ ==\ LL\_ADC\_MULTI\_MASTER\_SLAVE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00261}00261\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00262}00262\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00263}00263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00268}00268\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00269}00269\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00271}00271\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00289}00289\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonDeInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00290}00290\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00291}00291\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00292}00292\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\_ADC\_COMMON\_INSTANCE}}(ADCxy\_COMMON));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00295}00295\ \ \ \textcolor{comment}{/*\ Force\ reset\ of\ ADC\ clock\ (core\ clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00296}00296\ \ \ LL\_APB2\_GRP1\_ForceReset(LL\_APB2\_GRP1\_PERIPH\_ADC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00298}00298\ \ \ \textcolor{comment}{/*\ Release\ reset\ of\ ADC\ clock\ (core\ clock)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00299}00299\ \ \ LL\_APB2\_GRP1\_ReleaseReset(LL\_APB2\_GRP1\_PERIPH\_ADC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00301}00301\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00302}00302\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00319}00319\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00320}00320\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00321}00321\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00323}00323\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00324}00324\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\_ADC\_COMMON\_INSTANCE}}(ADCxy\_COMMON));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00325}00325\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_COMMON\_CLOCK(ADC\_CommonInitStruct-\/>CommonClock));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00327}00327\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00328}00328\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_MULTI\_MODE(ADC\_CommonInitStruct-\/>Multimode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00329}00329\ \ \ \textcolor{keywordflow}{if}\ (ADC\_CommonInitStruct-\/>Multimode\ !=\ LL\_ADC\_MULTI\_INDEPENDENT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00330}00330\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00331}00331\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_MULTI\_DMA\_TRANSFER(ADC\_CommonInitStruct-\/>MultiDMATransfer));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00332}00332\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_MULTI\_TWOSMP\_DELAY(ADC\_CommonInitStruct-\/>MultiTwoSamplingDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00333}00333\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00334}00334\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00335}00335\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00336}00336\ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ functions\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00337}00337\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ "{}LL\_ADC\_SetCommonXXX()"{}\ and\ "{}LL\_ADC\_SetMultiXXX()"{}):\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00338}00338\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ On\ this\ STM32\ series,\ setting\ of\ these\ features\ is\ conditioned\ to\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00339}00339\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ state:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00340}00340\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ All\ ADC\ instances\ of\ the\ ADC\ common\ group\ must\ be\ disabled.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00341}00341\ \ \ \textcolor{keywordflow}{if}\ (\_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(ADCxy\_COMMON)\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00342}00342\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00343}00343\ \ \ \ \ \textcolor{comment}{/*\ Configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00344}00344\ \ \ \ \ \textcolor{comment}{/*\ \ -\/\ common\ to\ several\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00345}00345\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ (all\ ADC\ instances\ belonging\ to\ the\ same\ ADC\ common\ instance)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00346}00346\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ clock\ (conversion\ clock)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00347}00347\ \ \ \ \ \textcolor{comment}{/*\ \ -\/\ multimode\ (if\ several\ ADC\ instances\ available\ on\ the\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00348}00348\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ selected\ device)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00349}00349\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ multimode\ configuration\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00350}00350\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ multimode\ DMA\ transfer\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00351}00351\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ multimode:\ delay\ between\ 2\ sampling\ phases\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00352}00352\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00353}00353\ \ \ \ \ \textcolor{keywordflow}{if}\ (ADC\_CommonInitStruct-\/>Multimode\ !=\ LL\_ADC\_MULTI\_INDEPENDENT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00354}00354\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00355}00355\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00356}00356\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00357}00357\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00358}00358\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00359}00359\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00360}00360\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00361}00361\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00362}00362\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CommonInitStruct-\/>CommonClock}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00363}00363\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CommonInitStruct-\/>Multimode}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00364}00364\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CommonInitStruct-\/>MultiDMATransfer}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00365}00365\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CommonInitStruct-\/>MultiTwoSamplingDelay}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00366}00366\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00367}00367\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00368}00368\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00369}00369\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00370}00370\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00371}00371\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00372}00372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\_CCR\_MULTI}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00373}00373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\_CCR\_DMA}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00374}00374\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\_CCR\_DDS}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00375}00375\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00376}00376\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00377}00377\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CommonInitStruct-\/>CommonClock}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00378}00378\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_MULTI\_INDEPENDENT}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00379}00379\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00380}00380\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00381}00381\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00382}00382\ \ \ \ \ LL\_ADC\_SetCommonClock(ADCxy\_COMMON,\ ADC\_CommonInitStruct-\/>CommonClock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00383}00383\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00384}00384\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00385}00385\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00386}00386\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00387}00387\ \ \ \ \ \textcolor{comment}{/*\ Initialization\ error:\ One\ or\ several\ ADC\ instances\ belonging\ to\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00388}00388\ \ \ \ \ \textcolor{comment}{/*\ the\ same\ ADC\ common\ instance\ are\ not\ disabled.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00389}00389\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00390}00390\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00391}00391\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00392}00392\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00393}00393\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00401}00401\ \textcolor{keywordtype}{void}\ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *ADC\_CommonInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00402}00402\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00403}00403\ \ \ \textcolor{comment}{/*\ Set\ ADC\_CommonInitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00404}00404\ \ \ \textcolor{comment}{/*\ Set\ fields\ of\ ADC\ common\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00405}00405\ \ \ \textcolor{comment}{/*\ (all\ ADC\ instances\ belonging\ to\ the\ same\ ADC\ common\ instance)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00406}00406\ \ \ ADC\_CommonInitStruct-\/>CommonClock\ =\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00408}00408\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00409}00409\ \ \ \textcolor{comment}{/*\ Set\ fields\ of\ ADC\ multimode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00410}00410\ \ \ ADC\_CommonInitStruct-\/>Multimode\ \ \ \ \ \ \ \ \ \ \ \ \ =\ LL\_ADC\_MULTI\_INDEPENDENT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00411}00411\ \ \ ADC\_CommonInitStruct-\/>MultiDMATransfer\ \ \ \ \ \ =\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00412}00412\ \ \ ADC\_CommonInitStruct-\/>MultiTwoSamplingDelay\ =\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00413}00413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00414}00414\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00426}00426\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00427}00427\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00428}00428\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00429}00429\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00430}00430\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00431}00431\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\_ADC\_ALL\_INSTANCE}}(ADCx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00432}00432\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00433}00433\ \ \ \textcolor{comment}{/*\ Disable\ ADC\ instance\ if\ not\ already\ disabled.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00434}00434\ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_IsEnabled(ADCx)\ ==\ 1UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00435}00435\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00436}00436\ \ \ \ \ \textcolor{comment}{/*\ Set\ ADC\ group\ regular\ trigger\ source\ to\ SW\ start\ to\ ensure\ to\ not\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00437}00437\ \ \ \ \ \textcolor{comment}{/*\ have\ an\ external\ trigger\ event\ occurring\ during\ the\ conversion\ stop\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00438}00438\ \ \ \ \ \textcolor{comment}{/*\ ADC\ disable\ process.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00439}00439\ \ \ \ \ LL\_ADC\_REG\_SetTriggerSource(ADCx,\ LL\_ADC\_REG\_TRIG\_SOFTWARE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00441}00441\ \ \ \ \ \textcolor{comment}{/*\ Set\ ADC\ group\ injected\ trigger\ source\ to\ SW\ start\ to\ ensure\ to\ not\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00442}00442\ \ \ \ \ \textcolor{comment}{/*\ have\ an\ external\ trigger\ event\ occurring\ during\ the\ conversion\ stop\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00443}00443\ \ \ \ \ \textcolor{comment}{/*\ ADC\ disable\ process.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00444}00444\ \ \ \ \ LL\_ADC\_INJ\_SetTriggerSource(ADCx,\ LL\_ADC\_INJ\_TRIG\_SOFTWARE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00445}00445\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00446}00446\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00447}00447\ \ \ \ \ LL\_ADC\_Disable(ADCx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00448}00448\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00449}00449\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00450}00450\ \ \ \textcolor{comment}{/*\ Check\ whether\ ADC\ state\ is\ compliant\ with\ expected\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00451}00451\ \ \ \textcolor{comment}{/*\ (hardware\ requirements\ of\ bits\ state\ to\ reset\ registers\ below)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00452}00452\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00453}00453\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00454}00454\ \ \ \ \ \textcolor{comment}{/*\ ==========\ Reset\ ADC\ registers\ ==========\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00455}00455\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00456}00456\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00457}00457\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_FLAG\_STRT}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00458}00458\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_FLAG\_JSTRT}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00459}00459\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_FLAG\_EOCS}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00460}00460\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_FLAG\_OVR}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00461}00461\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_FLAG\_JEOS}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00462}00462\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ LL\_ADC\_FLAG\_AWD1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00463}00463\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00465}00465\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ CR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00466}00466\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00467}00467\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\_CR1\_OVRIE}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}}\ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\_CR1\_AWDEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00468}00468\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\_CR1\_JAWDEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00469}00469\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00470}00470\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\_CR1\_AWDSGL}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00471}00471\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\_CR1\_JEOCIE}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\_CR1\_AWDIE}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\_CR1\_EOCIE}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00472}00472\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\_CR1\_AWDCH}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00473}00473\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00475}00475\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ CR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00476}00476\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00477}00477\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\_CR2\_SWSTART}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00478}00478\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\_CR2\_JSWSTART}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00479}00479\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\_CR2\_EOCS}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00480}00480\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}}\ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00481}00481\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}}\ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\_CR2\_ADON}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00482}00482\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00483}00483\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00484}00484\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SMPR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00485}00485\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00486}00486\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{ADC\_SMPR1\_SMP18}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\_SMPR1\_SMP17}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\_SMPR1\_SMP16}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00487}00487\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\_SMPR1\_SMP15}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\_SMPR1\_SMP14}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\_SMPR1\_SMP13}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00488}00488\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\_SMPR1\_SMP12}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\_SMPR1\_SMP11}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\_SMPR1\_SMP10}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00489}00489\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00490}00490\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00491}00491\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SMPR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00492}00492\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00493}00493\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\_SMPR2\_SMP9}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00494}00494\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\_SMPR2\_SMP8}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\_SMPR2\_SMP7}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\_SMPR2\_SMP6}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00495}00495\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\_SMPR2\_SMP5}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\_SMPR2\_SMP4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\_SMPR2\_SMP3}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00496}00496\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\_SMPR2\_SMP2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\_SMPR2\_SMP1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\_SMPR2\_SMP0}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00497}00497\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00498}00498\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00499}00499\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ JOFR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00500}00500\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\_JOFR1\_JOFFSET1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00501}00501\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ JOFR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00502}00502\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{JOFR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\_JOFR2\_JOFFSET2}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00503}00503\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ JOFR3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00504}00504\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{JOFR3}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\_JOFR3\_JOFFSET3}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00505}00505\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ JOFR4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00506}00506\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{JOFR4}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\_JOFR4\_JOFFSET4}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00508}00508\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ HTR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00509}00509\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\_HTR\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00510}00510\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ LTR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00511}00511\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\_LTR\_LT}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00512}00512\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00513}00513\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SQR1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00514}00514\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00515}00515\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00516}00516\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\_SQR1\_SQ16}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00517}00517\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\_SQR1\_SQ15}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\_SQR1\_SQ14}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\_SQR1\_SQ13}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00518}00518\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00520}00520\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SQR2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00521}00521\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00522}00522\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\_SQR2\_SQ12}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\_SQR2\_SQ11}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\_SQR2\_SQ10}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00523}00523\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\_SQR2\_SQ9}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\_SQR2\_SQ8}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\_SQR2\_SQ7}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00524}00524\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00525}00525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00526}00526\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ SQR3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00527}00527\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00528}00528\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\_SQR3\_SQ6}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\_SQR3\_SQ5}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\_SQR3\_SQ4}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00529}00529\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\_SQR3\_SQ3}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\_SQR3\_SQ2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\_SQR3\_SQ1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00530}00530\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00532}00532\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ JSQR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00533}00533\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00534}00534\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00535}00535\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00536}00536\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00537}00537\ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00539}00539\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ DR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00540}00540\ \ \ \ \ \textcolor{comment}{/*\ bits\ in\ access\ mode\ read\ only,\ no\ direct\ reset\ applicable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00541}00541\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00542}00542\ \ \ \ \ \textcolor{comment}{/*\ Reset\ registers\ JDR1,\ JDR2,\ JDR3,\ JDR4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00543}00543\ \ \ \ \ \textcolor{comment}{/*\ bits\ in\ access\ mode\ read\ only,\ no\ direct\ reset\ applicable\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00545}00545\ \ \ \ \ \textcolor{comment}{/*\ Reset\ register\ CCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00546}00546\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\_CCR\_TSVREFE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\_CCR\_ADCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00547}00547\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00549}00549\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00550}00550\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00585}00585\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_InitTypeDef\ *ADC\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00586}00586\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00587}00587\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00588}00588\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00589}00589\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00590}00590\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\_ADC\_ALL\_INSTANCE}}(ADCx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00592}00592\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_RESOLUTION(ADC\_InitStruct-\/>Resolution));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00593}00593\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_DATA\_ALIGN(ADC\_InitStruct-\/>DataAlignment));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00594}00594\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_SCAN\_SELECTION(ADC\_InitStruct-\/>SequencersScanMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00595}00595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00596}00596\ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ this\ function):\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00597}00597\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ instance\ must\ be\ disabled.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00598}00598\ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_IsEnabled(ADCx)\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00599}00599\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00600}00600\ \ \ \ \ \textcolor{comment}{/*\ Configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00601}00601\ \ \ \ \ \textcolor{comment}{/*\ \ -\/\ ADC\ instance\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00602}00602\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ data\ resolution\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00603}00603\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ conversion\ data\ alignment\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00604}00604\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00605}00605\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\_CR1\_RES}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00606}00606\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\_CR1\_SCAN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00607}00607\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00608}00608\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_InitStruct-\/>Resolution}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00609}00609\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_InitStruct-\/>SequencersScanMode}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00610}00610\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00611}00611\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00612}00612\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00613}00613\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\_CR2\_ALIGN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00614}00614\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00615}00615\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_InitStruct-\/>DataAlignment}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00616}00616\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00618}00618\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00619}00619\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00620}00620\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00621}00621\ \ \ \ \ \textcolor{comment}{/*\ Initialization\ error:\ ADC\ instance\ is\ not\ disabled.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00622}00622\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00623}00623\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00624}00624\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00625}00625\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00633}00633\ \textcolor{keywordtype}{void}\ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *ADC\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00634}00634\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00635}00635\ \ \ \textcolor{comment}{/*\ Set\ ADC\_InitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00636}00636\ \ \ \textcolor{comment}{/*\ Set\ fields\ of\ ADC\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00637}00637\ \ \ ADC\_InitStruct-\/>Resolution\ \ \ \ =\ LL\_ADC\_RESOLUTION\_12B;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00638}00638\ \ \ ADC\_InitStruct-\/>DataAlignment\ =\ LL\_ADC\_DATA\_ALIGN\_RIGHT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00639}00639\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00640}00640\ \ \ \textcolor{comment}{/*\ Enable\ scan\ mode\ to\ have\ a\ generic\ behavior\ with\ ADC\ of\ other\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00641}00641\ \ \ \textcolor{comment}{/*\ STM32\ families,\ without\ this\ setting\ available:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00642}00642\ \ \ \textcolor{comment}{/*\ ADC\ group\ regular\ sequencer\ and\ ADC\ group\ injected\ sequencer\ depend\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00643}00643\ \ \ \textcolor{comment}{/*\ only\ of\ their\ own\ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00644}00644\ \ \ ADC\_InitStruct-\/>SequencersScanMode\ \ \ \ \ \ =\ LL\_ADC\_SEQ\_SCAN\_ENABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00646}00646\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00680}00680\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00681}00681\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00682}00682\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00683}00683\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00684}00684\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00685}00685\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\_ADC\_ALL\_INSTANCE}}(ADCx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00686}00686\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_REG\_TRIG\_SOURCE(ADC\_REG\_InitStruct-\/>TriggerSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00687}00687\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_REG\_SEQ\_SCAN\_LENGTH(ADC\_REG\_InitStruct-\/>SequencerLength));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00688}00688\ \ \ \textcolor{keywordflow}{if}\ (ADC\_REG\_InitStruct-\/>SequencerLength\ !=\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00689}00689\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00690}00690\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_REG\_SEQ\_SCAN\_DISCONT\_MODE(ADC\_REG\_InitStruct-\/>SequencerDiscont));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00691}00691\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00692}00692\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_REG\_CONTINUOUS\_MODE(ADC\_REG\_InitStruct-\/>ContinuousMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00693}00693\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_REG\_DMA\_TRANSFER(ADC\_REG\_InitStruct-\/>DMATransfer));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00694}00694\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00695}00695\ \ \ \textcolor{comment}{/*\ ADC\ group\ regular\ continuous\ mode\ and\ discontinuous\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00696}00696\ \ \ \textcolor{comment}{/*\ can\ not\ be\ enabled\ simultenaeously\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00697}00697\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}((ADC\_REG\_InitStruct-\/>ContinuousMode\ ==\ LL\_ADC\_REG\_CONV\_SINGLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00698}00698\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ (ADC\_REG\_InitStruct-\/>SequencerDiscont\ ==\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00700}00700\ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ this\ function):\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00701}00701\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ instance\ must\ be\ disabled.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00702}00702\ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_IsEnabled(ADCx)\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00703}00703\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00704}00704\ \ \ \ \ \textcolor{comment}{/*\ Configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00705}00705\ \ \ \ \ \textcolor{comment}{/*\ \ -\/\ ADC\ group\ regular\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00706}00706\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00707}00707\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ regular\ sequencer\ length\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00708}00708\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ regular\ sequencer\ discontinuous\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00709}00709\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ regular\ continuous\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00710}00710\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ regular\ conversion\ data\ transfer:\ no\ transfer\ or\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00711}00711\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ transfer\ by\ DMA,\ and\ DMA\ requests\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00712}00712\ \ \ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ trigger\ edge\ is\ set\ when\ starting\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00713}00713\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00714}00714\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Refer\ to\ function\ @ref\ LL\_ADC\_REG\_StartConversionExtTrig().\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00715}00715\ \ \ \ \ \textcolor{keywordflow}{if}\ (ADC\_REG\_InitStruct-\/>SequencerLength\ !=\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00716}00716\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00717}00717\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00718}00718\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00719}00719\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00720}00720\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00721}00721\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_InitStruct-\/>SequencerDiscont}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00722}00722\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00723}00723\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00724}00724\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00725}00725\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00726}00726\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00727}00727\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\_CR1\_DISCEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00728}00728\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\_CR1\_DISCNUM}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00729}00729\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00730}00730\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00731}00731\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00732}00732\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00733}00733\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00734}00734\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00735}00735\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00736}00736\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\_CR2\_EXTEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00737}00737\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\_CR2\_CONT}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00738}00738\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\_CR2\_DMA}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00739}00739\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\_CR2\_DDS}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00740}00740\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00741}00741\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_REG\_InitStruct-\/>TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\_CR2\_EXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00742}00742\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_REG\_InitStruct-\/>ContinuousMode}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00743}00743\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_REG\_InitStruct-\/>DMATransfer}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00744}00744\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00746}00746\ \ \ \ \ \textcolor{comment}{/*\ Set\ ADC\ group\ regular\ sequencer\ length\ and\ scan\ direction\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00747}00747\ \ \ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ this\ function):\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00748}00748\ \ \ \ \ \textcolor{comment}{/*\ Note:\ If\ ADC\ instance\ feature\ scan\ mode\ is\ disabled\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00749}00749\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ (refer\ to\ \ ADC\ instance\ initialization\ structure\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00750}00750\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ parameter\ @ref\ SequencersScanMode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00751}00751\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ or\ function\ @ref\ LL\_ADC\_SetSequencersScanMode()\ ),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00752}00752\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ this\ parameter\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00753}00753\ \ \ \ \ LL\_ADC\_REG\_SetSequencerLength(ADCx,\ ADC\_REG\_InitStruct-\/>SequencerLength);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00754}00754\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00755}00755\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00756}00756\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00757}00757\ \ \ \ \ \textcolor{comment}{/*\ Initialization\ error:\ ADC\ instance\ is\ not\ disabled.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00758}00758\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00759}00759\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00760}00760\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00761}00761\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00769}00769\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *ADC\_REG\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00770}00770\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00771}00771\ \ \ \textcolor{comment}{/*\ Set\ ADC\_REG\_InitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00772}00772\ \ \ \textcolor{comment}{/*\ Set\ fields\ of\ ADC\ group\ regular\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00773}00773\ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ trigger\ edge\ is\ set\ when\ starting\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00774}00774\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00775}00775\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Refer\ to\ function\ @ref\ LL\_ADC\_REG\_StartConversionExtTrig().\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00776}00776\ \ \ ADC\_REG\_InitStruct-\/>TriggerSource\ \ \ \ =\ LL\_ADC\_REG\_TRIG\_SOFTWARE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00777}00777\ \ \ ADC\_REG\_InitStruct-\/>SequencerLength\ \ =\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00778}00778\ \ \ ADC\_REG\_InitStruct-\/>SequencerDiscont\ =\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00779}00779\ \ \ ADC\_REG\_InitStruct-\/>ContinuousMode\ \ \ =\ LL\_ADC\_REG\_CONV\_SINGLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00780}00780\ \ \ ADC\_REG\_InitStruct-\/>DMATransfer\ \ \ \ \ \ =\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00781}00781\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00815}00815\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00816}00816\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00817}00817\ \ \ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8}{SUCCESS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00819}00819\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00820}00820\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\_ADC\_ALL\_INSTANCE}}(ADCx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00821}00821\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_INJ\_TRIG\_SOURCE(ADC\_INJ\_InitStruct-\/>TriggerSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00822}00822\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_INJ\_SEQ\_SCAN\_LENGTH(ADC\_INJ\_InitStruct-\/>SequencerLength));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00823}00823\ \ \ \textcolor{keywordflow}{if}\ (ADC\_INJ\_InitStruct-\/>SequencerLength\ !=\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00824}00824\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00825}00825\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_INJ\_SEQ\_SCAN\_DISCONT\_MODE(ADC\_INJ\_InitStruct-\/>SequencerDiscont));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00826}00826\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00827}00827\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_LL\_ADC\_INJ\_TRIG\_AUTO(ADC\_INJ\_InitStruct-\/>TrigAuto));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00828}00828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00829}00829\ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ this\ function):\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00830}00830\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ instance\ must\ be\ disabled.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00831}00831\ \ \ \textcolor{keywordflow}{if}\ (LL\_ADC\_IsEnabled(ADCx)\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00832}00832\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00833}00833\ \ \ \ \ \textcolor{comment}{/*\ Configuration\ of\ ADC\ hierarchical\ scope:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00834}00834\ \ \ \ \ \textcolor{comment}{/*\ \ -\/\ ADC\ group\ injected\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00835}00835\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00836}00836\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ injected\ sequencer\ length\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00837}00837\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ injected\ sequencer\ discontinuous\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00838}00838\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ -\/\ Set\ ADC\ group\ injected\ conversion\ trigger:\ independent\ or\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00839}00839\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ from\ ADC\ group\ regular\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00840}00840\ \ \ \ \ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ ADC\ trigger\ edge\ is\ set\ when\ starting\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00841}00841\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ ADC\ conversion.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00842}00842\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ Refer\ to\ function\ @ref\ LL\_ADC\_INJ\_StartConversionExtTrig().\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00843}00843\ \ \ \ \ \textcolor{keywordflow}{if}\ (ADC\_INJ\_InitStruct-\/>SequencerLength\ !=\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00844}00844\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00845}00845\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00846}00846\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00847}00847\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00848}00848\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00849}00849\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_InitStruct-\/>SequencerDiscont}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00850}00850\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_InitStruct-\/>TrigAuto}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00851}00851\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00852}00852\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00853}00853\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00854}00854\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00855}00855\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00856}00856\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\_CR1\_JDISCEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00857}00857\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\_CR1\_JAUTO}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00858}00858\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00859}00859\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00860}00860\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_InitStruct-\/>TrigAuto}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00861}00861\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00862}00862\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00864}00864\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00865}00865\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00866}00866\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\_CR2\_JEXTEN}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00867}00867\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00868}00868\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_INJ\_InitStruct-\/>TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\_CR2\_JEXTSEL}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00869}00869\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00871}00871\ \ \ \ \ \textcolor{comment}{/*\ Note:\ Hardware\ constraint\ (refer\ to\ description\ of\ this\ function):\ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00872}00872\ \ \ \ \ \textcolor{comment}{/*\ Note:\ If\ ADC\ instance\ feature\ scan\ mode\ is\ disabled\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00873}00873\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ (refer\ to\ \ ADC\ instance\ initialization\ structure\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00874}00874\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ parameter\ @ref\ SequencersScanMode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00875}00875\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ or\ function\ @ref\ LL\_ADC\_SetSequencersScanMode()\ ),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00876}00876\ \ \ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ this\ parameter\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00877}00877\ \ \ \ \ LL\_ADC\_INJ\_SetSequencerLength(ADCx,\ ADC\_INJ\_InitStruct-\/>SequencerLength);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00878}00878\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00879}00879\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00880}00880\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00881}00881\ \ \ \ \ \textcolor{comment}{/*\ Initialization\ error:\ ADC\ instance\ is\ not\ disabled.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00882}00882\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{group___exported__types_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90}{ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00883}00883\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00884}00884\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00885}00885\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00886}00886\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00893}00893\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *ADC\_INJ\_InitStruct)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00894}00894\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00895}00895\ \ \ \textcolor{comment}{/*\ Set\ ADC\_INJ\_InitStruct\ fields\ to\ default\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00896}00896\ \ \ \textcolor{comment}{/*\ Set\ fields\ of\ ADC\ group\ injected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00897}00897\ \ \ ADC\_INJ\_InitStruct-\/>TriggerSource\ \ \ \ =\ LL\_ADC\_INJ\_TRIG\_SOFTWARE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00898}00898\ \ \ ADC\_INJ\_InitStruct-\/>SequencerLength\ \ =\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00899}00899\ \ \ ADC\_INJ\_InitStruct-\/>SequencerDiscont\ =\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00900}00900\ \ \ ADC\_INJ\_InitStruct-\/>TrigAuto\ \ \ \ \ \ \ \ \ =\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00901}00901\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00906}00906\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00910}00910\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00915}00915\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00916}00916\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00920}00920\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00921}00921\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__adc_8c_source_l00922}00922\ }

\end{DoxyCode}
