# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_mark_mask_V.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_mux_104_6g8j.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_buddy_trebkb.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_group_tredEe.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/log_2_64bit.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_group_trecud.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_addr_treefYi.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/d00b/hdl/verilog/Ext_HTA_shift_coneOg.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/ip/design_1_Ext_HTA_0_0/sim/design_1_Ext_HTA_0_0.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_extrakbM.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_groupg8j.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_heap_cud.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_mux_4lbW.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_mark_jbC.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_mux_4ncg.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_shiftibs.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_mux_4mb6.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_maintbkb.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_mux_4ocq.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/cb23/hdl/verilog/Ext_KWTA32k_grouphbi.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/ip/design_1_Ext_KWTA32k_0_0/sim/design_1_Ext_KWTA32k_0_0.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_addbkb.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_size.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_malloc_1_s.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_cmd.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/HLS_free_1_s.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/6085/hdl/verilog/acc32kmau_req_list.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.ip_user_files/bd/design_1/ip/design_1_acc32kmau_0_0/sim/design_1_acc32kmau_0_0.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"
verilog xil_defaultlib  "../../../test32kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../test32kmau.srcs/sources_1/bd/design_1/ipshared/9c7f"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
