set_location IN_MUX_bfv_6_1_0_ 6 1 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_3_0_ 6 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_6_4_0_ 6 4 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_8_2_0_ 8 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_8_3_0_ 8 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_4_0_ 11 4 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_5_0_ 11 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_12_5_0_ 12 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_12_6_0_ 12 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_9_14_0_ 9 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_9_15_0_ 9 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_9_16_0_ 9 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_12_12_0_ 12 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_12_13_0_ 12 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_12_14_0_ 12 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_11_0_ 1 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_12_0_ 1 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_8_0_ 2 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_9_0_ 2 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_13_0_ 2 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_14_0_ 2 14 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_15_0_ 1 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_16_0_ 1 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_4_15_0_ 4 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_4_16_0_ 4 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_13_0_ 1 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_14_0_ 1 14 0 #ICE_CARRY_IN_MUX
set_location GENERIC_FIFO_1.add_676_8_THRU_CRY_0 4 15 7 #SB_CARRY
set_location CONSTANT_ONE_LUT4 4 7 1 #SB_LUT4
set_location GENERIC_FIFO_1.n1392_THRU_LUT4_0 4 16 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_i1_THRU_LUT4_0 1 10 0 #SB_LUT4
set_location Inst_eia232.Inst_prescaler.i5470_2_lut_Inst_eia232.Inst_prescaler.scaled_28_REP_LUT4_0 5 6 7 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i7_THRU_LUT4_0 11 15 1 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i6_THRU_LUT4_0 7 15 7 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i5_THRU_LUT4_0 7 15 5 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i4_THRU_LUT4_0 5 16 5 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i3_THRU_LUT4_0 7 15 4 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i2_THRU_LUT4_0 7 15 1 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i1_THRU_LUT4_0 5 13 0 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i0_THRU_LUT4_0 5 16 7 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i7_THRU_LUT4_0 7 16 7 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i6_THRU_LUT4_0 7 16 4 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i5_THRU_LUT4_0 7 16 5 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i4_THRU_LUT4_0 6 16 6 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i3_THRU_LUT4_0 7 16 3 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i2_THRU_LUT4_0 7 16 2 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i1_THRU_LUT4_0 7 16 1 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput180_i0_THRU_LUT4_0 7 16 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i7_THRU_LUT4_0 11 15 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i6_THRU_LUT4_0 7 14 5 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i5_THRU_LUT4_0 7 14 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i4_THRU_LUT4_0 5 14 3 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i3_THRU_LUT4_0 6 7 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i2_THRU_LUT4_0 5 11 3 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i1_THRU_LUT4_0 5 11 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input360_i0_THRU_LUT4_0 5 16 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i7_THRU_LUT4_0 6 15 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i6_THRU_LUT4_0 5 16 4 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i5_THRU_LUT4_0 5 16 3 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i4_THRU_LUT4_0 5 16 6 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_demux.output_7__11_THRU_LUT4_0 7 15 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_demux.output_6__12_THRU_LUT4_0 6 13 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_demux.output_5__13_THRU_LUT4_0 7 15 2 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_demux.output_4__14_THRU_LUT4_0 6 15 2 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i9_3_lut_GENERIC_FIFO_1.read_pointer_921__i8_REP_LUT4_0 5 15 7 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i8_3_lut_GENERIC_FIFO_1.read_pointer_921__i7_REP_LUT4_0 5 15 6 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i7_3_lut_GENERIC_FIFO_1.read_pointer_921__i6_REP_LUT4_0 5 15 5 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i6_3_lut_GENERIC_FIFO_1.read_pointer_921__i5_REP_LUT4_0 5 15 4 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i5_3_lut_GENERIC_FIFO_1.read_pointer_921__i4_REP_LUT4_0 5 15 3 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i4_3_lut_GENERIC_FIFO_1.read_pointer_921__i3_REP_LUT4_0 5 14 4 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i3_3_lut_GENERIC_FIFO_1.read_pointer_921__i2_REP_LUT4_0 5 15 1 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i2_3_lut_GENERIC_FIFO_1.read_pointer_921__i1_REP_LUT4_0 5 15 0 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i1_3_lut_GENERIC_FIFO_1.read_pointer_921__i0_REP_LUT4_0 4 7 7 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i10_3_lut_GENERIC_FIFO_1.read_pointer_921__i9_REP_LUT4_0 4 16 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.state_i1 1 4 1 #SB_DFF
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i3 2 6 6 #SB_DFF
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i2 2 7 0 #SB_DFF
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i1 2 6 4 #SB_DFF
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i0 7 6 7 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i7 2 7 7 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i6 2 6 3 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i3 2 6 2 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i2 2 6 1 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i1 2 6 0 #SB_DFF
set_location Inst_eia232.Inst_transmitter.byteDone_81 1 4 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i1 5 6 2 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i19 11 10 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i18 11 10 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i17 11 10 2 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i1 7 7 1 #SB_DFF
set_location testcnt_i_917_add_4_9_lut 6 1 7 #SB_LUT4
set_location testcnt_i_917_add_4_8_lut 6 1 6 #SB_LUT4
set_location testcnt_i_917_add_4_8 6 1 6 #SB_CARRY
set_location testcnt_i_917_add_4_7_lut 6 1 5 #SB_LUT4
set_location testcnt_i_917_add_4_7 6 1 5 #SB_CARRY
set_location testcnt_i_917_add_4_6_lut 6 1 4 #SB_LUT4
set_location testcnt_i_917_add_4_6 6 1 4 #SB_CARRY
set_location testcnt_i_917_add_4_5_lut 6 1 3 #SB_LUT4
set_location testcnt_i_917_add_4_5 6 1 3 #SB_CARRY
set_location testcnt_i_917_add_4_4_lut 6 1 2 #SB_LUT4
set_location testcnt_i_917_add_4_4 6 1 2 #SB_CARRY
set_location testcnt_i_917_add_4_3_lut 6 1 1 #SB_LUT4
set_location testcnt_i_917_add_4_3 6 1 1 #SB_CARRY
set_location testcnt_i_917_add_4_2_lut 6 1 0 #SB_LUT4
set_location testcnt_i_917_add_4_2 6 1 0 #SB_CARRY
set_location testcnt_i_917__i8 6 1 7 #SB_DFF
set_location testcnt_i_917__i7 6 1 6 #SB_DFF
set_location testcnt_i_917__i6 6 1 5 #SB_DFF
set_location testcnt_i_917__i5 6 1 4 #SB_DFF
set_location testcnt_i_917__i4 6 1 3 #SB_DFF
set_location testcnt_i_917__i3 6 1 2 #SB_DFF
set_location testcnt_i_917__i2 6 1 1 #SB_DFF
set_location testcnt_i_917__i1 6 1 0 #SB_DFF
set_location i936_3_lut 1 6 3 #SB_LUT4
set_location i7565_3_lut 2 5 0 #SB_LUT4
set_location i3988_3_lut 8 7 5 #SB_LUT4
set_location i3987_3_lut 7 6 4 #SB_LUT4
set_location i3986_3_lut 5 7 5 #SB_LUT4
set_location i3985_3_lut 7 7 5 #SB_LUT4
set_location i3984_3_lut 6 8 1 #SB_LUT4
set_location i3983_3_lut 7 8 2 #SB_LUT4
set_location i3982_3_lut 8 8 3 #SB_LUT4
set_location i3981_3_lut 9 8 4 #SB_LUT4
set_location i3980_3_lut 7 6 1 #SB_LUT4
set_location i3979_3_lut 9 4 5 #SB_LUT4
set_location i3978_3_lut 9 8 3 #SB_LUT4
set_location i3977_3_lut 8 4 4 #SB_LUT4
set_location i3976_3_lut 7 4 6 #SB_LUT4
set_location i3975_3_lut 7 4 7 #SB_LUT4
set_location i3974_3_lut 8 7 4 #SB_LUT4
set_location i3973_3_lut 6 2 0 #SB_LUT4
set_location i3972_3_lut 6 6 5 #SB_LUT4
set_location i3971_3_lut 6 6 3 #SB_LUT4
set_location i3970_3_lut 7 4 2 #SB_LUT4
set_location i3969_3_lut 6 7 6 #SB_LUT4
set_location i3968_3_lut 6 2 5 #SB_LUT4
set_location i3967_3_lut 6 2 2 #SB_LUT4
set_location i3966_3_lut 6 2 1 #SB_LUT4
set_location i3965_3_lut 7 4 5 #SB_LUT4
set_location i3964_3_lut 7 4 0 #SB_LUT4
set_location i3963_3_lut 9 8 1 #SB_LUT4
set_location i3962_3_lut 11 7 0 #SB_LUT4
set_location i3961_3_lut 8 4 7 #SB_LUT4
set_location i3960_3_lut 11 9 7 #SB_LUT4
set_location i3958_3_lut 11 8 7 #SB_LUT4
set_location i3957_3_lut 6 6 1 #SB_LUT4
set_location i3956_3_lut 6 6 0 #SB_LUT4
set_location i3955_3_lut 7 6 5 #SB_LUT4
set_location i3954_3_lut 6 6 2 #SB_LUT4
set_location i3953_3_lut 6 6 4 #SB_LUT4
set_location i3952_3_lut 8 6 7 #SB_LUT4
set_location i3951_3_lut 8 6 3 #SB_LUT4
set_location i3949_3_lut 12 10 2 #SB_LUT4
set_location i3948_3_lut 6 10 6 #SB_LUT4
set_location i3947_3_lut 5 7 2 #SB_LUT4
set_location i3946_3_lut 7 8 3 #SB_LUT4
set_location i3945_3_lut 7 9 4 #SB_LUT4
set_location i3944_3_lut 6 7 5 #SB_LUT4
set_location i3943_3_lut 8 6 0 #SB_LUT4
set_location i3942_3_lut 12 8 7 #SB_LUT4
set_location i3941_3_lut 8 6 5 #SB_LUT4
set_location i3940_3_lut 8 5 1 #SB_LUT4
set_location i3939_3_lut 9 4 4 #SB_LUT4
set_location i3938_3_lut 9 6 5 #SB_LUT4
set_location i3937_3_lut 8 4 3 #SB_LUT4
set_location i3936_3_lut 7 4 3 #SB_LUT4
set_location i3935_3_lut 8 5 5 #SB_LUT4
set_location i3934_3_lut 8 5 7 #SB_LUT4
set_location i3933_3_lut 8 4 2 #SB_LUT4
set_location i3932_3_lut 8 9 7 #SB_LUT4
set_location i3931_3_lut 8 4 5 #SB_LUT4
set_location i3930_3_lut 9 6 1 #SB_LUT4
set_location i3929_3_lut 6 2 6 #SB_LUT4
set_location i3928_3_lut 6 2 4 #SB_LUT4
set_location i3927_3_lut 6 2 3 #SB_LUT4
set_location i3926_3_lut 7 12 3 #SB_LUT4
set_location i3925_3_lut 7 7 3 #SB_LUT4
set_location i3924_3_lut 7 12 2 #SB_LUT4
set_location i3923_3_lut 8 12 4 #SB_LUT4
set_location i3922_3_lut 9 9 3 #SB_LUT4
set_location i3921_3_lut 9 11 5 #SB_LUT4
set_location i3920_3_lut 8 12 6 #SB_LUT4
set_location i3919_3_lut 4 7 2 #SB_LUT4
set_location i3918_3_lut 8 7 1 #SB_LUT4
set_location i3917_3_lut 8 7 3 #SB_LUT4
set_location i3916_3_lut 9 11 7 #SB_LUT4
set_location i3915_3_lut 9 9 4 #SB_LUT4
set_location i3914_3_lut 9 11 3 #SB_LUT4
set_location i3912_3_lut 8 12 1 #SB_LUT4
set_location i3911_3_lut 2 6 7 #SB_LUT4
set_location i3910_3_lut 2 7 1 #SB_LUT4
set_location i3909_3_lut 2 6 5 #SB_LUT4
set_location i3907_3_lut 11 7 7 #SB_LUT4
set_location i3906_3_lut 5 10 3 #SB_LUT4
set_location i3905_3_lut 6 8 2 #SB_LUT4
set_location i3904_3_lut 6 7 2 #SB_LUT4
set_location i3903_3_lut 6 8 4 #SB_LUT4
set_location i3902_3_lut 6 10 7 #SB_LUT4
set_location i3901_3_lut 9 6 0 #SB_LUT4
set_location i3900_3_lut 9 8 5 #SB_LUT4
set_location i3899_3_lut 11 7 4 #SB_LUT4
set_location i3898_3_lut 11 8 4 #SB_LUT4
set_location i3897_3_lut 7 7 4 #SB_LUT4
set_location i3896_3_lut 8 5 3 #SB_LUT4
set_location i3895_3_lut 7 4 1 #SB_LUT4
set_location i3894_3_lut 8 7 0 #SB_LUT4
set_location i3893_3_lut 9 6 4 #SB_LUT4
set_location i3892_3_lut 7 6 3 #SB_LUT4
set_location i3891_3_lut 8 5 6 #SB_LUT4
set_location i3890_3_lut 9 4 6 #SB_LUT4
set_location i3889_3_lut 9 4 1 #SB_LUT4
set_location i3888_3_lut 9 6 6 #SB_LUT4
set_location i3887_3_lut 9 4 3 #SB_LUT4
set_location i3886_3_lut 9 4 7 #SB_LUT4
set_location i3885_3_lut 11 2 7 #SB_LUT4
set_location i3884_3_lut 5 11 5 #SB_LUT4
set_location i3883_3_lut 12 8 3 #SB_LUT4
set_location i3882_3_lut 6 8 6 #SB_LUT4
set_location i3881_3_lut 6 10 3 #SB_LUT4
set_location i3880_3_lut 9 9 5 #SB_LUT4
set_location i3879_3_lut 11 8 2 #SB_LUT4
set_location i3878_3_lut 7 9 2 #SB_LUT4
set_location i3877_3_lut 5 13 2 #SB_LUT4
set_location i3876_3_lut 7 9 1 #SB_LUT4
set_location i3875_3_lut 6 10 1 #SB_LUT4
set_location i3874_3_lut 6 13 7 #SB_LUT4
set_location i3873_3_lut 6 8 3 #SB_LUT4
set_location i3872_3_lut 5 13 6 #SB_LUT4
set_location i3871_3_lut 6 10 4 #SB_LUT4
set_location i3869_3_lut 5 10 4 #SB_LUT4
set_location i3868_3_lut 5 10 6 #SB_LUT4
set_location i3867_3_lut 7 7 6 #SB_LUT4
set_location i3866_3_lut 8 8 7 #SB_LUT4
set_location i3865_3_lut 7 9 0 #SB_LUT4
set_location i3864_3_lut 7 10 7 #SB_LUT4
set_location i3863_3_lut 11 8 0 #SB_LUT4
set_location i3862_3_lut 12 8 1 #SB_LUT4
set_location i3861_3_lut 12 8 6 #SB_LUT4
set_location i3860_3_lut 9 6 7 #SB_LUT4
set_location i3859_3_lut 7 7 2 #SB_LUT4
set_location i3858_3_lut 12 8 4 #SB_LUT4
set_location i3857_3_lut 11 8 3 #SB_LUT4
set_location i3856_3_lut 8 5 2 #SB_LUT4
set_location i3855_3_lut 9 6 3 #SB_LUT4
set_location i3854_3_lut 8 6 1 #SB_LUT4
set_location i3853_3_lut 8 6 2 #SB_LUT4
set_location i3852_3_lut 11 7 5 #SB_LUT4
set_location i3851_3_lut 11 7 1 #SB_LUT4
set_location i3850_3_lut 11 8 5 #SB_LUT4
set_location i3849_3_lut 8 5 0 #SB_LUT4
set_location i3848_3_lut 8 4 6 #SB_LUT4
set_location i3847_3_lut 12 8 0 #SB_LUT4
set_location i3846_3_lut 5 14 0 #SB_LUT4
set_location i3845_3_lut 5 11 4 #SB_LUT4
set_location i3844_3_lut 5 10 5 #SB_LUT4
set_location i3843_3_lut 5 13 3 #SB_LUT4
set_location i3842_3_lut 5 7 0 #SB_LUT4
set_location i3841_3_lut 5 10 2 #SB_LUT4
set_location i3838_3_lut 6 8 7 #SB_LUT4
set_location i3778_3_lut 5 11 0 #SB_LUT4
set_location i3777_3_lut 5 11 2 #SB_LUT4
set_location i3776_3_lut 2 7 4 #SB_LUT4
set_location i3775_3_lut 5 11 7 #SB_LUT4
set_location i3774_3_lut 5 7 1 #SB_LUT4
set_location i3773_3_lut 5 11 6 #SB_LUT4
set_location i3772_3_lut 6 7 3 #SB_LUT4
set_location i3771_3_lut 11 9 5 #SB_LUT4
set_location i3770_3_lut 7 10 6 #SB_LUT4
set_location i3769_3_lut 8 12 2 #SB_LUT4
set_location i3768_3_lut 7 10 3 #SB_LUT4
set_location i3767_3_lut 11 10 7 #SB_LUT4
set_location i3766_3_lut 9 11 1 #SB_LUT4
set_location i3765_3_lut 8 6 4 #SB_LUT4
set_location i3764_3_lut 7 14 6 #SB_LUT4
set_location i3763_3_lut 7 14 3 #SB_LUT4
set_location i3762_3_lut 8 7 7 #SB_LUT4
set_location i3761_3_lut 8 7 2 #SB_LUT4
set_location i3760_3_lut 11 7 2 #SB_LUT4
set_location i3759_3_lut 7 8 7 #SB_LUT4
set_location i3758_3_lut 9 4 2 #SB_LUT4
set_location i3757_3_lut 7 9 3 #SB_LUT4
set_location i3756_3_lut 7 7 7 #SB_LUT4
set_location i3755_3_lut 5 13 4 #SB_LUT4
set_location i3754_3_lut 11 8 6 #SB_LUT4
set_location i3753_3_lut 11 15 2 #SB_LUT4
set_location i3752_3_lut 6 13 1 #SB_LUT4
set_location i3751_3_lut 9 11 2 #SB_LUT4
set_location i3750_3_lut 9 11 0 #SB_LUT4
set_location i3749_3_lut 11 9 2 #SB_LUT4
set_location i3748_3_lut 11 7 6 #SB_LUT4
set_location i3746_3_lut 11 8 1 #SB_LUT4
set_location i3745_3_lut 12 10 4 #SB_LUT4
set_location i3744_3_lut 8 8 5 #SB_LUT4
set_location i3743_3_lut 8 7 6 #SB_LUT4
set_location i3742_3_lut 9 8 7 #SB_LUT4
set_location i3741_3_lut 7 8 0 #SB_LUT4
set_location i3740_3_lut 9 11 4 #SB_LUT4
set_location i3739_3_lut 9 9 2 #SB_LUT4
set_location i3738_3_lut 7 10 4 #SB_LUT4
set_location i3737_3_lut 8 9 0 #SB_LUT4
set_location i3736_3_lut 9 9 6 #SB_LUT4
set_location i3735_3_lut 8 9 1 #SB_LUT4
set_location i3734_3_lut 12 8 5 #SB_LUT4
set_location i3733_3_lut 6 7 7 #SB_LUT4
set_location i3731_3_lut 8 9 4 #SB_LUT4
set_location i3730_3_lut 8 9 6 #SB_LUT4
set_location i3729_3_lut 7 10 1 #SB_LUT4
set_location i3728_3_lut 9 11 6 #SB_LUT4
set_location i3727_3_lut 8 9 3 #SB_LUT4
set_location i3726_3_lut 7 10 0 #SB_LUT4
set_location i3725_3_lut 11 9 1 #SB_LUT4
set_location i3724_3_lut 7 10 5 #SB_LUT4
set_location i3723_3_lut 7 10 2 #SB_LUT4
set_location i3722_3_lut 6 10 2 #SB_LUT4
set_location i3721_3_lut 9 9 7 #SB_LUT4
set_location i3720_3_lut 11 10 5 #SB_LUT4
set_location i3716_3_lut 8 9 5 #SB_LUT4
set_location i3710_3_lut_4_lut 5 13 5 #SB_LUT4
set_location i3709_3_lut_4_lut 7 14 2 #SB_LUT4
set_location i3708_3_lut_4_lut 6 15 5 #SB_LUT4
set_location i3707_3_lut_4_lut 6 15 1 #SB_LUT4
set_location i3706_3_lut_4_lut 7 12 6 #SB_LUT4
set_location i3705_3_lut_4_lut 6 13 3 #SB_LUT4
set_location i3704_3_lut_4_lut 8 12 7 #SB_LUT4
set_location i3703_3_lut_4_lut 2 2 7 #SB_LUT4
set_location i3702_3_lut_4_lut 1 4 5 #SB_LUT4
set_location i3701_3_lut_4_lut 1 4 6 #SB_LUT4
set_location i3700_3_lut_4_lut 2 2 3 #SB_LUT4
set_location i3695_3_lut_4_lut 2 2 2 #SB_LUT4
set_location i3694_3_lut_4_lut 2 2 4 #SB_LUT4
set_location i3693_3_lut_4_lut 2 2 5 #SB_LUT4
set_location i3692_3_lut_4_lut 2 2 1 #SB_LUT4
set_location i3685_3_lut 6 10 0 #SB_LUT4
set_location i3684_3_lut 4 7 5 #SB_LUT4
set_location i3683_3_lut 7 9 7 #SB_LUT4
set_location i3652_3_lut 6 7 4 #SB_LUT4
set_location i3651_3_lut 12 9 7 #SB_LUT4
set_location i3647_3_lut 8 6 6 #SB_LUT4
set_location i3646_3_lut 11 2 6 #SB_LUT4
set_location i3645_3_lut 11 10 3 #SB_LUT4
set_location i3644_3_lut 7 12 5 #SB_LUT4
set_location i3642_3_lut 7 6 6 #SB_LUT4
set_location i3641_3_lut 11 2 5 #SB_LUT4
set_location i3640_3_lut 6 7 0 #SB_LUT4
set_location i3639_3_lut 5 10 1 #SB_LUT4
set_location i3638_3_lut 11 7 3 #SB_LUT4
set_location i3634_3_lut 4 7 3 #SB_LUT4
set_location i3630_3_lut 7 8 1 #SB_LUT4
set_location i3629_3_lut 7 14 7 #SB_LUT4
set_location i3628_3_lut 12 10 1 #SB_LUT4
set_location i3621_3_lut 9 8 2 #SB_LUT4
set_location i3616_3_lut_4_lut 8 12 3 #SB_LUT4
set_location i20_4_lut 1 4 1 #SB_LUT4
set_location i1_4_lut_adj_130 2 4 2 #SB_LUT4
set_location i1_4_lut 2 4 5 #SB_LUT4
set_location i1_3_lut_4_lut 1 4 2 #SB_LUT4
set_location i1_2_lut_3_lut 1 6 7 #SB_LUT4
set_location i14_4_lut 1 4 7 #SB_LUT4
set_location i12_4_lut_adj_150 11 9 3 #SB_LUT4
set_location i12_4_lut_adj_149 4 7 0 #SB_LUT4
set_location i12_4_lut_adj_148 6 6 6 #SB_LUT4
set_location i12_4_lut_adj_147 6 6 7 #SB_LUT4
set_location i12_4_lut_adj_146 11 10 1 #SB_LUT4
set_location i12_4_lut_adj_145 9 9 1 #SB_LUT4
set_location i12_4_lut_adj_144 6 10 5 #SB_LUT4
set_location i12_4_lut_adj_143 6 8 5 #SB_LUT4
set_location i12_4_lut_adj_142 8 8 1 #SB_LUT4
set_location i12_4_lut_adj_141 7 7 0 #SB_LUT4
set_location i12_4_lut_adj_140 7 8 5 #SB_LUT4
set_location i12_4_lut_adj_139 8 8 4 #SB_LUT4
set_location i12_4_lut_adj_138 5 6 4 #SB_LUT4
set_location i12_4_lut_adj_137 8 8 6 #SB_LUT4
set_location i12_4_lut_adj_136 8 9 2 #SB_LUT4
set_location i12_4_lut_adj_135 11 10 4 #SB_LUT4
set_location i12_4_lut_adj_134 5 7 6 #SB_LUT4
set_location i12_4_lut_adj_133 6 2 7 #SB_LUT4
set_location i12_4_lut_adj_132 7 9 6 #SB_LUT4
set_location i12_4_lut_adj_131 11 10 2 #SB_LUT4
set_location i12_4_lut_adj_129 9 9 0 #SB_LUT4
set_location i12_4_lut_adj_128 7 6 0 #SB_LUT4
set_location i12_4_lut_adj_127 8 4 1 #SB_LUT4
set_location i12_4_lut_adj_126 5 6 6 #SB_LUT4
set_location i12_4_lut_adj_125 8 8 2 #SB_LUT4
set_location i12_4_lut_adj_124 11 10 0 #SB_LUT4
set_location i12_4_lut_adj_123 7 4 4 #SB_LUT4
set_location i12_4_lut 12 8 2 #SB_LUT4
set_location GND -1 -1 -1 #GND
set_location Inst_eia232.xon_33 4 4 1 #SB_DFFSR
set_location Inst_eia232.xoff_34 4 4 5 #SB_DFFSR
set_location Inst_eia232.id_32 4 5 1 #SB_DFFSR
set_location Inst_eia232.i5466_2_lut_4_lut 5 1 4 #SB_LUT4
set_location Inst_eia232.disabledGroupsReg_i0_i3 2 6 7 #SB_DFF
set_location Inst_eia232.disabledGroupsReg_i0_i2 2 7 1 #SB_DFF
set_location Inst_eia232.disabledGroupsReg_i0_i1 2 6 5 #SB_DFF
set_location Inst_eia232.disabledGroupsReg_i0_i0 7 6 6 #SB_DFF
set_location Inst_eia232.Inst_transmitter.writeByte_83 1 4 2 #SB_DFF
set_location Inst_eia232.Inst_transmitter.txBuffer_i9 1 3 7 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i8 1 3 6 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i7 1 3 0 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i6 1 3 1 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i5 1 3 2 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i4 1 3 3 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i3 1 3 4 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i2 1 3 5 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.txBuffer_i10 1 4 3 #SB_DFF
set_location Inst_eia232.Inst_transmitter.txBuffer_i1 1 10 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i8_3_lut 1 3 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i6_3_lut 1 3 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i5_3_lut 1 3 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i4_3_lut 1 3 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i3_3_lut 1 3 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i2_3_lut 1 3 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.state_i0 1 4 4 #SB_DFF
set_location Inst_eia232.Inst_transmitter.paused_91 1 1 0 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.mux_650_i7_3_lut 2 2 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i938_2_lut 4 14 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7639_4_lut 2 7 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7618_2_lut 2 1 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7615_4_lut 2 9 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7569_2_lut 2 4 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7548_2_lut 2 4 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7532_2_lut 2 3 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7530_2_lut 2 3 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i7274_2_lut 1 7 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5585_2_lut 1 6 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5581_2_lut 2 5 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5542_2_lut 1 9 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5541_2_lut 1 9 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5539_2_lut 2 4 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i5477_2_lut 1 9 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4737_3_lut 1 3 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4735_3_lut 1 3 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4730_4_lut 2 7 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4059_4_lut_4_lut 7 6 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4030_4_lut_4_lut 2 7 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i4027_4_lut_4_lut 2 6 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i361_2_lut 4 11 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i3560_2_lut_3_lut 1 7 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i3553_2_lut 4 11 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i3105_2_lut 2 4 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i3103_2_lut 4 11 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i3070_1_lut 1 1 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2_4_lut_adj_115 1 6 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2_4_lut 1 6 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2_3_lut_adj_116 4 11 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2_3_lut 2 5 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2536_4_lut 2 4 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2531_4_lut 2 3 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2524_4_lut 2 3 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2519_4_lut 2 4 7 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2506_3_lut 2 3 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2505_3_lut 2 3 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2445_4_lut 2 3 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i2444_3_lut 2 3 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i20_3_lut_3_lut_4_lut 2 2 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_113 2 6 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_112 2 6 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_111 2 6 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_110 2 6 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut 2 6 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_4_lut 1 4 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_3_lut_adj_117 1 4 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_3_lut 2 5 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_2_lut_adj_114 4 4 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_adj_118 1 4 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_4_lut 1 7 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut 4 11 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1_2_lut 4 11 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1623_2_lut_3_lut 1 5 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1529_2_lut 1 8 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1528_2_lut 1 2 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1206_3_lut 1 5 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1201_rep_51_2_lut 2 5 4 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1199_2_lut 1 5 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1185_3_lut_4_lut 1 7 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1178_2_lut_3_lut_4_lut 1 7 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1171_2_lut_3_lut 1 7 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1166_2_lut 1 7 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1164_2_lut 1 7 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1149_3_lut_4_lut 1 6 0 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1142_2_lut_3_lut 1 6 1 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.i1135_2_lut 1 6 6 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.disabled_90 2 5 5 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.dataBuffer_i8 2 1 0 #SB_DFFE
set_location Inst_eia232.Inst_transmitter.dataBuffer_i5 1 9 2 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.dataBuffer_i4 1 9 1 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.dataBuffer_i30 2 2 7 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i28 1 4 5 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i25 1 4 6 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i24 2 2 3 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i22 2 2 2 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i19 2 2 4 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i18 2 2 5 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i14 2 2 1 #SB_DFF
set_location Inst_eia232.Inst_transmitter.dataBuffer_i0 1 9 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.counter__i4 1 7 2 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.counter__i3 1 7 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.counter__i2 1 7 5 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.counter__i1 1 7 3 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.counter__i0 1 8 0 #SB_DFFSR
set_location Inst_eia232.Inst_transmitter.bytes_i2 1 5 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bytes_i1 1 5 2 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bytes_i0 1 5 1 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i7_4_lut 2 5 5 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i3_3_lut 2 5 2 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i1_3_lut 2 5 3 #SB_LUT4
set_location Inst_eia232.Inst_transmitter.byte__i7 2 7 3 #SB_DFF
set_location Inst_eia232.Inst_transmitter.byte__i6 2 3 5 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.byte__i5 2 9 6 #SB_DFF
set_location Inst_eia232.Inst_transmitter.byte__i4 2 4 7 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.byte__i3 2 3 3 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.byte__i2 2 3 7 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.byte__i1 2 4 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.byte__i0 2 3 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.busy_87 4 11 0 #SB_DFFSS
set_location Inst_eia232.Inst_transmitter.bits__i3 1 6 0 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bits__i2 1 6 1 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bits__i1 1 6 6 #SB_DFFESR
set_location Inst_eia232.Inst_transmitter.bits__i0 1 2 0 #SB_DFFSR
set_location Inst_eia232.Inst_receiver.state_i2 5 1 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.state_i1 5 1 3 #SB_DFF
set_location Inst_eia232.Inst_receiver.state_i0 5 2 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_2_i7_4_lut 5 1 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_2_i6_4_lut 5 1 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_0_i7_4_lut 5 2 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_0_i3_4_lut 5 2 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.state_1__bdd_4_lut 5 1 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.opcode_i8 4 3 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i7 4 3 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i6 4 3 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i5 4 3 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i4 4 3 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i3 5 6 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.opcode_i2 5 6 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.n9123_bdd_4_lut 5 1 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7653_4_lut 5 2 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7647_3_lut 5 2 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7637_2_lut_3_lut 4 5 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7634_2_lut_3_lut 5 1 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7631_2_lut_4_lut 4 5 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7624_2_lut_3_lut 5 4 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7585_3_lut 6 5 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7571_2_lut 5 5 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7549_4_lut 4 2 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7495_2_lut 4 2 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7493_4_lut 4 1 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7487_2_lut 5 1 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7483_2_lut 5 1 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7481_2_lut_3_lut 5 2 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i7214_2_lut 4 2 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6607_3_lut 5 3 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6600_2_lut_4_lut 5 3 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6596_2_lut_3_lut 5 4 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6593_2_lut_3_lut 5 3 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6586_2_lut 5 3 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i6584_1_lut 5 3 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i5573_3_lut_4_lut 4 2 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i5572_2_lut 4 2 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i5570_3_lut_4_lut 5 3 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i4472_4_lut 5 6 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i4354_3_lut_4_lut 5 7 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i4353_3_lut_4_lut 4 3 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i4338_4_lut 5 2 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i3_4_lut_adj_79 4 1 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i3_4_lut 5 4 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i3313_2_lut 5 5 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i2_4_lut 4 4 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i2_3_lut_adj_99 5 2 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i2_3_lut_adj_86 5 3 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i2_3_lut_4_lut 4 6 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i2_3_lut 5 3 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i25_4_lut 4 2 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i24_4_lut 4 1 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i21_3_lut_3_lut 5 2 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_4_lut 4 2 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_88 4 1 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_84 4 4 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_83 4 4 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_82 4 4 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_81 4 5 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_80 5 5 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_107 5 5 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_104 4 6 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_102 4 6 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_101 4 4 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_100 4 4 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut 4 5 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_96 5 5 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_94 4 4 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_87 4 5 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_85 5 4 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_109 5 6 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_108 4 5 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_98 4 3 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_97 4 3 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_95 4 6 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_106 4 6 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_105 4 6 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_103 4 6 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut 4 5 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut 5 6 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1_2_lut 4 3 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i13_3_lut 4 10 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i132_2_lut 4 6 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_93 5 6 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_92 5 6 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_91 4 3 6 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_90 4 3 7 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_89 4 3 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_4_lut 4 3 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i12_3_lut 4 10 5 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1227_4_lut 4 2 3 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i11_4_lut 7 7 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1120_3_lut 4 1 2 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1113_2_lut_4_lut 4 1 0 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1108_2_lut_3_lut 4 1 1 #SB_LUT4
set_location Inst_eia232.Inst_receiver.i1106_2_lut_3_lut 4 1 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.dataBuf_i9 6 6 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i8 6 6 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i7 4 7 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i6 11 9 3 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i5 5 6 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i4 7 6 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i32 5 7 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i31 4 7 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i30 7 8 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i3 6 2 7 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i29 8 9 2 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i28 8 8 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i27 5 6 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i26 8 8 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i25 7 8 5 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i24 7 7 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i23 8 8 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i22 6 8 5 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i21 6 10 5 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i20 9 9 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i2 5 7 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i16 7 9 6 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i15 11 10 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i14 8 4 1 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i13 9 9 0 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i12 12 8 2 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i11 7 4 4 #SB_DFF
set_location Inst_eia232.Inst_receiver.dataBuf_i10 8 8 2 #SB_DFF
set_location Inst_eia232.Inst_receiver.counter_925__i4 5 3 3 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.counter_925__i3 5 3 0 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.counter_925__i2 5 3 1 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.counter_925__i1 5 3 2 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.counter_925__i0 5 3 6 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.counter_4__I_0_71_i7_2_lut 5 4 4 #SB_LUT4
set_location Inst_eia232.Inst_receiver.bytecount_i2 4 2 3 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.bytecount_i1 4 2 1 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.bytecount_i0 6 5 0 #SB_DFFESR
set_location Inst_eia232.Inst_receiver.bitcount_i3 4 1 2 #SB_DFFSR
set_location Inst_eia232.Inst_receiver.bitcount_i2 4 1 0 #SB_DFFSR
set_location Inst_eia232.Inst_receiver.bitcount_i1 4 1 4 #SB_DFFSR
set_location Inst_eia232.Inst_receiver.bitcount_i0 4 1 3 #SB_DFFSR
set_location Inst_eia232.Inst_prescaler.scaled_28 5 6 7 #SB_DFF
set_location Inst_eia232.Inst_prescaler.i6622_2_lut 2 16 0 #SB_LUT4
set_location Inst_eia232.Inst_prescaler.i6620_1_lut 2 16 1 #SB_LUT4
set_location Inst_eia232.Inst_prescaler.i5470_2_lut 5 5 6 #SB_LUT4
set_location Inst_eia232.Inst_prescaler.counter_922_923__i2 2 16 0 #SB_DFFSR
set_location Inst_eia232.Inst_prescaler.counter_922_923__i1 2 16 1 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i8_4_lut 7 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i7_4_lut 7 2 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i6_4_lut 9 5 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i5_4_lut 11 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i4_4_lut 12 4 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i3_4_lut 11 6 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i2_4_lut 12 7 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i1_4_lut 12 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i7 7 4 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i6 7 4 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i5 9 8 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i4 11 7 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i3 8 4 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i2 11 9 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i1 11 8 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i0 12 9 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i3 9 3 7 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i2 9 3 5 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i1 9 3 1 #SB_DFFS
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i7 7 5 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i6 7 5 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i5 7 5 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i4 7 5 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i3 7 5 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i2 7 5 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i1 7 5 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i0 7 5 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.run_83 9 1 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.n9099_bdd_4_lut 5 8 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.n9093_bdd_4_lut 5 8 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut 5 8 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut 5 8 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i8_3_lut 7 5 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i7_3_lut 7 5 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i6_3_lut 7 5 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i5_3_lut 7 5 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i4_3_lut 7 5 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i3_3_lut 7 5 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i2_3_lut 7 5 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match_84 11 1 0 #SB_DFFESR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_I_0_3_lut 9 4 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_80 9 4 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i7 6 6 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i6 6 6 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i5 7 6 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i4 6 6 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i3 6 6 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i2 8 6 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i1 8 6 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i0 8 6 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i7 7 3 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i6 7 2 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i5 9 5 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i4 11 3 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i3 12 4 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i2 11 6 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i1 12 7 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i0 12 3 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i9_4_lut 7 3 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i890_2_lut_3_lut 9 1 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7667_1_lut_2_lut_3_lut 9 1 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7644_4_lut 9 1 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7564_4_lut 9 1 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i4997_3_lut 9 1 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i4996_3_lut 11 2 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i44_4_lut 9 5 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut_adj_77 11 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut 12 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3607_1_lut 6 5 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3606_1_lut 6 5 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3605_1_lut 9 6 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3604_1_lut 6 5 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3603_1_lut 6 5 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3602_1_lut 9 7 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3601_1_lut 9 7 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3486_1_lut 9 7 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i232_2_lut 9 5 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_adj_75 9 5 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut 9 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_3_lut 9 1 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_76 12 3 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_74 9 5 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut 9 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i18_4_lut 12 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1669_4_lut 9 3 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1667_4_lut 9 3 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1657_4_lut 7 5 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i15_4_lut 7 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i12_4_lut 5 4 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i11_4_lut 5 4 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i11_3_lut 9 1 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i10_4_lut 7 3 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i9 6 4 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i8 6 4 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i7 6 3 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i6 6 3 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i5 6 3 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i4 6 3 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i3 6 3 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i2 6 3 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i15 6 4 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i14 6 4 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i13 6 4 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i12 6 4 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i11 6 4 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i10 6 4 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i1 6 3 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i0 6 3 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i9 6 2 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i8 6 6 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i7 6 6 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i6 7 4 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i5 6 7 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i4 6 2 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i3 6 2 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i25 9 1 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i24 8 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i23 7 6 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i22 5 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i21 7 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i20 6 8 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i2 6 2 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i19 7 8 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i18 8 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i17 9 8 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i16 7 6 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i15 9 4 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i14 9 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i13 8 4 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i12 7 4 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i11 7 4 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i10 8 7 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i1 6 7 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_27__I_0_1_lut 11 1 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut_7706 5 8 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut 5 8 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_9_lut 6 3 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_9 6 3 7 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_8_lut 6 3 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_8 6 3 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_7_lut 6 3 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_7 6 3 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_6_lut 6 3 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_6 6 3 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_5_lut 6 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_5 6 3 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_4_lut 6 3 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_4 6 3 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_3_lut 6 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_3 6 3 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_2_lut 6 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_2 6 3 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_17_lut 6 4 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_16_lut 6 4 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_16 6 4 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_15_lut 6 4 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_15 6 4 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_14_lut 6 4 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_14 6 4 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_13_lut 6 4 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_13 6 4 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_12_lut 6 4 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_12 6 4 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_11_lut 6 4 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_11 6 4 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_10_lut 6 4 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_10 6 4 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i8_4_lut 7 13 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i7_4_lut 9 13 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i6_4_lut 8 14 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i5_4_lut 8 13 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i4_4_lut 11 14 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i3_4_lut 11 13 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i2_4_lut 8 15 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i1_4_lut 11 16 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i7 7 12 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i6 7 7 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i5 7 12 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i4 8 12 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i3 9 9 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i2 9 11 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i1 8 12 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i0 11 10 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i3 9 2 1 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i2 9 2 3 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i1 9 2 5 #SB_DFFS
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i7 8 16 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i6 8 16 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i5 8 16 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i4 8 16 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i3 8 16 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i2 8 16 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i1 8 16 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i0 8 16 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.run_83 9 1 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.n9087_bdd_4_lut 5 9 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.n9081_bdd_4_lut 5 9 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut 5 9 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut 5 9 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i8_3_lut 8 16 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i7_3_lut 8 16 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i6_3_lut 8 16 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i5_3_lut 8 16 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i4_3_lut 8 16 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i3_3_lut 8 16 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i2_3_lut 8 16 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match_84 7 1 0 #SB_DFFESR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_I_0_3_lut 9 8 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_80 9 8 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i7 4 7 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i6 8 7 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i5 8 7 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i4 9 11 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i3 9 9 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i2 9 11 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i1 8 12 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i0 7 12 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i7 7 13 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i6 9 13 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i5 8 14 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i4 8 13 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i3 11 14 3 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i2 11 13 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i1 8 15 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i0 11 16 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i9_4_lut 7 2 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i7621_2_lut_3_lut_4_lut 8 1 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i7501_2_lut 8 1 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i44_2_lut 9 2 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut_adj_72 8 13 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut 11 16 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3600_1_lut 9 7 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3599_1_lut 9 7 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3598_1_lut 9 7 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3597_1_lut 8 12 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3596_1_lut 9 12 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3595_1_lut 9 12 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3594_1_lut 9 12 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3484_1_lut 9 12 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_adj_73 8 1 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut 9 2 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_2_lut 8 1 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i199_2_lut_3_lut 9 2 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1643_4_lut 8 16 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1617_3_lut_4_lut 9 2 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i15_4_lut 7 2 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1590_4_lut 9 2 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i12_4_lut 7 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i11_4_lut 7 2 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i10_4_lut 7 2 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i9 8 3 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i8 8 3 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i7 8 2 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i6 8 2 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i5 8 2 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i4 8 2 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i3 8 2 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i2 8 2 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i15 8 3 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i14 8 3 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i13 8 3 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i12 8 3 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i11 8 3 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i10 8 3 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i1 8 2 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i0 8 2 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i9 8 5 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i8 8 4 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i7 8 9 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i6 8 4 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i5 9 6 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i4 6 2 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i3 6 2 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i25 8 4 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i24 12 10 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i23 6 10 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i22 5 7 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i21 7 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i20 7 9 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i2 6 2 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i19 6 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i18 8 6 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i17 12 8 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i16 8 6 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i15 8 5 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i14 9 4 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i13 9 6 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i12 8 4 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i11 7 4 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i10 8 5 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i1 11 2 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_27__I_0_1_lut 7 1 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut_7697 5 9 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut 5 9 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_9_lut 8 2 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_9 8 2 7 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_8_lut 8 2 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_8 8 2 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_7_lut 8 2 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_7 8 2 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_6_lut 8 2 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_6 8 2 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_5_lut 8 2 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_5 8 2 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_4_lut 8 2 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_4 8 2 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_3_lut 8 2 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_3 8 2 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_2_lut 8 2 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_2 8 2 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_17_lut 8 3 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_16_lut 8 3 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_16 8 3 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_15_lut 8 3 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_15 8 3 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_14_lut 8 3 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_14 8 3 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_13_lut 8 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_13 8 3 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_12_lut 8 3 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_12 8 3 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_11_lut 8 3 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_11 8 3 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_10_lut 8 3 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_10 8 3 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.LessThan_42_i4_4_lut 11 6 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i8_4_lut 8 1 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i7_4_lut 11 12 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i6_4_lut 8 10 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i5_4_lut 8 11 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i4_4_lut 9 10 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i3_4_lut 11 11 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i2_4_lut 7 11 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i1_4_lut 2 11 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i7 5 11 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i6 12 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i5 6 8 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i4 6 10 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i3 9 9 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i2 11 8 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i1 7 9 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i0 6 7 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i3 9 2 4 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i2 9 2 7 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i1 9 2 6 #SB_DFFS
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i7 6 11 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i6 6 11 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i5 6 11 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i4 6 11 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i3 6 11 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i2 6 11 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i1 6 11 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i0 6 11 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.run_83 11 2 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.n9075_bdd_4_lut 6 9 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.n9069_bdd_4_lut 6 9 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut 6 9 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut 6 9 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i8_3_lut 6 11 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i7_3_lut 6 11 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i6_3_lut 6 11 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i5_3_lut 6 11 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i4_3_lut 6 11 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i3_3_lut 6 11 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i2_3_lut 6 11 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match_84 12 1 0 #SB_DFFESR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_I_0_3_lut 8 12 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_80 8 12 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i7 5 13 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i6 7 9 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i5 6 10 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i4 6 13 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i3 6 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i2 5 13 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i1 6 10 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i0 5 10 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i7 8 1 2 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i6 11 12 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i5 8 10 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i4 8 11 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i3 9 10 2 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i2 11 11 5 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i1 7 11 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i0 2 11 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i9_4_lut 12 4 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i834_2_lut_3_lut 11 3 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7670_1_lut 9 12 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7651_2_lut_4_lut 11 3 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7561_2_lut_3_lut 11 3 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i5511_2_lut 11 3 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i44_4_lut 9 5 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut_adj_71 8 11 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut 2 11 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3593_1_lut 9 12 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3592_1_lut 11 9 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3591_1_lut 6 12 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3590_1_lut 6 12 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3589_1_lut 6 12 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3588_1_lut 6 12 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3587_1_lut 6 12 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3483_1_lut 5 10 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut 11 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_2_lut 9 5 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_1_lut 5 12 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i166_2_lut 9 5 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1619_4_lut 6 11 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i15_4_lut 12 4 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1586_3_lut 9 2 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1582_4_lut 9 2 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1572_4_lut 9 2 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i12_4_lut 11 3 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i11_4_lut 12 4 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i10_4_lut 12 4 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i9 11 5 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i8 11 5 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i7 11 4 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i6 11 4 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i5 11 4 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i4 11 4 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i3 11 4 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i2 11 4 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i15 11 5 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i14 11 5 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i13 11 5 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i12 11 5 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i11 11 5 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i10 11 5 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i1 11 4 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i0 11 4 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i9 7 6 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i8 8 5 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i7 9 4 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i6 9 4 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i5 9 6 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i4 9 4 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i3 9 4 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i25 11 2 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i24 11 7 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i23 5 10 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i22 6 8 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i21 6 7 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i20 6 8 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i2 11 2 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i19 6 10 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i18 9 6 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i17 9 8 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i16 11 7 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i15 11 8 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i14 7 7 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i13 8 5 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i12 7 4 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i11 8 7 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i10 9 6 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i1 11 2 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_27__I_0_1_lut 12 1 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut_7688 6 9 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut 6 9 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_9_lut 11 4 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_9 11 4 7 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_8_lut 11 4 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_8 11 4 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_7_lut 11 4 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_7 11 4 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_6_lut 11 4 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_6 11 4 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_5_lut 11 4 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_5 11 4 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_4_lut 11 4 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_4 11 4 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_3_lut 11 4 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_3 11 4 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_2_lut 11 4 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_2 11 4 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_17_lut 11 5 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_16_lut 11 5 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_16 11 5 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_15_lut 11 5 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_15 11 5 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_14_lut 11 5 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_14 11 5 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_13_lut 11 5 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_13 11 5 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_12_lut 11 5 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_12 11 5 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_11_lut 11 5 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_11 11 5 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_10_lut 11 5 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_10 11 5 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i8_4_lut 4 13 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i7_4_lut 2 15 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i6_4_lut 2 10 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i5_4_lut 2 12 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i4_4_lut 5 8 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i3_4_lut 5 9 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i2_4_lut 6 9 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i1_4_lut 4 8 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i7 5 14 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i6 5 11 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i5 5 10 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i4 5 13 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i3 5 7 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i2 5 10 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i1 6 8 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i0 4 7 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i3 9 3 6 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i2 9 3 4 #SB_DFFR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i1 9 3 3 #SB_DFFS
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i7 4 9 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i6 4 9 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i5 4 9 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i4 4 9 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i3 4 9 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i2 4 9 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i1 4 9 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i0 4 9 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.run_83 9 1 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.n9111_bdd_4_lut 4 8 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.n9105_bdd_4_lut 2 9 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut 4 8 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut 4 8 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i8_3_lut 4 9 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i7_3_lut 4 9 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i6_3_lut 4 9 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i5_3_lut 4 9 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i4_3_lut 4 9 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i3_3_lut 4 9 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i2_3_lut 4 9 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match_84 12 2 0 #SB_DFFESR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_I_0_3_lut 2 7 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_80 2 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i7 5 11 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i6 5 11 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i5 2 7 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i4 5 11 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i3 5 7 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i2 5 11 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i1 6 7 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i0 7 8 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i7 4 13 2 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i6 2 15 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i5 2 10 4 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i4 2 12 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i3 5 8 6 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i2 5 9 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i1 6 9 1 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i0 4 8 0 #SB_DFFSR
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i9_4_lut 12 7 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i7666_3_lut_4_lut 11 12 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i7508_2_lut 12 3 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i44_4_lut 11 6 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut_adj_70 2 12 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut 4 8 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3586_1_lut 5 12 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3585_1_lut 5 12 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3584_1_lut 2 9 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3583_1_lut 5 12 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3582_1_lut 5 12 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3581_1_lut 5 12 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3580_1_lut 6 14 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3482_1_lut 6 8 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut 12 3 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1_2_lut 11 6 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1611_4_lut 4 9 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1603_4_lut 9 3 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1601_4_lut 9 3 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i15_4_lut 12 7 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1599_4_lut 9 3 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i133_2_lut 11 6 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i12_4_lut 11 6 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i11_4_lut 11 6 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i10_4_lut 12 7 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i9 12 6 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i8 12 6 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i7 12 5 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i6 12 5 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i5 12 5 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i4 12 5 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i3 12 5 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i2 12 5 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i15 12 6 7 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i14 12 6 6 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i13 12 6 5 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i12 12 6 4 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i11 12 6 3 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i10 12 6 2 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i1 12 5 1 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i0 12 5 0 #SB_DFFE
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i9 8 6 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i8 8 6 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i7 11 7 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i6 11 7 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i5 11 8 5 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i4 8 5 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i3 8 4 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i25 11 2 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i24 5 10 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i23 5 10 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i22 7 7 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i21 8 8 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i20 7 9 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i2 12 8 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i19 7 10 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i18 11 8 0 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i17 12 8 1 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i16 12 8 6 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i15 9 6 7 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i14 7 7 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i13 12 8 4 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i12 11 8 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i11 8 5 2 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i10 9 6 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i1 11 7 3 #SB_DFF
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_27__I_0_1_lut 12 2 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut_7715 2 12 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut 4 8 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_9_lut 12 5 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_9 12 5 7 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_8_lut 12 5 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_8 12 5 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_7_lut 12 5 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_7 12 5 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_6_lut 12 5 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_6 12 5 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_5_lut 12 5 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_5 12 5 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_4_lut 12 5 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_4 12 5 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_3_lut 12 5 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_3 12 5 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_2_lut 12 5 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_2 12 5 0 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_17_lut 12 6 7 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_16_lut 12 6 6 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_16 12 6 6 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_15_lut 12 6 5 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_15 12 6 5 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_14_lut 12 6 4 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_14 12 6 4 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_13_lut 12 6 3 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_13 12 6 3 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_12_lut 12 6 2 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_12 12 6 2 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_11_lut 12 6 1 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_11 12 6 1 #SB_CARRY
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_10_lut 12 6 0 #SB_LUT4
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_10 12 6 0 #SB_CARRY
set_location Inst_core.Inst_trigger.levelReg_927__i1 9 7 0 #SB_DFFR
set_location Inst_core.Inst_trigger.levelReg_927__i0 9 7 1 #SB_DFFR
set_location Inst_core.Inst_trigger.i6571_3_lut 9 7 0 #SB_LUT4
set_location Inst_core.Inst_trigger.i6563_2_lut 9 7 1 #SB_LUT4
set_location Inst_core.Inst_trigger.i3_4_lut_adj_78 12 7 1 #SB_LUT4
set_location Inst_core.Inst_trigger.i3_4_lut 12 3 4 #SB_LUT4
set_location Inst_core.Inst_sync.synchronizedInput_i7 11 15 1 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i6 7 15 7 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i5 7 15 5 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i4 5 16 5 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i3 7 15 4 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i2 7 15 1 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i1 5 13 0 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput_i0 5 16 7 #SB_DFF
set_location Inst_core.Inst_sync.synchronizedInput180_i7 7 16 7 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i6 7 16 4 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i5 7 16 5 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i4 6 16 6 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i3 7 16 3 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i2 7 16 2 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i1 7 16 1 #SB_DFFN
set_location Inst_core.Inst_sync.synchronizedInput180_i0 7 16 0 #SB_DFFN
set_location Inst_core.Inst_sync.output_i7 7 12 7 #SB_DFF
set_location Inst_core.Inst_sync.output_i6 6 13 6 #SB_DFF
set_location Inst_core.Inst_sync.output_i5 6 15 4 #SB_DFF
set_location Inst_core.Inst_sync.output_i4 6 15 7 #SB_DFF
set_location Inst_core.Inst_sync.output_i3 7 12 0 #SB_DFF
set_location Inst_core.Inst_sync.output_i2 6 13 5 #SB_DFF
set_location Inst_core.Inst_sync.output_i1 7 14 0 #SB_DFF
set_location Inst_core.Inst_sync.output_i0 7 12 1 #SB_DFF
set_location Inst_core.Inst_sync.n9129_bdd_4_lut 6 13 6 #SB_LUT4
set_location Inst_core.Inst_sync.n9117_bdd_4_lut 7 12 7 #SB_LUT4
set_location Inst_core.Inst_sync.n9063_bdd_4_lut 6 15 4 #SB_LUT4
set_location Inst_core.Inst_sync.n9057_bdd_4_lut 6 15 7 #SB_LUT4
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7729 7 15 3 #SB_LUT4
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7720 6 15 3 #SB_LUT4
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7679 6 15 6 #SB_LUT4
set_location Inst_core.Inst_sync.n2566_bdd_4_lut 7 15 6 #SB_LUT4
set_location Inst_core.Inst_sync.i5524_1_lut_2_lut 7 13 4 #SB_LUT4
set_location Inst_core.Inst_sync.i1685_3_lut 7 12 1 #SB_LUT4
set_location Inst_core.Inst_sync.i1684_3_lut_4_lut 7 13 6 #SB_LUT4
set_location Inst_core.Inst_sync.i1683_3_lut 7 12 0 #SB_LUT4
set_location Inst_core.Inst_sync.i1682_3_lut_4_lut 7 13 5 #SB_LUT4
set_location Inst_core.Inst_sync.i1681_3_lut 6 13 5 #SB_LUT4
set_location Inst_core.Inst_sync.i1680_3_lut_4_lut 6 13 4 #SB_LUT4
set_location Inst_core.Inst_sync.i1679_3_lut 7 14 0 #SB_LUT4
set_location Inst_core.Inst_sync.i1678_3_lut_4_lut 7 13 3 #SB_LUT4
set_location Inst_core.Inst_sync.i1459_3_lut 7 13 7 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.result_i7 9 12 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i6 6 12 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i5 6 14 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i4 4 14 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i3 5 5 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i2 4 10 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i1 4 12 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.result_i0 5 12 0 #SB_DFFSR
set_location Inst_core.Inst_sync.Inst_filter.input360_i7 11 15 0 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i6 7 14 5 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i5 7 14 1 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i4 5 14 3 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i3 6 7 1 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i2 5 11 3 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i1 5 11 1 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input360_i0 5 16 0 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i7 6 15 0 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i6 5 16 4 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i5 5 16 3 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i4 5 16 6 #SB_DFF
set_location Inst_core.Inst_sync.Inst_filter.i3576_1_lut 6 14 6 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3575_1_lut 6 16 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3574_1_lut 6 16 5 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3573_1_lut 5 16 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3572_1_lut 5 14 5 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3571_1_lut 5 10 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3570_1_lut 5 14 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i3478_1_lut 6 14 1 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_69 9 12 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_68 6 12 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_67 5 12 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_66 6 14 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_65 4 14 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_64 5 5 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_63 4 10 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut 4 12 0 #SB_LUT4
set_location Inst_core.Inst_sync.Inst_demux.output_7__11 7 15 0 #SB_DFF
set_location Inst_core.Inst_sync.Inst_demux.output_6__12 6 13 0 #SB_DFF
set_location Inst_core.Inst_sync.Inst_demux.output_5__13 7 15 2 #SB_DFF
set_location Inst_core.Inst_sync.Inst_demux.output_4__14 6 15 2 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i7 5 13 5 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i6 7 14 2 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i5 6 15 5 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i4 6 15 1 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i3 7 12 6 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i2 6 13 3 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i1 8 12 7 #SB_DFF
set_location Inst_core.Inst_sampler.sample_i0_i0 8 12 3 #SB_DFF
set_location Inst_core.Inst_sampler.ready_40 11 15 4 #SB_DFF
set_location Inst_core.Inst_sampler.i9_4_lut 9 13 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i8_4_lut 8 14 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i857_2_lut 5 4 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7_4_lut 8 13 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i7669_1_lut 8 1 7 #SB_LUT4
set_location Inst_core.Inst_sampler.i7668_1_lut_2_lut_3_lut 11 12 7 #SB_LUT4
set_location Inst_core.Inst_sampler.i7613_2_lut 11 15 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i7611_4_lut 11 15 5 #SB_LUT4
set_location Inst_core.Inst_sampler.i7609_3_lut 11 16 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i7304_4_lut 11 13 5 #SB_LUT4
set_location Inst_core.Inst_sampler.i7302_4_lut 8 15 3 #SB_LUT4
set_location Inst_core.Inst_sampler.i7300_4_lut 8 14 6 #SB_LUT4
set_location Inst_core.Inst_sampler.i7288_4_lut 11 13 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i7250_4_lut 11 13 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7238_4_lut 9 13 3 #SB_LUT4
set_location Inst_core.Inst_sampler.i7236_4_lut 8 14 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7234_4_lut 7 13 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7232_4_lut 8 15 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7230_4_lut 8 14 3 #SB_LUT4
set_location Inst_core.Inst_sampler.i7228_4_lut 8 14 5 #SB_LUT4
set_location Inst_core.Inst_sampler.i7224_4_lut 9 13 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i7222_4_lut 7 13 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i7220_4_lut 9 13 5 #SB_LUT4
set_location Inst_core.Inst_sampler.i6_4_lut 9 13 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i5_4_lut 8 13 3 #SB_LUT4
set_location Inst_core.Inst_sampler.i5549_2_lut 5 5 5 #SB_LUT4
set_location Inst_core.Inst_sampler.i4_4_lut 8 14 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i3_4_lut 11 14 0 #SB_LUT4
set_location Inst_core.Inst_sampler.i2_4_lut 11 14 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i2_3_lut 8 1 6 #SB_LUT4
set_location Inst_core.Inst_sampler.i21_4_lut 11 15 3 #SB_LUT4
set_location Inst_core.Inst_sampler.i20_4_lut 8 13 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i1_4_lut 11 14 4 #SB_LUT4
set_location Inst_core.Inst_sampler.i1_2_lut_3_lut 12 3 7 #SB_LUT4
set_location Inst_core.Inst_sampler.i1_2_lut 9 3 2 #SB_LUT4
set_location Inst_core.Inst_sampler.i19_4_lut 11 14 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i12_4_lut 11 13 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i11_4_lut 8 15 1 #SB_LUT4
set_location Inst_core.Inst_sampler.i10_4_lut 11 16 2 #SB_LUT4
set_location Inst_core.Inst_sampler.divider_i0_i9 7 9 3 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i8 7 7 7 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i7 5 13 4 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i6 11 8 6 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i5 11 15 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i4 6 13 1 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i3 9 11 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i23 11 9 5 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i22 7 10 6 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i21 8 12 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i20 7 10 3 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i2 9 11 0 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i19 11 10 7 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i18 9 11 1 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i17 8 6 4 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i16 7 14 6 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i15 7 14 3 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i14 8 7 7 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i13 8 7 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i12 11 7 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i11 7 8 7 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i10 9 4 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i1 11 9 2 #SB_DFF
set_location Inst_core.Inst_sampler.divider_i0_i0 7 14 7 #SB_DFF
set_location Inst_core.Inst_sampler.counter_926_add_4_9_lut 9 14 7 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_9 9 14 7 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_8_lut 9 14 6 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_8 9 14 6 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_7_lut 9 14 5 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_7 9 14 5 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_6_lut 9 14 4 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_6 9 14 4 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_5_lut 9 14 3 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_5 9 14 3 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_4_lut 9 14 2 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_4 9 14 2 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_3_lut 9 14 1 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_3 9 14 1 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_2_lut 9 14 0 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_25_lut 9 16 7 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_24_lut 9 16 6 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_24 9 16 6 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_23_lut 9 16 5 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_23 9 16 5 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_22_lut 9 16 4 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_22 9 16 4 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_21_lut 9 16 3 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_21 9 16 3 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_20_lut 9 16 2 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_20 9 16 2 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_2 9 14 0 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_19_lut 9 16 1 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_19 9 16 1 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_18_lut 9 16 0 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_18 9 16 0 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_17_lut 9 15 7 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_17 9 15 7 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_16_lut 9 15 6 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_16 9 15 6 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_15_lut 9 15 5 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_15 9 15 5 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_14_lut 9 15 4 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_14 9 15 4 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_13_lut 9 15 3 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_13 9 15 3 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_12_lut 9 15 2 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_12 9 15 2 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_11_lut 9 15 1 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_11 9 15 1 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926_add_4_10_lut 9 15 0 #SB_LUT4
set_location Inst_core.Inst_sampler.counter_926_add_4_10 9 15 0 #SB_CARRY
set_location Inst_core.Inst_sampler.counter_926__i9 9 15 1 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i8 9 15 0 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i7 9 14 7 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i6 9 14 6 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i5 9 14 5 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i4 9 14 4 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i3 9 14 3 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i23 9 16 7 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i22 9 16 6 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i21 9 16 5 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i20 9 16 4 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i2 9 14 2 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i19 9 16 3 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i18 9 16 2 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i17 9 16 1 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i16 9 16 0 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i15 9 15 7 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i14 9 15 6 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i13 9 15 5 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i12 9 15 4 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i11 9 15 3 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i10 9 15 2 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i1 9 14 1 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_926__i0 9 14 0 #SB_DFFSR
set_location Inst_core.Inst_sampler.counter_22__I_0_i3_2_lut 11 13 3 #SB_LUT4
set_location Inst_core.Inst_flags.inverted_18 7 9 7 #SB_DFF
set_location Inst_core.Inst_flags.filter_16 6 10 0 #SB_DFF
set_location Inst_core.Inst_flags.demux_15 4 7 5 #SB_DFF
set_location Inst_core.Inst_decoder.wrtrigval__i3 4 6 6 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigval__i2 4 6 0 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigval__i1 4 6 2 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigval__i0 4 5 0 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigmask__i3 4 6 1 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigmask__i2 4 6 4 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigmask__i1 4 6 3 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigmask__i0 4 5 6 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigcfg__i3 4 6 7 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigcfg__i2 4 4 2 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigcfg__i1 4 4 7 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrtrigcfg__i0 4 5 7 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrspeed_54 5 4 1 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrsize_55 5 4 0 #SB_DFFSR
set_location Inst_core.Inst_decoder.wrFlags_35 4 5 5 #SB_DFFSR
set_location Inst_core.Inst_decoder.reset_52 4 5 2 #SB_DFFSR
set_location Inst_core.Inst_decoder.i4936_3_lut 11 2 1 #SB_LUT4
set_location Inst_core.Inst_decoder.i4935_3_lut 8 4 0 #SB_LUT4
set_location Inst_core.Inst_decoder.i4931_4_lut 11 2 0 #SB_LUT4
set_location Inst_core.Inst_decoder.i3_4_lut 4 5 5 #SB_LUT4
set_location Inst_core.Inst_decoder.i1_3_lut 9 1 3 #SB_LUT4
set_location Inst_core.Inst_decoder.i1_2_lut 11 12 3 #SB_LUT4
set_location Inst_core.Inst_decoder.i17_4_lut 8 1 1 #SB_LUT4
set_location Inst_core.Inst_decoder.executePrev_36 5 1 0 #SB_DFF
set_location Inst_core.Inst_decoder.arm_53 4 5 3 #SB_DFFSR
set_location Inst_core.Inst_controller.state_FSM_i3 12 11 3 #SB_DFFR
set_location Inst_core.Inst_controller.state_FSM_i2 12 11 0 #SB_DFFR
set_location Inst_core.Inst_controller.state_FSM_i1 12 11 1 #SB_DFFR
set_location Inst_core.Inst_controller.state_FSM_i0 12 11 2 #SB_DFFS
set_location Inst_core.Inst_controller.reduce_or_89_i1_4_lut 12 11 0 #SB_LUT4
set_location Inst_core.Inst_controller.i9_4_lut 8 10 3 #SB_LUT4
set_location Inst_core.Inst_controller.i8_4_lut 8 11 4 #SB_LUT4
set_location Inst_core.Inst_controller.i7_4_lut 9 10 3 #SB_LUT4
set_location Inst_core.Inst_controller.i7641_4_lut 11 12 5 #SB_LUT4
set_location Inst_core.Inst_controller.i7628_4_lut 11 12 4 #SB_LUT4
set_location Inst_core.Inst_controller.i6_4_lut_adj_58 9 10 0 #SB_LUT4
set_location Inst_core.Inst_controller.i6_4_lut 8 10 2 #SB_LUT4
set_location Inst_core.Inst_controller.i5_4_lut 9 10 4 #SB_LUT4
set_location Inst_core.Inst_controller.i5529_2_lut 11 11 3 #SB_LUT4
set_location Inst_core.Inst_controller.i5504_3_lut_4_lut 12 11 7 #SB_LUT4
set_location Inst_core.Inst_controller.i5479_2_lut 12 11 5 #SB_LUT4
set_location Inst_core.Inst_controller.i4_4_lut_adj_59 8 11 3 #SB_LUT4
set_location Inst_core.Inst_controller.i4_4_lut 11 12 1 #SB_LUT4
set_location Inst_core.Inst_controller.i4701_3_lut 8 8 0 #SB_LUT4
set_location Inst_core.Inst_controller.i4700_3_lut 11 9 0 #SB_LUT4
set_location Inst_core.Inst_controller.i4696_4_lut 7 8 6 #SB_LUT4
set_location Inst_core.Inst_controller.i3_4_lut_adj_61 11 11 4 #SB_LUT4
set_location Inst_core.Inst_controller.i3_4_lut 8 10 4 #SB_LUT4
set_location Inst_core.Inst_controller.i2_4_lut_adj_60 8 10 1 #SB_LUT4
set_location Inst_core.Inst_controller.i2_4_lut 8 11 5 #SB_LUT4
set_location Inst_core.Inst_controller.i1_4_lut_adj_62 11 11 0 #SB_LUT4
set_location Inst_core.Inst_controller.i1_4_lut_adj_57 7 11 4 #SB_LUT4
set_location Inst_core.Inst_controller.i1_4_lut_adj_56 7 11 3 #SB_LUT4
set_location Inst_core.Inst_controller.i1_4_lut_adj_55 7 11 2 #SB_LUT4
set_location Inst_core.Inst_controller.i1_4_lut 8 11 2 #SB_LUT4
set_location Inst_core.Inst_controller.i1_3_lut_4_lut 11 11 2 #SB_LUT4
set_location Inst_core.Inst_controller.i1609_3_lut_4_lut 12 11 1 #SB_LUT4
set_location Inst_core.Inst_controller.i1608_2_lut 12 11 6 #SB_LUT4
set_location Inst_core.Inst_controller.i1607_4_lut_4_lut 12 11 3 #SB_LUT4
set_location Inst_core.Inst_controller.i1605_3_lut 12 11 4 #SB_LUT4
set_location Inst_core.Inst_controller.i15_2_lut 7 11 5 #SB_LUT4
set_location Inst_core.Inst_controller.i1551_4_lut 12 11 2 #SB_LUT4
set_location Inst_core.Inst_controller.i14_4_lut 9 10 1 #SB_LUT4
set_location Inst_core.Inst_controller.i13_4_lut 11 11 1 #SB_LUT4
set_location Inst_core.Inst_controller.i11_4_lut 4 7 4 #SB_LUT4
set_location Inst_core.Inst_controller.i10_4_lut 7 11 1 #SB_LUT4
set_location Inst_core.Inst_controller.i102_2_lut 11 12 2 #SB_LUT4
set_location Inst_core.Inst_controller.fwd_i0_i9 8 9 3 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i8 7 10 0 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i7 11 9 1 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i6 7 10 5 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i5 7 10 2 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i4 6 10 2 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i3 9 9 7 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i2 11 10 5 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i15 6 7 7 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i14 8 8 0 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i13 8 9 4 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i12 8 9 6 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i11 7 10 1 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i10 9 11 6 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i1 8 9 5 #SB_DFF
set_location Inst_core.Inst_controller.fwd_i0_i0 9 8 2 #SB_DFF
set_location Inst_core.Inst_controller.counter__i9 12 13 1 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i8 12 13 0 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i7 12 12 7 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i6 12 12 6 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i5 12 12 5 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i4 12 12 4 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i3 12 12 3 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i2 12 12 2 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i17 12 14 1 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i16 12 14 0 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i15 12 13 7 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i14 12 13 6 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i13 12 13 5 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i12 12 13 4 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i11 12 13 3 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i10 12 13 2 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i1 12 12 1 #SB_DFFESR
set_location Inst_core.Inst_controller.counter__i0 12 12 0 #SB_DFFESR
set_location Inst_core.Inst_controller.counter_17__I_0_43_i11_2_lut 8 11 6 #SB_LUT4
set_location Inst_core.Inst_controller.bwd_i0_i9 9 8 7 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i8 7 8 0 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i7 9 11 4 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i6 9 9 2 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i5 7 10 4 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i4 8 9 0 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i3 9 9 6 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i2 8 9 1 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i15 11 7 6 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i14 11 9 0 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i13 11 8 1 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i12 12 10 4 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i11 8 8 5 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i10 8 7 6 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i1 12 8 5 #SB_DFF
set_location Inst_core.Inst_controller.bwd_i0_i0 12 10 1 #SB_DFF
set_location Inst_core.Inst_controller.add_16_9_lut 12 12 7 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_9 12 12 7 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_8_lut 12 12 6 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_8 12 12 6 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_7_lut 12 12 5 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_7 12 12 5 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_6_lut 12 12 4 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_6 12 12 4 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_5_lut 12 12 3 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_5 12 12 3 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_4_lut 12 12 2 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_4 12 12 2 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_3_lut 12 12 1 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_3 12 12 1 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_2_lut 12 12 0 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_2 12 12 0 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_19_lut 12 14 1 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_18_lut 12 14 0 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_18 12 14 0 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_17_lut 12 13 7 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_17 12 13 7 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_16_lut 12 13 6 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_16 12 13 6 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_15_lut 12 13 5 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_15 12 13 5 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_14_lut 12 13 4 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_14 12 13 4 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_13_lut 12 13 3 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_13 12 13 3 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_12_lut 12 13 2 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_12 12 13 2 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_11_lut 12 13 1 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_11 12 13 1 #SB_CARRY
set_location Inst_core.Inst_controller.add_16_10_lut 12 13 0 #SB_LUT4
set_location Inst_core.Inst_controller.add_16_10 12 13 0 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_9_lut 1 11 7 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_9 1 11 7 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_8_lut 1 11 6 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_8 1 11 6 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_7_lut 1 11 5 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_7 1 11 5 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_6_lut 1 11 4 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_6 1 11 4 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_5_lut 1 11 3 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_5 1 11 3 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_4_lut 1 11 2 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_4 1 11 2 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_3_lut 1 11 1 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_3 1 11 1 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_2_lut 1 11 0 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_2 1 11 0 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919_add_4_11_lut 1 12 1 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_10_lut 1 12 0 #SB_LUT4
set_location GENERIC_FIFO_1.write_pointer_919_add_4_10 1 12 0 #SB_CARRY
set_location GENERIC_FIFO_1.write_pointer_919__i9 1 12 1 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i8 1 12 0 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i7 1 11 7 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i6 1 11 6 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i5 1 11 5 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i4 1 11 4 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i3 1 11 3 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i2 1 11 2 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i1 1 11 1 #SB_DFFESR
set_location GENERIC_FIFO_1.write_pointer_919__i0 1 11 0 #SB_DFFESR
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i9_3_lut 4 10 3 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i8_3_lut 4 10 1 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i7_3_lut 4 12 6 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i6_3_lut 4 12 4 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i5_3_lut 4 12 3 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i4_3_lut 4 12 1 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i3_3_lut 4 11 7 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i2_3_lut 4 11 6 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i1_3_lut 2 14 4 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i10_3_lut 2 15 7 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_9_lut 2 8 7 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_9 2 8 7 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_8_lut 2 8 6 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_8 2 8 6 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_7_lut 2 8 5 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_7 2 8 5 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_6_lut 2 8 4 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_6 2 8 4 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_5_lut 2 8 3 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_5 2 8 3 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_4_lut 2 8 2 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_4 2 8 2 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_3_lut 2 8 1 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_3 2 8 1 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_2_lut 2 8 0 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_2 2 8 0 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921_add_4_11_lut 2 9 1 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_10_lut 2 9 0 #SB_LUT4
set_location GENERIC_FIFO_1.read_pointer_921_add_4_10 2 9 0 #SB_CARRY
set_location GENERIC_FIFO_1.read_pointer_921__i9 4 16 4 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i8 5 15 7 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i7 5 15 6 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i6 5 15 5 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i5 5 15 4 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i4 5 15 3 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i3 5 14 4 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i2 5 15 1 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i1 5 15 0 #SB_DFF
set_location GENERIC_FIFO_1.read_pointer_921__i0 4 7 7 #SB_DFF
set_location GENERIC_FIFO_1.inv_6_i1_1_lut 2 7 6 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i9_1_lut 5 15 2 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i8_1_lut 2 14 7 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i7_1_lut 5 14 7 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i6_1_lut 4 12 5 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i5_1_lut 4 13 5 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i4_1_lut 5 13 7 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i3_1_lut 4 13 6 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i2_1_lut 5 14 6 #SB_LUT4
set_location GENERIC_FIFO_1.inv_692_i10_1_lut 4 16 6 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i9_1_lut 1 16 2 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i8_1_lut 1 16 3 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i7_1_lut 4 14 7 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i6_1_lut 1 14 4 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i5_1_lut 2 11 7 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i4_1_lut 4 14 5 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i3_1_lut 4 14 4 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i2_1_lut 4 14 3 #SB_LUT4
set_location GENERIC_FIFO_1.inv_675_i10_1_lut 1 16 4 #SB_LUT4
set_location GENERIC_FIFO_1.i9_4_lut 2 11 3 #SB_LUT4
set_location GENERIC_FIFO_1.i8_3_lut 2 15 2 #SB_LUT4
set_location GENERIC_FIFO_1.i7_4_lut_adj_122 2 11 2 #SB_LUT4
set_location GENERIC_FIFO_1.i7_4_lut_adj_121 4 13 3 #SB_LUT4
set_location GENERIC_FIFO_1.i7_4_lut 1 14 2 #SB_LUT4
set_location GENERIC_FIFO_1.i7312_4_lut 2 14 3 #SB_LUT4
set_location GENERIC_FIFO_1.i7308_3_lut 2 10 0 #SB_LUT4
set_location GENERIC_FIFO_1.i7286_4_lut 2 14 6 #SB_LUT4
set_location GENERIC_FIFO_1.i7282_4_lut 1 14 7 #SB_LUT4
set_location GENERIC_FIFO_1.i6_4_lut_adj_120 4 13 0 #SB_LUT4
set_location GENERIC_FIFO_1.i6_4_lut 2 15 1 #SB_LUT4
set_location GENERIC_FIFO_1.i680_1_lut 2 14 5 #SB_LUT4
set_location GENERIC_FIFO_1.i5_2_lut 2 12 3 #SB_LUT4
set_location GENERIC_FIFO_1.i5619_4_lut 4 13 1 #SB_LUT4
set_location GENERIC_FIFO_1.i2_4_lut 2 10 2 #SB_LUT4
set_location GENERIC_FIFO_1.i1_4_lut_adj_119 2 15 6 #SB_LUT4
set_location GENERIC_FIFO_1.i1_4_lut 2 10 1 #SB_LUT4
set_location GENERIC_FIFO_1.i10_4_lut 2 12 4 #SB_LUT4
set_location GENERIC_FIFO_1.i1047_1_lut 4 14 2 #SB_LUT4
set_location GENERIC_FIFO_1.fifo_memory1 3 11 0 #SB_RAM40_4K
set_location GENERIC_FIFO_1.fifo_memory0 3 9 0 #SB_RAM40_4K
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_9_lut 2 13 7 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_9 2 13 7 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut 2 13 6 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_8 2 13 6 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut 2 13 5 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_7 2 13 5 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut 2 13 4 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_6 2 13 4 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut 2 13 3 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_5 2 13 3 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut 2 13 2 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_4 2 13 2 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut 2 13 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_3 2 13 1 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut 2 13 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_2 2 13 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_11_lut 2 14 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_10_lut 2 14 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_10 2 14 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_9_lut 1 15 7 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_9 1 15 7 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_8_lut 1 15 6 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_8 1 15 6 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_7_lut 1 15 5 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_7 1 15 5 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_6_lut 1 15 4 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_6 1 15 4 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_5_lut 1 15 3 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_5 1 15 3 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_4_lut 1 15 2 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_4 1 15 2 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_3_lut 1 15 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_3 1 15 1 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_2_lut 1 15 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_2 1 15 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_11_lut 1 16 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_10_lut 1 16 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_10 1 16 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_9_lut 4 16 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_9 4 16 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_8_lut 4 15 6 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_8 4 15 6 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_7_lut 4 15 5 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_7 4 15 5 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_6_lut 4 15 4 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_6 4 15 4 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_5_lut 4 15 3 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_5 4 15 3 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_4_lut 4 15 2 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_4 4 15 2 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_3_lut 4 15 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_3 4 15 1 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_2_lut 4 15 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_2 4 15 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_11_lut 4 16 2 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_11 4 16 2 #SB_CARRY
set_location GENERIC_FIFO_1.add_676_10_lut 4 16 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_676_10 4 16 1 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_9_lut 1 13 7 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_9 1 13 7 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_8_lut 1 13 6 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_8 1 13 6 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_7_lut 1 13 5 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_7 1 13 5 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_6_lut 1 13 4 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_6 1 13 4 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_5_lut 1 13 3 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_5 1 13 3 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_4_lut 1 13 2 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_4 1 13 2 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_3_lut 1 13 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_3 1 13 1 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_2_lut 1 13 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_2 1 13 0 #SB_CARRY
set_location GENERIC_FIFO_1.add_6561_11_lut 1 14 1 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_10_lut 1 14 0 #SB_LUT4
set_location GENERIC_FIFO_1.add_6561_10 1 14 0 #SB_CARRY
set_io xtalClock 21
set_io tx 8
set_io testcnt[7] 44
set_io testcnt[6] 45
set_io testcnt[5] 47
set_io testcnt[4] 48
set_io testcnt[3] 56
set_io testcnt[2] 60
set_io testcnt[1] 61
set_io testcnt[0] 62
set_io rx 9
set_io ready50 99
set_io input[7] 119
set_io input[6] 118
set_io input[5] 117
set_io input[4] 116
set_io input[3] 115
set_io input[2] 114
set_io input[1] 113
set_io input[0] 112
set_io debugleds[1] 95
set_io debugleds[0] 98
