m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/archfx/Documents/NoCDfD/assert_NoC/dump
vaccumulator
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1599197211
!i10b 1
!s100 KPIeI<o_f^`ZA_8V84cXQ2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IMQKEQTm<5mN17eN[I:i[A2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1599131432
Z6 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
Z7 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
!i122 14
L0 373 74
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1599197211.000000
Z10 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
Z11 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verialog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verialog/lib/
Z14 tCvgOpt 0
vadd_ss_port
Z15 !s110 1599197215
!i10b 1
!s100 `oi4J?UDh79Il7a9Pj_^f1
R3
IS=Hg865WlM348n2Ho^3Xh2
R4
R0
R5
Z16 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
Z17 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
!i122 74
L0 547 44
R8
r1
!s85 0
31
Z18 !s108 1599197215.000000
Z19 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
Z20 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
!i113 1
Z21 o-vlog01compat -work work
Z22 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vadd_sw_loc_one_hot
Z23 !s110 1599197212
!i10b 1
!s100 ]:=_625S]UBlW5UQ?TDA<2
R3
IkZ3JlKz0En@hT_UK4B=<`2
R4
R0
R5
Z24 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
Z25 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
!i122 22
L0 686 27
R8
r1
!s85 0
31
Z26 !s108 1599197212.000000
Z27 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
Z28 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
!i113 1
R21
R22
R14
valtera_jtag_uart_wb
R23
!i10b 1
!s100 c4X;:IVWfjITiF;EMYIAk0
R3
IZb;;?PIXG]DF7<dCe?A`S3
R4
R0
R5
Z29 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
Z30 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
!i122 19
L0 584 32
R8
r1
!s85 0
31
R26
Z31 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
Z32 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
!i113 1
R21
R22
R14
valtera_reset_synchronizer
R2
!i10b 1
!s100 UHE`ECc:Uf7RO>`M^mmT`2
R3
IZC4CPXAGnF?K0m^jS<=352
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
!i122 5
L0 28 63
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!i113 1
R21
R22
R14
valtera_simulator_UART
Z33 !s110 1599197214
!i10b 1
!s100 cUVWcEDUGMa?WH`I3MjKJ0
R3
IY1d4Hj8GA0W6kVB<hTQjf0
R4
R0
R5
Z34 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
Z35 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
!i122 54
L0 17 190
R8
r1
!s85 0
31
Z36 !s108 1599197214.000000
Z37 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
Z38 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
!i113 1
R21
R22
R14
naltera_simulator_@u@a@r@t
varbiter
R1
R2
!i10b 1
!s100 EWXXPdfUeD;EGU2cJ0NYW3
R3
I56NFl>A2M<F0RhJ4BMb9Z2
R4
S1
R0
Z39 w1599197207
Z40 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
Z41 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
!i122 4
L0 39 219
R8
r1
!s85 0
31
R9
Z42 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
Z43 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
!i113 1
R12
Z44 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
varbiter_2_one_hot
R1
R2
!i10b 1
!s100 ZJ4Y8@NgTI=WD[nXI4i_32
R3
Im<;56O@K]F8JX@;lh1G4b1
R4
S1
R0
R39
R40
R41
!i122 4
L0 397 18
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
varbiter_3_one_hot
R1
R2
!i10b 1
!s100 KG68d:z6@D[ZUjfINXLU:1
R3
IIOE6[bM6l_;:`8TFNc>B;1
R4
S1
R0
R39
R40
R41
!i122 4
L0 419 24
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
varbiter_4_one_hot
R1
R2
!i10b 1
!s100 3R0cWVngi:o[8A::F3?Fc3
R3
IlQWD:8IA3;dd@l4aF6<k:3
R4
S1
R0
R39
R40
R41
!i122 4
L0 445 32
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
varbiter_ext_priority
R1
R2
!i10b 1
!s100 ^0;YXkA;9;HIR6QZkk=G81
R3
In7cfiO6bQ9SKDWUzAIAcl0
R4
S1
R0
R39
R40
R41
!i122 4
L0 941 56
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
varbiter_priority_en
R1
R2
!i10b 1
!s100 XU5LAe6PP=R?CfT>>moZm2
R3
IVDQZU`W>eP^?168d@7=:23
R4
S1
R0
R39
R40
R41
!i122 4
L0 266 61
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vbaseline_allocator
R15
!i10b 1
!s100 V[amZbjBzU4?NnN_MObYN2
R3
IFo]T=En8al=2V7<?R4Q^N3
R4
R0
R5
Z45 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
Z46 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
!i122 79
L0 32 136
R8
r1
!s85 0
31
R18
Z47 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
Z48 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
!i113 1
R21
R22
R14
vbin_to_one_hot
R1
R2
!i10b 1
!s100 3l0FIF1602VW<h25VA]P73
R3
I0N`T2m;[8Xm_d0KcSf@4M1
R4
S1
R0
R5
R6
R7
!i122 14
L0 237 18
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbinary_mux
R1
R2
!i10b 1
!s100 Z@0VhelOez3M:c:4DQ49W1
R3
ILmk`?1MAGNR>L9^nc>H>;1
R4
S1
R0
R5
R6
R7
!i122 14
L0 326 44
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbus_arbiter
R23
!i10b 1
!s100 R1QY6o?nbfNbimQ<26cm_3
R3
ISZG:29Yko29HVa^>lY]Wg1
R4
R0
R5
Z49 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
Z50 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
!i122 31
L0 480 48
R8
r1
!s85 0
31
R26
Z51 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
Z52 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
!i113 1
R21
R22
R14
vbyte_enabled_single_port_ram
R1
Z53 !s110 1599197213
!i10b 1
!s100 n2@U1IY66G@BA@YWQm?5@2
R3
I1mFnm3@1n[dFM]6`m>a2J3
R4
S1
R0
R5
Z54 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
Z55 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
!i122 35
L0 1720 306
R8
r1
!s85 0
31
R26
Z56 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
Z57 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_1
R1
R53
!i10b 1
!s100 ^LaN9Y;FVObzEjJc50bLF0
R3
I^Kh=Cd0=6d>Cag4gS;<zm1
R4
S1
R0
R5
R54
R55
!i122 35
L0 2027 58
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_10
R1
R53
!i10b 1
!s100 `W6YeO@Q5Rj8o]k7m[eGF0
R3
I1Rn8EaP4=f3RP8bk:8I7E0
R4
S1
R0
R5
R54
R55
!i122 35
L0 2592 65
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_11
R1
R53
!i10b 1
!s100 B3Xo;T4J6Al7D43[4iNhd3
R3
IL>`]eiLN^ni9>fOo<WGJ23
R4
S1
R0
R5
R54
R55
!i122 35
L0 2658 68
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_12
R1
R53
!i10b 1
!s100 ljDUN^`1P4fZ3R_O7P`;73
R3
ICI0EFQEJ5lPZcE=`:05@70
R4
S1
R0
R5
R54
R55
!i122 35
L0 2727 69
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_13
R1
R53
!i10b 1
!s100 Y`_m9dlelbk3EEccE59Q=2
R3
IkkTkCz<>@DSY12nidWaT=2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2797 70
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_14
R1
R53
!i10b 1
!s100 Qm4C]_O:WZQd8al=IFAfU1
R3
I6SR8K[=nO3DdnAgHT::V62
R4
S1
R0
R5
R54
R55
!i122 35
L0 2868 71
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_15
R1
R53
!i10b 1
!s100 ^Ro42VMPRCCD:4d4QKbRL3
R3
IXo?RPbTG<od>>0UDk7=ic2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2940 72
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_2
R1
R53
!i10b 1
!s100 ?]ZEK?>hSk=KGf5zEzS<B0
R3
Ic_Q;]I<?NNMONBGXWKP5G2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2086 59
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_3
R1
R53
!i10b 1
!s100 dC^g>5n6d3aWXE=4BR`VE1
R3
I`c7O1>9_iI@6SC:P1^JKn2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2146 60
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_4
R1
R53
!i10b 1
!s100 7QzeVULBKF[Cf00feAc8T3
R3
INc3dzG0a?^7060WAGeL8K2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2207 61
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_5
R1
R53
!i10b 1
!s100 zRHZ][E7g;^>zHh3JmZ5b2
R3
IEY_3AaN^<o11@9f8f?@k91
R4
S1
R0
R5
R54
R55
!i122 35
L0 2269 62
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_6
R1
R53
!i10b 1
!s100 PLWX1h@WXTQ^fJThQ5O`a1
R3
IVGVL?IBB9iJOz>T?XziJH3
R4
S1
R0
R5
R54
R55
!i122 35
L0 2332 62
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_7
R1
R53
!i10b 1
!s100 OhXLB[V_i^P:<Ig8PYHf[3
R3
I1lkEzNB@WJlIRiz[e51Wj2
R4
S1
R0
R5
R54
R55
!i122 35
L0 2395 63
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_8
R1
R53
!i10b 1
!s100 Xb?CGS`Z=@084[V8@PSch3
R3
IUb9jW_`KQ:jMmG<Odh>El1
R4
S1
R0
R5
R54
R55
!i122 35
L0 2459 65
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_single_port_ram_9
R1
R53
!i10b 1
!s100 hG0jG_:mTaeI;_fk9<Td^2
R3
I6V[<4m:o^:`J6D>bXd1i=0
R4
S1
R0
R5
R54
R55
!i122 35
L0 2525 66
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram
R1
R53
!i10b 1
!s100 CV>^=V3g1b8;zOfkK:RDf0
R3
IEOW_;J9bk^6N3I1FMM_mm0
R4
S1
R0
R5
R54
R55
!i122 35
L0 14 369
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_1
R1
R53
!i10b 1
!s100 3[ncA_RRhj_JkBW1Q9Sc71
R3
I3`H=A1]`=hnQ8^BSCE:Yo3
R4
S1
R0
R5
R54
R55
!i122 35
L0 384 74
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_10
R1
R53
!i10b 1
!s100 M<``A0NMb?Qi?FL_dUZD?1
R3
IzDFaF0I5GO7]>omc2RhNe0
R4
S1
R0
R5
R54
R55
!i122 35
L0 1131 92
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_11
R1
R53
!i10b 1
!s100 h>85Jh4W8oP?c]nbb_3_c3
R3
IlLdG?2Xc57hG66mKTmd1C1
R4
S1
R0
R5
R54
R55
!i122 35
L0 1224 94
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_12
R1
R53
!i10b 1
!s100 b^LQ5W0iPcd^hUV1RCJS:2
R3
I[88;A7MFfeCNWOoIjQ^EW3
R4
S1
R0
R5
R54
R55
!i122 35
L0 1319 96
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_13
R1
R53
!i10b 1
!s100 DQW_fQ0cGl0FNZNi^8X:T2
R3
Id^GZ6CNh4QaSCk57jkhUa2
R4
S1
R0
R5
R54
R55
!i122 35
L0 1416 98
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_14
R1
R53
!i10b 1
!s100 _M9zHT1Q^gkM_<zH_fP>A0
R3
I9bf[W]MYhN[QdnThF<TGW0
R4
S1
R0
R5
R54
R55
!i122 35
L0 1515 101
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_15
R1
R53
!i10b 1
!s100 35neFo@FWGzN]ePA<FdiZ3
R3
I@W6C9b@f4b7J_ZIHk45F[0
R4
S1
R0
R5
R54
R55
!i122 35
L0 1617 102
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_2
R1
R53
!i10b 1
!s100 4hXN^dDZ]]n?e1<[I`o[m1
R3
IL8LZQ[S?NYWZ51WgSLca=2
R4
S1
R0
R5
R54
R55
!i122 35
L0 459 76
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_3
R1
R53
!i10b 1
!s100 `H64<2_KF4l0j>T2EhLOM3
R3
I0lYPjm]<Z0<gOTiO=1>UW3
R4
S1
R0
R5
R54
R55
!i122 35
L0 536 78
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_4
R1
R53
!i10b 1
!s100 Dbke?Hnb49ik?oQEa443^2
R3
I5DbKi^TVd=6bS_D;g^i9h3
R4
S1
R0
R5
R54
R55
!i122 35
L0 615 80
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_5
R1
R53
!i10b 1
!s100 >_[834SBBmT]i4iGWE8?73
R3
IC>M:^:=;WJLanNROeJnN=3
R4
S1
R0
R5
R54
R55
!i122 35
L0 696 82
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_6
R1
R53
!i10b 1
!s100 nffg4kXDoDVd<2J12dm:n3
R3
IA5LzPzLh;:So;Mg5JfN<53
R4
S1
R0
R5
R54
R55
!i122 35
L0 779 84
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_7
R1
R53
!i10b 1
!s100 nE[Og7kd8Z3DlJ15Z2<GR3
R3
I7gh4X=>HLhbL]0[P`MPNQ1
R4
S1
R0
R5
R54
R55
!i122 35
L0 864 86
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_8
R1
R53
!i10b 1
!s100 6jaML[PMD7lDDXa^3lG2d3
R3
IJInVajdl^WfPzO:OkO`zN3
R4
S1
R0
R5
R54
R55
!i122 35
L0 951 88
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vbyte_enabled_true_dual_port_ram_9
R1
R53
!i10b 1
!s100 Ahm6YjVL8kWQ^e17DkzlV1
R3
IXJP^gU4`QR@:2cI^kD<<n0
R4
S1
R0
R5
R54
R55
!i122 35
L0 1040 90
R8
r1
!s85 0
31
R26
R56
R57
!i113 1
R12
R44
R14
vcanonical_credit_counter
R53
!i10b 1
!s100 Ak@^hBim2aPR?NZkR3A^U0
R3
IE2niz1KXgaR`OeR7QB3`]1
R4
R0
R5
Z58 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
Z59 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
!i122 45
L0 28 390
R8
r1
!s85 0
31
Z60 !s108 1599197213.000000
Z61 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
Z62 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
!i113 1
R21
R22
R14
vcanonical_vc_alloc
R15
!i10b 1
!s100 7nMTdC:30zF9zo>_>i2GF1
R3
I>DHTlPUJkjk<hL@]LC=VF1
R4
R0
R5
R45
R46
!i122 79
L0 181 140
R8
r1
!s85 0
31
R18
R47
R48
!i113 1
R21
R22
R14
vcheck_destination_addr
R33
!i10b 1
!s100 2?KI>EJ5>:A3cXOgf6CHA2
R3
ImL:@QjgK:^JbC8ah@70DE1
R4
R0
R5
Z63 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
Z64 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
!i122 59
L0 341 45
R8
r1
!s85 0
31
R36
Z65 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
Z66 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
!i113 1
R21
R22
R14
vcheck_ovc
R2
!i10b 1
!s100 N1f>=ML9;fZNoa14QTzP91
R3
IhGnbN[ZFZeZ1dl289EaI81
R4
R0
R5
Z67 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
Z68 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
!i122 9
L0 637 72
R8
r1
!s85 0
31
R9
Z69 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
Z70 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
!i113 1
R21
R22
R14
vcheck_single_bit_assertation
R1
R2
!i10b 1
!s100 JYY1_2ULeYJTOcTN2lG_g1
R3
IMcNN=OQESd5[TEfE4D8Q_1
R4
S1
R0
R5
R6
R7
!i122 14
L0 509 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vclass_ovc_table
R15
!i10b 1
!s100 Jh18j2AaGYzJROPTaKD6A0
R3
IdZN]>aeE:mNI]7OD]`7mE1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
!i122 66
L0 29 51
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!i113 1
R21
R22
R14
vclassic_weight_counter
R53
!i10b 1
!s100 iSh[g`g5>cWceJD42Qo;F0
R3
I_`V03;?cO6J47eW0nSYnn1
R4
R0
R5
Z71 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
Z72 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
!i122 37
L0 263 44
R8
r1
!s85 0
31
R60
Z73 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
Z74 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
!i113 1
R21
R22
R14
vclk_source
R23
!i10b 1
!s100 BIhfU1bj;RU06U[H^Eoj@0
R3
INg1@1:[eOR]`mo;C0M5go3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
!i122 26
L0 6 20
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!i113 1
R21
R22
R14
vcomb_nonspec_allocator
R23
!i10b 1
!s100 oIWjFa@@PdX<OOfCff_0d1
R3
IQbZNieBZ2ZGKV7DMzlmkf3
R4
R0
R5
Z75 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
Z76 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
!i122 28
L0 32 255
R8
r1
!s85 0
31
R26
Z77 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
Z78 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
!i113 1
R21
R22
R14
vcomb_nonspec_v2_allocator
R23
!i10b 1
!s100 dgK0]VOoP@D[0F<@KHnc=1
R3
Ikc6LzDFhF_Il553WLHU>?1
R4
R0
R5
R75
R76
!i122 28
L0 302 221
R8
r1
!s85 0
31
R26
R77
R78
!i113 1
R21
R22
R14
vcomb_spec1_allocator
R53
!i10b 1
!s100 Ke7Y8V:hzAA?ghPSXFcT62
R3
I]_>GjZZ<K[U5TB]3lV<>c0
R4
R0
R5
Z79 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
Z80 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
!i122 41
L0 31 232
R8
r1
!s85 0
31
R60
Z81 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
Z82 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
!i113 1
R21
R22
R14
vcomb_spec2_allocator
R15
!i10b 1
!s100 ]8QlNW1JV;HTHi?Ba[aEz0
R3
I8QEDk=RSmE6IU[0=nDa3P2
R4
R0
R5
Z83 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
Z84 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
!i122 70
L0 33 228
R8
r1
!s85 0
31
R18
Z85 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
Z86 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
!i113 1
R21
R22
R14
vcombined_vc_sw_alloc
R15
!i10b 1
!s100 I7zkB=J6=2A8FYe`aA^dH2
R3
I9mcQif:W23Gl>3?CS4njo0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
!i122 71
L0 29 253
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!i113 1
R21
R22
R14
vcongestion_out_based_3port_avb_ovc
R2
!i10b 1
!s100 S9PAhfZl881?f=LLRENV70
R3
IicE_4z1FzHcIhS:oeoW241
R4
R0
R5
Z87 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
Z88 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
!i122 7
L0 741 65
R8
r1
!s85 0
31
R9
Z89 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
Z90 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
!i113 1
R21
R22
R14
vcongestion_out_based_avb_ovc_not_granted_ivc
R2
!i10b 1
!s100 E2<?iH>oO`]5mZY`AV5`71
R3
In0bT4h8oVJEdOKiL_7i8K2
R4
R0
R5
R87
R88
!i122 7
L0 1110 158
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_based_avb_ovc_w2
R2
!i10b 1
!s100 eI8nAbCAfMfODJ6MZ^2eZ1
R3
I=_AjK]clR_=h>P56LA4hn0
R4
R0
R5
R87
R88
!i122 7
L0 821 92
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_based_avb_ovc_w3
R2
!i10b 1
!s100 a6AM_TeS15L^bC8n=W47N3
R3
I?XmZaE3M4J]GDK?OH;5U10
R4
R0
R5
R87
R88
!i122 7
L0 926 68
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_based_avb_ovc_w4
R2
!i10b 1
!s100 WQIH_f`deJj_HICWoG@L=3
R3
Ig^^ZG@`@g]4DPbdl[l>B]0
R4
R0
R5
R87
R88
!i122 7
L0 1002 94
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_based_ivc_notgrant
R2
!i10b 1
!s100 ;@D^hBRBY7KUnAdDZ`eIH0
R3
ImY@^b]hmFGEE<dU4Z;LAT2
R4
R0
R5
R87
R88
!i122 7
L0 633 95
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_based_ivc_req
R2
!i10b 1
!s100 QPg8Q_QSg72n8cPC>RZ>90
R3
I`91la<F[?aP>[fSS6VVUM2
R4
R0
R5
R87
R88
!i122 7
L0 581 41
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcongestion_out_gen
R2
!i10b 1
!s100 fN[Vf:K=C^Z?k:jU2cXOX0
R3
I6LRMY5KZ:7F9_<28[aL4Y1
R4
R0
R5
R87
R88
!i122 7
L0 1421 147
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vcrc_32_combinational
R2
!i10b 1
!s100 X28U[51TIKP2CXUfSD<=d1
R3
I:@I7SHQSc[WSdigI_Aa:`2
R4
R0
R5
Z91 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
Z92 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
!i122 15
L0 126 50
R8
r1
!s85 0
31
R9
Z93 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
Z94 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
!i113 1
R21
R22
R14
vcrc_32_multi_channel
R2
!i10b 1
!s100 ]S6^dB>YQFh<W:DBjAcmF1
R3
IzI7mEazeW;;GcjANe15GB0
R4
R0
R5
R91
R92
!i122 15
L0 39 70
R8
r1
!s85 0
31
R9
R93
R94
!i113 1
R21
R22
R14
vcredit_counter
R2
!i10b 1
!s100 OTiI[Ef22c;TU[8gKo5Cf3
R3
I]71O5J^kQ6o4TEGSDCdTf1
R4
R0
R5
R67
R68
!i122 9
L0 28 407
R8
r1
!s85 0
31
R9
R69
R70
!i113 1
R21
R22
R14
vcrossbar
R2
!i10b 1
!s100 8;BBi:Yl_TUdEC3MGVXQ20
R3
ISGI[YMTAfPL`4I]7CZ]2Q0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
!i122 3
L0 28 196
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!i113 1
R21
R22
R14
vCS_GEN
R1
R2
!i10b 1
!s100 EmF@:W1;f5C79a]=?ZMz;0
R3
IWDUA9YmTOm7fYF3^Kf6EX0
R4
S1
R0
R5
R6
R7
!i122 14
L0 680 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@s_@g@e@n
vcustom_or
R1
R2
!i10b 1
!s100 92UCgD]Z0NHKA:7XiQY@E3
R3
IA@mi<KA3lO<o_NcokYi_[2
R4
S1
R0
R5
R6
R7
!i122 14
L0 154 26
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdebug_IVC_flit_type_order_check
R33
!i10b 1
!s100 4b_C82]4mU7z=Dn1i_CT=2
R3
If1Km>PfbXAi?i?BD=0ak61
R4
R0
R5
R63
R64
!i122 59
L0 10 66
R8
r1
!s85 0
31
R36
R65
R66
!i113 1
R21
R22
R14
ndebug_@i@v@c_flit_type_order_check
vdebug_mesh_edges
R33
!i10b 1
!s100 cKSAmXioolA@ToNlM@7iZ2
R3
IiN_g]0ZD=aJQjWg5<Y22;2
R4
R0
R5
R63
R64
!i122 59
L0 271 64
R8
r1
!s85 0
31
R36
R65
R66
!i113 1
R21
R22
R14
vdebug_mesh_tori_route_ckeck
R33
!i10b 1
!s100 T3bl]dI]3BJ[jZNRWKOh92
R3
IZ^Y`jj[G<0biZPjb=MhQS3
R4
R0
R5
R63
R64
!i122 59
L0 79 190
R8
r1
!s85 0
31
R36
R65
R66
!i113 1
R21
R22
R14
vdestp_generator
R2
!i10b 1
!s100 feg=@?G?D0VgCJ80QUWMO2
R3
IV^U1m_R0V=`YQBB66QQ[]0
R4
R0
R5
Z95 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
Z96 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
!i122 10
L0 912 86
R8
r1
!s85 0
31
R9
Z97 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
Z98 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
!i113 1
R21
R22
R14
vdistance_gen
R15
!i10b 1
!s100 M9nSO@f0e=:>86DZcW`YP1
R3
IH]94>z7bbaci2YIW@CIY?3
R4
R0
R5
Z99 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
Z100 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
!i122 77
L0 986 54
R8
r1
!s85 0
31
R18
Z101 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
Z102 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
!i113 1
R21
R22
R14
vduato_mesh_routing
R1
R53
!i10b 1
!s100 n_XLo]ZFmh:o=WKkLTOA52
R3
IRPj^AgN;WZzQ75iVdUQEi0
R4
S1
R0
R5
Z103 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
Z104 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
!i122 47
L0 649 116
R8
r1
!s85 0
31
R60
Z105 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
Z106 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
!i113 1
R12
R44
R14
vextract_header_flit_info
R33
!i10b 1
!s100 V=eGajzo5kNlJMJKX4S1O2
R3
IIAkNLlUM>BCoX:kmkSVkk2
R4
R0
R5
Z107 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
Z108 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
!i122 64
L0 130 118
R8
r1
!s85 0
31
R36
Z109 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
Z110 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
!i113 1
R21
R22
R14
vfast_minimum_number
R1
R2
!i10b 1
!s100 `j[aB5TY86YTbbk0m0@;`1
R3
Id2F^bfJm9SnX@MSiKI22n1
R4
S1
R0
R5
R6
R7
!i122 14
L0 554 31
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vfattree_add_ss_port
R53
!i10b 1
!s100 GoFF]NamgI:>7H@T?=NFT1
R3
I<YmOT?LA7Oem;an14_hSW1
R4
R0
R5
Z111 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
Z112 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
!i122 44
L0 1323 36
R8
r1
!s85 0
31
R60
Z113 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
Z114 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
!i113 1
R21
R22
R14
vfattree_conventional_routing
R53
!i10b 1
!s100 _=2A?hP^26Gh[jBllo4l@2
R3
IEN@Zb[hg][@z:b36jiRZC1
R4
R0
R5
R111
R112
!i122 44
L0 727 93
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_destp_generator
R53
!i10b 1
!s100 7RG<W3ZmNYRbikch?dTh^1
R3
I>5@bgM?5lILG5XJaBQ;9:3
R4
R0
R5
R111
R112
!i122 44
L0 1396 51
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_destport_decoder
R53
!i10b 1
!s100 3778Mn7z[[JDEZ>chO3JX1
R3
IGE49LdjTcXD8PmJQ3ibiE2
R4
R0
R5
R111
R112
!i122 44
L0 1003 15
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_destport_up_select
R53
!i10b 1
!s100 ZjEmH=b63gaNYl?0[IE<62
R3
IJ^f<=OAa=M]fM[[dF]jTf0
R4
R0
R5
R111
R112
!i122 44
L0 701 18
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_deterministic_look_ahead_routing
R53
!i10b 1
!s100 PVLT]5m[QAZko;6Ll5nDH2
R3
IRgN`7hFfXR@VijC`Hj9?J2
R4
R0
R5
R111
R112
!i122 44
L0 914 88
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_distance_gen
R53
!i10b 1
!s100 1jhIAI9kRh<LO5l<A7OWR1
R3
IeH0U[dPfZmjfjD:oaG<ED0
R4
R0
R5
R111
R112
!i122 44
L0 1059 66
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_look_ahead_routing
R53
!i10b 1
!s100 R_HL=XDI@G1LEcgo>QM9<0
R3
ImoIK]:3`UVg11cVX2gzPk2
R4
R0
R5
R111
R112
!i122 44
L0 828 73
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_mask_non_assignable_destport
R53
!i10b 1
!s100 <dd3Ja7Sl>WDJT8KfZ<Q;2
R3
I]kH@0@LdFi:>1J0>>8Fnb2
R4
R0
R5
R111
R112
!i122 44
L0 1026 26
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_nca_destp_up_routing
R53
!i10b 1
!s100 e>^6c1R6CUQUQ[k_bgO9X3
R3
Id:DlIkV4D=LV=Md7mN:PI2
R4
R0
R5
R111
R112
!i122 44
L0 483 102
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_nca_random_up_routing
R53
!i10b 1
!s100 JghcELSNG:DnXfKI6@?E_3
R3
IFK^]UL`FF:WRmIM13<GkX2
R4
R0
R5
R111
R112
!i122 44
L0 371 104
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_nca_straight_up_routing
R53
!i10b 1
!s100 ^4ggeZPJ18K9og=il==Sk1
R3
IFEnoaA4R3:nABQIP0mBB^2
R4
R0
R5
R111
R112
!i122 44
L0 592 107
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_noc
R53
!i10b 1
!s100 ObdB1K[Li<I]mj1z5O0k>2
R3
IK[4Nmz:bC@7Mn0cQmIbFc3
R4
R0
R5
R111
R112
Z115 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v
!i122 44
L0 24 484
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_router_addr_decode
R53
!i10b 1
!s100 ?2Z;<>:D0U9z?GAA`Qd;V3
R3
IWz4EAmBA:Y:L94?eldR[E2
R4
R0
R5
R111
R112
!i122 44
L0 1360 33
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfattree_ssa_check_destport
R53
!i10b 1
!s100 znd`8ak:`W25]mSgX^8[d2
R3
I<a^M;QEBlhAeVL0D7@loD2
R4
R0
R5
R111
R112
!i122 44
L0 1277 44
R8
r1
!s85 0
31
R60
R113
R114
!i113 1
R21
R22
R14
vfifo_ram
R1
R2
!i10b 1
!s100 OU8TF@90049JKW8boP`YG0
R3
Ik>8MOMGn9B2:T@lZnIccc2
R4
S1
R0
Z116 w1599136421
Z117 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
Z118 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
!i122 13
L0 714 56
R8
r1
!s85 0
31
R9
Z119 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
Z120 !s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
!i113 1
Z121 o-work work
Z122 !s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vflit_buffer
R1
R2
!i10b 1
!s100 ;[7502Q4>d7C<cDL6NUYV0
R3
I9VnY2FL[CQPW:lMCH9llM1
R4
S1
R0
R116
R117
R118
!i122 13
L0 32 671
R8
r1
!s85 0
31
R9
R119
R120
!i113 1
R121
R122
R14
vfwft_fifo
R1
R2
!i10b 1
!s100 j:=P8e?`@OkAf49WzaQim3
R3
ICjN^2_Z0f5Y2X<EX1nBME1
R4
S1
R0
R116
R117
R118
!i122 13
L0 876 186
R8
r1
!s85 0
31
R9
R119
R120
!i113 1
R121
R122
R14
vfwft_fifo_with_output_clear
R1
R2
!i10b 1
!s100 ^[cRWSM9nnLG>Nk::MI?m0
R3
IA2KSJR96OkV4EOA[SX5Z;2
R4
S1
R0
R116
R117
R118
!i122 13
L0 1084 183
R8
r1
!s85 0
31
R9
R119
R120
!i113 1
R121
R122
R14
vgeneric_single_port_ram
R1
R53
!i10b 1
!s100 8DoSk`W`kPb0XzgDb6Pl^0
R3
I21UPI2]]omb^?_CWAo=@Z3
R4
S1
R0
R5
Z123 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
Z124 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
!i122 39
L0 130 67
R8
r1
!s85 0
31
R60
Z125 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
Z126 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
!i113 1
R12
R44
R14
vhdr_flit_weight_update
R33
!i10b 1
!s100 =:YdOJ=;CJ6=3<mjCHzBg2
R3
IT@^=DUnW20ik2HbYc=H:Z1
R4
R0
R5
R107
R108
!i122 64
L0 403 46
R8
r1
!s85 0
31
R36
R109
R110
!i113 1
R21
R22
R14
vheader_flit_generator
R33
!i10b 1
!s100 =fmSag[48NT^JNJbTQf`Z3
R3
I:X@Cke3c:KBAdbaiPz`[80
R4
R0
R5
R107
R108
!i122 64
L0 31 96
R8
r1
!s85 0
31
R36
R109
R110
!i113 1
R21
R22
R14
vheader_flit_update_lk_route_ovc
R33
!i10b 1
!s100 @@Q<a3`A94[:N5JIdFGNC0
R3
IoT3`k:dFc4S?NdXmhjzH^2
R4
R0
R5
R107
R108
!i122 64
L0 259 139
R8
r1
!s85 0
31
R36
R109
R110
!i113 1
R21
R22
R14
vinjection_ratio_ctrl
R15
!i10b 1
!s100 P[H66UcU:_[8`UNMDjH0@3
R3
IZdh^@9[McNN`eB2l162nR3
R4
R0
R5
R99
R100
!i122 77
L0 707 116
R8
r1
!s85 0
31
R18
R101
R102
!i113 1
R21
R22
R14
vinout_ports
R15
!i10b 1
!s100 nKEe7bVR1U;SNd`O@Oezo0
R3
IB;Bm0oj0ic[S?5=Ul?NF50
R4
R0
R5
Z127 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
Z128 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
!i122 73
L0 29 538
R8
r1
!s85 0
31
R18
Z129 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
Z130 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
!i113 1
R21
R22
R14
vinport_module
R2
!i10b 1
!s100 b_1HoQiZdOSBILWzhbBz92
R3
I3;Vhmjo^4>BXf>W;@oT?L3
R4
R0
R5
R67
R68
!i122 9
L0 445 81
R8
r1
!s85 0
31
R9
R69
R70
!i113 1
R21
R22
R14
vinport_module_can
R53
!i10b 1
!s100 ?nH<4j>@dACLeL4<KAHEY2
R3
I6T=z_o`K?N<WL1A7BDo6j3
R4
R0
R5
R58
R59
!i122 45
L0 425 96
R8
r1
!s85 0
31
R60
R61
R62
!i113 1
R21
R22
R14
vinput_ports
R2
!i10b 1
!s100 i_]G[=<9j9ZCGC^?9K<Gn2
R3
I01e:gF]W:`MhoW=mJUfQS0
R4
R0
R5
R95
R96
!i122 10
L0 31 182
R8
r1
!s85 0
31
R9
R97
R98
!i113 1
R21
R22
R14
vinput_queue_per_port
R2
!i10b 1
!s100 Z_biXLcR8MffWj;49haHM1
R3
I4zkgmTI`AHC7U[BAYSD3W1
R4
R0
R5
R95
R96
!i122 10
L0 221 685
R8
r1
!s85 0
31
R9
R97
R98
!i113 1
R21
R22
R14
vjtag_control_port
Z131 !s110 1599197216
!i10b 1
!s100 B4=<[5[efCHYiR]UEJ0Ze0
R3
I[UBcUH[ZOLSn=Z2FdL2cG2
R4
R0
R5
Z132 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
Z133 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
!i122 87
L0 63 99
R8
r1
!s85 0
31
Z134 !s108 1599197216.000000
Z135 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
Z136 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
!i113 1
R21
Z137 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/
R14
vjtag_source_probe
R131
!i10b 1
!s100 [25mgm_^2P3CV84A7]fE13
R3
Iim@kVeoB4RD>CF2>@:WVV2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
!i122 85
L0 35 120
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!i113 1
R21
R137
R14
vjtag_system_en
R131
!i10b 1
!s100 [^LQZm9:Le<2CfZ[Y5=Mf0
R3
ICWNT:`f<h1]KS=l_QR^M^3
R4
R0
R5
R132
R133
!i122 87
L0 40 20
R8
r1
!s85 0
31
R134
R135
R136
!i113 1
R21
R137
R14
vjtag_uart_wb
R2
!i10b 1
!s100 _Q9DmDSjRJi;k4d?Y=IVj2
R3
IBhQ`?2bVNmP8;LEY?6mQ:3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
!i122 17
L0 6 144
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!i113 1
R21
R22
R14
vlook_ahead_routing
R23
!i10b 1
!s100 Y<AK92;67oz;B4=z0L;7U3
R3
I2j>FEXS``TA2lWYQhf73P1
R4
R0
R5
Z138 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
Z139 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
!i122 21
L0 205 184
R8
r1
!s85 0
31
R26
Z140 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
Z141 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
!i113 1
R21
R22
R14
vmesh_dir
R1
R53
!i10b 1
!s100 =E_hNfj]6HI16;g>jSUmT0
R3
IF=]=Y92F`^EE8B_AnZDAM3
R4
S1
R0
R5
R103
R104
!i122 47
L0 770 52
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
vmesh_tori_dspt_clear_gen
R33
!i10b 1
!s100 Jfn4ln<1bFcJXXA;6_GeA2
R3
I[<mfmUU8KLRP`DS5Z1NS@1
R4
R0
R5
Z142 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
Z143 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
!i122 60
L0 214 43
R8
r1
!s85 0
31
R36
Z144 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
Z145 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
!i113 1
R21
R22
R14
vmesh_tori_endp_addr_decode
R33
!i10b 1
!s100 kA=8bjjl034_`Z5<494_K0
R3
Ik`HQBObAV7Jc2XLgYEY=h1
R4
R0
R5
R142
R143
!i122 60
L0 1099 77
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_tori_router_addr_decode
R33
!i10b 1
!s100 f8?njVW9g8aeSI]HzjfOG3
R3
IOWEFF^X;SlC<VSo;SGUlT2
R4
R0
R5
R142
R143
!i122 60
L0 1044 52
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_adaptive_avb_ovc_mux
R33
!i10b 1
!s100 :WcS6=ZkPaPOFSG[zM1BZ1
R3
Id?MN^_40gU:ieznA=VAcH2
R4
R0
R5
R142
R143
!i122 60
L0 515 54
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_adaptive_dest_encoder
R33
!i10b 1
!s100 MTF<J[dKS0bX:L9YZ_eUQ1
R3
In5J^^^U74WEJ8=][zA`B83
R4
R0
R5
R142
R143
!i122 60
L0 673 46
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_adaptive_look_ahead_routing
R23
!i10b 1
!s100 >8h]6ahn?dOC;h9bMiO0<0
R3
IHIM_JTLY]T``m@nQS=eEY0
R4
R0
R5
R24
R25
!i122 22
L0 253 141
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_add_ss_port
R33
!i10b 1
!s100 EF@5>CX^Mj;DOY4jO`oUG1
R3
IUYY:P2d1oE[;Z_=LB>CF[3
R4
R0
R5
R142
R143
!i122 60
L0 994 44
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_conventional_routing
R23
!i10b 1
!s100 zzMV=@2fBOWOPM992OU2<2
R3
In4[W6o1z_3b;>5aEN7WeP2
R4
R0
R5
R24
R25
!i122 22
L0 723 314
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_destp_decoder
R33
!i10b 1
!s100 I:XBfI=?Q;[O<TR1kJ6nh2
R3
I]Xi_<@728DBR@mOdWS8CV1
R4
R0
R5
R142
R143
!i122 60
L0 1307 129
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_destp_generator
R33
!i10b 1
!s100 >11:emh1nEF[i0eR_@Ffc2
R3
IK0iYW^U9SjWiG?:B?Z43i3
R4
R0
R5
R142
R143
!i122 60
L0 1242 64
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_deterministic_look_ahead_routing
R23
!i10b 1
!s100 oOQS6zkY;CT>fhY?]J[4N0
R3
IJfaeP2GnS2BNI^Rkg6[2n1
R4
R0
R5
R24
R25
!i122 22
L0 128 113
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_distance_gen
R33
!i10b 1
!s100 _T^8]j9<M11SbDC?_dO7d2
R3
I1jRh43U>foaoJS[g4eK7X2
R4
R0
R5
R142
R143
!i122 60
L0 730 145
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_dynamic_portsel_control
R33
!i10b 1
!s100 Fb>0]XQOVVh[m@l;h1Jz`1
R3
I?kB[eCnj7U2`;hCf=SkcF0
R4
R0
R5
R142
R143
!i122 60
L0 1442 137
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_look_ahead_routing
R23
!i10b 1
!s100 <=Sbli`lzG@;Yjg67[PA40
R3
IJT<_`0LV7<`?C=@d0CgBj1
R4
R0
R5
R24
R25
!i122 22
L0 8 108
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_mask_non_assignable_destport
R33
!i10b 1
!s100 KnRYSm:bF6J^2g`mN>fGD2
R3
IMUQ31OO:_LDB5M4X=ngY10
R4
R0
R5
R142
R143
!i122 60
L0 261 151
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_next_router_addr_predictor
R23
!i10b 1
!s100 0kk9ln[V^2NTfXDShNB060
R3
IeD>Y034MePBM[b479a25l1
R4
R0
R5
R24
R25
!i122 22
L0 406 100
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_next_router_inport_predictor
R23
!i10b 1
!s100 z?[Qg0XXoK3zFKQfGa;UA1
R3
IX7aA2=O1HO[L27JP>`:h20
R4
R0
R5
R24
R25
!i122 22
L0 514 48
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_ni_conventional_routing
R23
!i10b 1
!s100 A^AMEf:Zc2TzN3Y4F5T5M0
R3
IUZdz4RNjS3PPd9ihVoJ`E0
R4
R0
R5
R24
R25
!i122 22
L0 1044 80
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vmesh_torus_noc
R15
!i10b 1
!s100 l9o00nD3_FR`KcaJJ6a;A1
R3
I^CYKjW_<c_P4[;f;85L>B0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
R115
!i122 75
L0 39 567
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!i113 1
R21
R22
R14
vmesh_torus_port_presel_based_dst_routers_vc
R2
!i10b 1
!s100 H@EZc8MngF9WzDF0JNWV_2
R3
IYb]1zKP?in:IOk79;FoKg1
R4
R0
R5
R87
R88
!i122 7
L0 293 54
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vmesh_torus_port_selector
R33
!i10b 1
!s100 1Q:;G_KEW;S9kS[fJ6K]=0
R3
I?Y6IE_K8YCel494Qj9MTZ3
R4
R0
R5
R142
R143
!i122 60
L0 582 82
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_ssa_check_destport
R33
!i10b 1
!s100 KEZRScIMkdz?Foe0XWBBA2
R3
I=`c4f^GonG^b?BIcnc1h22
R4
R0
R5
R142
R143
!i122 60
L0 877 115
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_swap_port_presel_gen
R33
!i10b 1
!s100 2eN9KQ1ed`;GR`1c7GYTh2
R3
I6kSA7`?9=6<E:h?Q^PPa?1
R4
R0
R5
R142
R143
!i122 60
L0 422 83
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmesh_torus_vc_alloc_request_gen_adaptive
R33
!i10b 1
!s100 T0SASZ^BV`Kdo6Nc30Und2
R3
INUL@5IDAd4Zm1>l9fhLnj0
R4
R0
R5
R142
R143
!i122 60
L0 46 165
R8
r1
!s85 0
31
R36
R144
R145
!i113 1
R21
R22
R14
vmor1k
R2
!i10b 1
!s100 1Mk9;Qj48aBXUFU<<<R7f3
R3
IB^157`5_MIhg_Cl?SYYd22
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
!i122 6
L0 3 216
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!i113 1
R21
R22
R14
vmor1k_mpsoc
!s110 1599197210
!i10b 1
!s100 LADdH:NO6?j7a^ZGZkenT1
R3
I[YbbF^FTe0Hh?7Eo:VWLC3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
!i122 0
L0 2 300
R8
r1
!s85 0
31
Z146 !s108 1599197210.000000
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!i113 1
R21
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_mpsoc_top
R1
R2
!i10b 1
!s100 YgAMXNNzLoIAdog92FgV;0
R3
IWYaz]9m`G3Ph0[h@gl30G2
R4
S1
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
!i122 2
L0 30 43
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!i113 1
R12
Z147 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_tile
R131
!i10b 1
!s100 IQ@ofPQE?MQzOA^FSWL`c2
R3
IG]oUImWMm>0k=bPD_BLKN0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
!i122 89
L0 30 838
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!i113 1
R21
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/
R14
vmor1kx
R23
!i10b 1
!s100 bj_EFibGSWEVVMUROGUY92
R3
I4d][GfD4P>]idDRGDOYGJ2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
!i122 18
L0 18 557
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!i113 1
R21
R22
R14
vmor1kx_branch_prediction
R33
!i10b 1
!s100 5;J;dBGH<ai4[zH48Y]_63
R3
IC=fXYZDeV87jUfBI9Y5lb3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
!i122 61
L0 19 34
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!i113 1
R21
R22
R14
vmor1kx_bus_if_avalon
R33
!i10b 1
!s100 A3B^93QHRHV<BD>hJm34^2
R3
IR[>5BgLLGn`:NQie]>W`k1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
!i122 55
L0 15 80
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!i113 1
R21
R22
R14
vmor1kx_bus_if_wb32
R53
!i10b 1
!s100 6UI>KecXD7_[k[<]Zo=^:0
R3
IQ?TW>naR5TlFkV2B4:`k52
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
!i122 48
L0 19 168
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!i113 1
R21
R22
R14
vmor1kx_cache_lru
R23
!i10b 1
!s100 ii]410N6IT>AKbNXmRD>a1
R3
I=?<Ze5kQB5WeXJ7W<5@_U2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
!i122 24
L0 87 196
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!i113 1
R21
R22
R14
vmor1kx_cfgrs
R131
!i10b 1
!s100 H:KVzRNOW>z:UE6B<G1^>0
R3
I6[5H02bhZ@SmZ7]QYLU:<2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
!i122 80
L0 24 218
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!i113 1
R21
R22
R14
vmor1kx_cpu
R33
!i10b 1
!s100 bCo:J903=K1QczNLdeXEI1
R3
I=zZXYJWh8[En@mH[DI]7_0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
!i122 49
L0 21 600
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!i113 1
R21
R22
R14
vmor1kx_cpu_cappuccino
R2
!i10b 1
!s100 4aQK6R5J=S99?VD<_d69g0
R3
IiBg=DgDil3@oQ3FC:m`:E2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
!i122 8
L0 17 1471
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_cpu_espresso
R15
!i10b 1
!s100 R[V<OIOXiG]aHcIKD6f8N2
R3
IHYi3RmfKHVITVBUe2V_X00
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
!i122 72
L0 17 745
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!i113 1
R21
R22
R14
vmor1kx_cpu_prontoespresso
R33
!i10b 1
!s100 >C2<fbJ0b36IG4KWImIc93
R3
IlHNRJ3zEe74:h@=UlH8Nn2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
!i122 58
L0 17 851
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!i113 1
R21
R22
R14
vmor1kx_ctrl_cappuccino
R53
!i10b 1
!s100 d5X9:;nGBhEa_GCXjh;1d3
R3
IOKgf<^4TAGnzn^<nGR[0N0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
!i122 40
L0 29 1373
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_ctrl_espresso
R15
!i10b 1
!s100 CN`G[?8bTz=:bGnl[RLND3
R3
IA6WH`KXOl>RC:EO9ndMaR2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
!i122 69
L0 30 1421
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!i113 1
R21
R22
R14
vmor1kx_ctrl_prontoespresso
R23
!i10b 1
!s100 ;3oa7z8K1IWRTJZNhSdYm2
R3
I:Wko8lgjT8>eVaUN==j3X1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
!i122 33
L0 30 1462
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!i113 1
R21
R22
R14
vmor1kx_dcache
R53
!i10b 1
!s100 6X@ze:H8MH;840?k?_Z^d1
R3
I4?UF?=RYRBVW1dlNo`LB<3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
!i122 36
L0 17 670
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!i113 1
R21
R22
R14
vmor1kx_decode
R33
!i10b 1
!s100 CS1YA3DIj6`NmfB3LK^UK1
R3
INn9iN^LG@]>SYEO^H@=BO0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
!i122 53
L0 25 477
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!i113 1
R21
R22
R14
vmor1kx_decode_execute_cappuccino
R2
!i10b 1
!s100 >F?=FX9oWRzmHgV9bHIF<0
R3
IlYT`lNEN4l:j:<Kz4=8EC2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
!i122 12
L0 22 526
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_dmmu
R15
!i10b 1
!s100 IzdkjM1J[CN@3fIgQ>]F33
R3
I2zQ:94U6797ihWk8]Vl`n3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
!i122 78
L0 15 395
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!i113 1
R21
R22
R14
vmor1kx_execute_alu
R23
!i10b 1
!s100 VL6[AFBJ;ZOc=a;lMC<Ch2
R3
IEZ4feDeHAVzbM:4=KVOaH1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
!i122 20
L0 19 726
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!i113 1
R21
R22
R14
vmor1kx_execute_ctrl_cappuccino
R23
!i10b 1
!s100 oV@B`ngGPB9?fgPMjac^l2
R3
I4^CJEUfHARHIiAQK_CLk;3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
!i122 29
L0 20 314
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_fetch_cappuccino
R2
!i10b 1
!s100 FbGoad0iO8TWB;SVa1AGW1
R3
I6g66DXKXZ[d<?hioQMn:S3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
!i122 11
L0 21 616
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_fetch_espresso
R33
!i10b 1
!s100 3z7^RfIAXeiLFmGDSR7Ee3
R3
IRG=^U_Pfz9FQ?L@J@B`>;1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
!i122 51
L0 24 264
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!i113 1
R21
R22
R14
vmor1kx_fetch_prontoespresso
R23
!i10b 1
!s100 Oo;TNLdi=UZgbBi3:8BYE2
R3
Ib>eN9dGzL[a3AjX[=6jdi2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
!i122 25
L0 24 526
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!i113 1
R21
R22
R14
vmor1kx_fetch_tcm_prontoespresso
R33
!i10b 1
!s100 LGZeY?>jmPNQ<JI[3l1dC0
R3
ISZ5l5g8FEjIXbQj:n[gMb3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
!i122 57
L0 39 429
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!i113 1
R21
R22
R14
vmor1kx_icache
R33
!i10b 1
!s100 l85FI6UDZco0WZkgV[9En3
R3
IG=Cjeg<YI0PQomQk?4W=A2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
!i122 62
L0 17 467
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!i113 1
R21
R22
R14
vmor1kx_immu
R33
!i10b 1
!s100 bSTMkNK;Vzfj;L;9f]J7E0
R3
IBa6CTnLb_g[^=R;hPaPic0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
!i122 56
L0 15 397
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!i113 1
R21
R22
R14
vmor1kx_lsu_cappuccino
R23
!i10b 1
!s100 I<KUZ][3z6^DRkYcjUYVB0
R3
IQjzf8?k3:Z`T8j;z@Jon40
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
!i122 30
L0 21 836
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_lsu_espresso
R131
!i10b 1
!s100 _:k[Gk<W65`<eL?nR<Oem3
R3
IcIS8Q`WfN_01J45;ik5_83
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
!i122 83
L0 22 254
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!i113 1
R21
R22
R14
vmor1kx_pic
R23
!i10b 1
!s100 0HVIPDnWhPR8=dR3b=_kE3
R3
IBd^Lz<]FQSILR?CDn2O<52
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
!i122 34
L0 17 118
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!i113 1
R21
R22
R14
vmor1kx_rf_cappuccino
R131
!i10b 1
!s100 <J]KZNc7KACZOe[OUC9iJ3
R3
INn7Uc`HVh_X?7`aGAn9<23
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh
!i122 81
L0 19 433
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_rf_espresso
R23
!i10b 1
!s100 Djg2M_CKmZL1[Mdeh^CFI0
R3
IUjbAo`@?`_ocOPBgcz=SZ0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
!i122 23
L0 19 162
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!i113 1
R21
R22
R14
vmor1kx_simple_dpram_sclk
R33
!i10b 1
!s100 OEjDi1e9niG40m2;52cVP0
R3
I1QPSPYj00f0LZN`YbY6>;3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
!i122 52
L0 16 48
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!i113 1
R21
R22
R14
vmor1kx_store_buffer
R53
!i10b 1
!s100 b>D4gNchg6^PMYg9WVBBc0
R3
I07gc?0Z>Y_D;P7`Jd9F?g1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
!i122 46
L0 16 74
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!i113 1
R21
R22
R14
vmor1kx_ticktimer
R33
!i10b 1
!s100 gzZ87bBY?<2KM>S4KZ_=J3
R3
I^HVk0Yd=N9Jg16?UfK>C00
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
!i122 63
L0 17 74
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!i113 1
R21
R22
R14
vmor1kx_true_dpram_sclk
R131
!i10b 1
!s100 8W^Sch1Yh22caVBY?BU9k3
R3
IPZK^nb4H0=VRbP@B?IYbL2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
!i122 82
L0 13 44
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!i113 1
R21
R22
R14
vmor1kx_wb_mux_cappuccino
R15
!i10b 1
!s100 MJ_dG<0;kge8Gz>zBBmOX1
R3
Ib<i2U<VA_ILBAWa2b^2K]3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
!i122 67
L0 19 37
R8
r1
!s85 0
31
R18
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!i113 1
R21
R22
R14
vmor1kx_wb_mux_espresso
R23
!i10b 1
!s100 5CCId1Ghb9>X4d37;Z1>D1
R3
IzWNankcDfnIfT8]4NcSEQ0
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
!i122 32
L0 19 35
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!i113 1
R21
R22
R14
vmy_one_hot_arbiter
R1
R2
!i10b 1
!s100 Bf3cIdJK;aeVDVLi>TkMm3
R3
IENkiSmFJoVj[IM_n1XG:80
R4
S1
R0
R39
R40
R41
!i122 4
L0 340 55
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vmy_one_hot_arbiter_ext_priority
R1
R2
!i10b 1
!s100 [:G1EE750[U_Ul@<S^79A0
R3
ILa4R3b4Amf?B1SF8B9Z?T3
R4
S1
R0
R39
R40
R41
!i122 4
L0 887 45
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vmy_one_hot_arbiter_priority_en
R1
R2
!i10b 1
!s100 g=W2_Va51<_Mm?n_<WQf?2
R3
I51_eGO5f6AOTf2H5L=bf:1
R4
S1
R0
R39
R40
R41
!i122 4
L0 486 53
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vnegetive_first_routing
R1
R53
!i10b 1
!s100 iH^Bn7h8UBRe87IGXMLQ;3
R3
I53_WGf<UibKKH5n131AeF0
R4
S1
R0
R5
R103
R104
!i122 47
L0 386 108
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
vnext_router_addr_selector_bin
R23
!i10b 1
!s100 OGUnYO>H<LXLiFO?_@<<e1
R3
ITN_Mc8MT@ca<;g:zL13Y]1
R4
R0
R5
R138
R139
!i122 21
L0 452 57
R8
r1
!s85 0
31
R26
R140
R141
!i113 1
R21
R22
R14
vnext_router_addr_selector_onehot
R23
!i10b 1
!s100 lS2C>hMJV[[Gi0zaoJh253
R3
IAZaCIh=^H;]DnFfNfXmG`1
R4
R0
R5
R138
R139
!i122 21
L0 399 48
R8
r1
!s85 0
31
R26
R140
R141
!i113 1
R21
R22
R14
vni_conventional_routing
R23
!i10b 1
!s100 l0]KiYSm6aYU_KhiD:HUB0
R3
IE1ZLZE<LQfLLcbQIf6Qc`3
R4
R0
R5
R138
R139
!i122 21
L0 31 164
R8
r1
!s85 0
31
R26
R140
R141
!i113 1
R21
R22
R14
vni_master
R1
R15
!i10b 1
!s100 M5I_g=Zk>gP@S0dS>4=WK3
R3
I8X:o59IFX1CZbi;E[zXlh2
R4
S1
R0
R5
Z148 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
Z149 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
R115
!i122 76
L0 36 978
R8
r1
!s85 0
31
R18
Z150 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
Z151 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
!i113 1
R12
R44
R14
vni_vc_dma
R2
!i10b 1
!s100 ;O2Q2<G_@di5mJ>UPIGON3
R3
IZ8BI=S[T`4@EkMznaWR<>2
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
!i122 16
L0 37 527
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!i113 1
R21
R22
R14
vni_vc_wb_slave_regs
R53
!i10b 1
!s100 [LOPaaHB9l09nDBa7BlZa1
R3
Ic::ZoYA63BcJV]]j:]O>72
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
!i122 38
L0 33 229
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!i113 1
R21
R22
R14
vnoc
R53
!i10b 1
!s100 gSH1LR6LS@o>mPG?BYJB52
R3
ICSU[OP>O5I62HSKi=bXb01
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
R115
!i122 42
L0 31 334
R8
r1
!s85 0
31
R60
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!i113 1
R21
R22
R14
vnonspec_sw_alloc
R23
!i10b 1
!s100 ]MGWS9F;Pc>6jn3CR7GGJ3
R3
IZ3EUa8OHH@SE?W9JFL>gn0
R4
R0
R5
R75
R76
!i122 28
L0 531 203
R8
r1
!s85 0
31
R26
R77
R78
!i113 1
R21
R22
R14
vnormalizer
R2
!i10b 1
!s100 IoLk98EcV_JJ`CEU4i?O]0
R3
ILf8n2Qb33kP1ZVUBX2KBE2
R4
R0
R5
R87
R88
!i122 7
L0 1342 54
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vnorth_last_routing
R1
R53
!i10b 1
!s100 R?D8c<RPkY4V<nho_zLkR1
R3
I@N4>OPcC6Da7UG=l[bl<R1
R4
S1
R0
R5
R103
R104
!i122 47
L0 266 109
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
vodd_even_routing
R1
R53
!i10b 1
!s100 GF[WfCG[:UaNRReWYezXR2
R3
IdU[jF_iJehJ>mP]n10<OP1
R4
S1
R0
R5
R103
R104
!i122 47
L0 505 129
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
vone_hot_demux
R1
R2
!i10b 1
!s100 E6oaaPUD<OYRKb]1ek0dM2
R3
IKYc==5=oYk]B?VU?<OgRQ0
R4
S1
R0
R5
R6
R7
!i122 14
L0 121 23
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_mux
R1
R2
!i10b 1
!s100 :nc^ZR@o?^S87d>>DAYDk0
R3
IG]LOm1Ccbf[Yz<EiUo7En0
R4
S1
R0
R5
R6
R7
!i122 14
L0 47 61
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_to_bin
R1
R2
!i10b 1
!s100 2^Pm]n^LzE1iWZnnJi1X50
R3
I:HE^nOPe@ImM`>RnYL0^[0
R4
S1
R0
R5
R6
R7
!i122 14
L0 264 53
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
voutput_vc_status
R15
!i10b 1
!s100 eON>JDR89TL00P<i9Y5]g3
R3
IMGnEIm>f0BjM8<[nY@ieY0
R4
R0
R5
R127
R128
!i122 73
L0 578 106
R8
r1
!s85 0
31
R18
R129
R130
!i113 1
R21
R22
R14
voutput_weight_latch
R53
!i10b 1
!s100 m4;JB2Nao5:@Zo;2ALV_B3
R3
IP14i0hWR3IHUAW[[PF[_:1
R4
R0
R5
R71
R72
!i122 37
L0 1084 51
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vovc_status
R1
R15
!i10b 1
!s100 6UdQ<OK@z;lNGCGAJ[O=e3
R3
Ij9UDYWPHHBT3@PeoRAfQe3
R4
S1
R0
R5
R148
R149
!i122 76
L0 872 50
R8
r1
!s85 0
31
R18
R150
R151
!i113 1
R12
R44
R14
vpacket_gen
R15
!i10b 1
!s100 KaPogLIR4AMNSGe0z_zKH1
R3
IOF1`QEF0VC]VQhd_R?EH41
R4
R0
R5
R99
R100
!i122 77
L0 834 143
R8
r1
!s85 0
31
R18
R101
R102
!i113 1
R21
R22
R14
vparallel_count_normalize
R2
!i10b 1
!s100 <1EUO5l1]4OXFSXi]Ol<Y1
R3
I?zS[1V0LT6<BTS<Ncc]DR3
R4
R0
R5
R87
R88
!i122 7
L0 1276 59
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vparallel_counter
R1
R2
!i10b 1
!s100 dPdS7UUzZhFomEOZmOKPV1
R3
IDTVdaWXZ62::=6?YG2dPn3
R4
S1
R0
R5
R6
R7
!i122 14
L0 596 80
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vPC_127_7
R1
R2
!i10b 1
!s100 kHW@GY:B16H5Z8AhBjZU]0
R3
I<hWAY1fngj:=o<K:i`6G43
R4
S1
R0
R5
R6
R7
!i122 14
L0 874 38
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_127_7
vPC_15_4
R1
R2
!i10b 1
!s100 :[ZNEE@jA2gIXZMbcKF3Q3
R3
I1@ZRaZ9H?1fRc6E4@9LFU0
R4
S1
R0
R5
R6
R7
!i122 14
L0 750 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_15_4
vPC_31_5
R1
R2
!i10b 1
!s100 8O[Xh1]c8_Cc:Ha]_HCBM3
R3
InDC3iC]??_]_M>?>N31iT3
R4
S1
R0
R5
R6
R7
!i122 14
L0 787 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_31_5
vPC_63_6
R1
R2
!i10b 1
!s100 K0URGD5bhVAUNZ@8@08Se2
R3
IA9@7hI;o4>;X:0blYF]2L2
R4
S1
R0
R5
R6
R7
!i122 14
L0 831 36
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_63_6
vPC_7_3
R1
R2
!i10b 1
!s100 NKfIJXdBziWo5>K<OQ=L73
R3
II]hGiFgnmCQlKG4mzcX8d3
R4
S1
R0
R5
R6
R7
!i122 14
L0 721 22
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_7_3
vport_pre_sel_gen
R2
!i10b 1
!s100 :6GAZg?3ESIOcANC7[5R31
R3
IF8F_h8@hc9>jg:ZHhjOHP2
R4
R0
R5
R87
R88
!i122 7
L0 453 109
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vport_presel_based_dst_ports_credit
R2
!i10b 1
!s100 8dL2hSRC_SI4=LFLReaD60
R3
I1^kB:S^9:nalW>:W`A[9e1
R4
R0
R5
R87
R88
!i122 7
L0 164 120
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vport_presel_based_dst_ports_vc
R2
!i10b 1
!s100 =QOGRED2[hWJQ3^b0_UIF1
R3
IJ;j?II^[V[_STEa8ZEC?M3
R4
R0
R5
R87
R88
!i122 7
L0 48 107
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vport_presel_based_dst_routers_ovc
R2
!i10b 1
!s100 ?^AFJmJAJ^29jGfB=[UTF2
R3
Ih655i540k@CS1ZmP10gRI2
R4
R0
R5
R87
R88
!i122 7
L0 356 87
R8
r1
!s85 0
31
R9
R89
R90
!i113 1
R21
R22
R14
vqsys_jtag_uart_0
R23
!i10b 1
!s100 @OiS1@a`^DhoM7389[e=F2
R3
IooKIab6z^C=@iV]o;gMQG1
R4
R0
R5
R29
R30
!i122 19
L0 327 256
R8
r1
!s85 0
31
R26
R31
R32
!i113 1
R21
R22
R14
vqsys_jtag_uart_0_scfifo_r
R23
!i10b 1
!s100 ;MYXcjhaQR5N]POGHfdzM0
R3
I^Jn;:>diZ6A?WG]>`dEIN1
R4
R0
R5
R29
R30
!i122 19
L0 240 77
R8
r1
!s85 0
31
R26
R31
R32
!i113 1
R21
R22
R14
vqsys_jtag_uart_0_scfifo_w
R23
!i10b 1
!s100 mXoQX4zb@<?=K<6dj4R^>3
R3
Ig[]eYH1`S6eA=SiFVC_LO0
R4
R0
R5
R29
R30
!i122 19
L0 77 75
R8
r1
!s85 0
31
R26
R31
R32
!i113 1
R21
R22
R14
vqsys_jtag_uart_0_sim_scfifo_r
R23
!i10b 1
!s100 amLCgNB>ePZ?2@EXW]f7^1
R3
Im2o?G1Zj@bGT4ahOTZ;YV2
R4
R0
R5
R29
R30
!i122 19
L0 162 68
R8
r1
!s85 0
31
R26
R31
R32
!i113 1
R21
R22
R14
vqsys_jtag_uart_0_sim_scfifo_w
R23
!i10b 1
!s100 Cbgbc0j9_;Kk4:4O6C0A_3
R3
Ijgi[Nn_I?WQ>JBXWn>_k<0
R4
R0
R5
R29
R30
!i122 19
L0 21 46
R8
r1
!s85 0
31
R26
R31
R32
!i113 1
R21
R22
R14
vremove_receive_port_one_hot
R23
!i10b 1
!s100 GLa`3aPlT7WVifWc_3Bi@1
R3
I`Ii`:iaDngEE4K]fIoobn2
R4
R0
R5
R24
R25
!i122 22
L0 611 67
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vremove_sw_loc_one_hot
R23
!i10b 1
!s100 05MD>GP3?b0A2?iSb>6T:3
R3
IK2<5BglIOekV?L`TnclJS1
R4
R0
R5
R24
R25
!i122 22
L0 570 31
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vrouter
R33
!i10b 1
!s100 E57g5lH6hnCz96fk]HAHG2
R3
I6BC4S=zlNL5TOidd=kS`T1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
R115
!i122 50
L0 32 579
R8
r1
!s85 0
31
R36
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!i113 1
R21
R22
R14
vrra_priority_lock
R53
!i10b 1
!s100 0<aZ6B=d4lOloP8fi]4Z_0
R3
I@VkdQn[6T`;ceUV`bEBl;2
R4
R0
R5
R71
R72
!i122 37
L0 137 60
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vRxD_fifo
R33
!i10b 1
!s100 NO4<eNH4MH7AD99g>P?Q:0
R3
I_E6`bY1fMM5J0X^04Fb9K2
R4
R0
R5
R34
R35
!i122 54
L0 217 111
R8
r1
!s85 0
31
R36
R37
R38
!i113 1
R21
R22
R14
n@rx@d_fifo
vsingle_port_ram
R1
R53
!i10b 1
!s100 EAXilgH:AMnVhj0<FmdC50
R3
INOb9Tjk_G7HEccelFR;9=2
R4
S1
R0
R5
R123
R124
!i122 39
L0 391 67
R8
r1
!s85 0
31
R60
R125
R126
!i113 1
R12
R44
R14
vsingle_port_ram_top
R1
R15
!i10b 1
!s100 ]WN`8mVYT8SeHBal7mb?H2
R3
IYceke7k<XOIToVje>5e4I0
R4
S1
R0
R5
Z152 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
Z153 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
!i122 68
L0 202 294
R8
r1
!s85 0
31
R18
Z154 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
Z155 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
!i113 1
R12
R44
R14
vspec_sw_alloc
R53
!i10b 1
!s100 aUn<b9^ab]L81bFaYQ8Nj1
R3
IHhm6Edkmc]gi;>=bl:2^V3
R4
R0
R5
R79
R80
!i122 41
L0 274 187
R8
r1
!s85 0
31
R60
R81
R82
!i113 1
R21
R22
R14
vspec_sw_alloc2
R15
!i10b 1
!s100 OI]46KaPjSzdLmAAcUo=g0
R3
I<5MWgQGK<iU82D7BZ<EN?0
R4
R0
R5
R83
R84
!i122 70
L0 270 187
R8
r1
!s85 0
31
R18
R85
R86
!i113 1
R21
R22
R14
vspec_sw_alloc_can
R15
!i10b 1
!s100 ^PF7WkaZ40WLgf2dXTb4b1
R3
I`RoR]T?9e?_>KoXlWAEGa2
R4
R0
R5
R45
R46
!i122 79
L0 332 174
R8
r1
!s85 0
31
R18
R47
R48
!i113 1
R21
R22
R14
vspec_sw_alloc_sub2
R15
!i10b 1
!s100 ;jgJji_f@9d[SgjoRB5Sb3
R3
I<ZnmE:P5FK2zX5I8AeS372
R4
R0
R5
R83
R84
!i122 70
L0 685 225
R8
r1
!s85 0
31
R18
R85
R86
!i113 1
R21
R22
R14
vss_allocator
R15
!i10b 1
!s100 HEMR:VzKDoE15H[TQ1MiL2
R3
IFEUB<oPYc>8o;:W>KEVLR2
R4
R0
R5
R16
R17
!i122 74
L0 35 210
R8
r1
!s85 0
31
R18
R19
R20
!i113 1
R21
R22
R14
vssa_check_destport
R15
!i10b 1
!s100 Xb_7kd:g:C>?0Z9n@H:DO1
R3
IBboY25Ai4JG8oAG<OU3Z=3
R4
R0
R5
R16
R17
!i122 74
L0 464 75
R8
r1
!s85 0
31
R18
R19
R20
!i113 1
R21
R22
R14
vssa_per_vc
R15
!i10b 1
!s100 N_6;M5@lnzm8<e4_PRZ5o2
R3
IBh=F8kEIM10T4KW=kWKBJ2
R4
R0
R5
R16
R17
!i122 74
L0 253 208
R8
r1
!s85 0
31
R18
R19
R20
!i113 1
R21
R22
R14
vsw_alloc_sub
R53
!i10b 1
!s100 cKLLOGZU]GGjd_;hh6H2V0
R3
Ia^lJE^@0;IQNEBDUbC1m@0
R4
R0
R5
R79
R80
!i122 41
L0 469 217
R8
r1
!s85 0
31
R60
R81
R82
!i113 1
R21
R22
R14
vsw_alloc_sub2
R15
!i10b 1
!s100 dVcoKkW[6gk2BVZI?TUV`2
R3
IEeg8E<o6C2X<b=QRGX80Y2
R4
R0
R5
R83
R84
!i122 70
L0 465 217
R8
r1
!s85 0
31
R18
R85
R86
!i113 1
R21
R22
R14
vsw_mask_gen
R2
!i10b 1
!s100 n_So]dQ^meSbil05:mBC=0
R3
Icz5adD7o_<2:`1`[kNKbE1
R4
R0
R5
R67
R68
!i122 9
L0 534 99
R8
r1
!s85 0
31
R9
R69
R70
!i113 1
R21
R22
R14
vsw_mask_gen_can
R53
!i10b 1
!s100 @S;aV2PK<WXn]KS;GC:;n3
R3
Ij:iEg@a[aeAFOMUgeMDg42
R4
R0
R5
R58
R59
!i122 45
L0 529 99
R8
r1
!s85 0
31
R60
R61
R62
!i113 1
R21
R22
R14
vswa_input_port_arbiter
R23
!i10b 1
!s100 gM[DMCDMQ_ZM3=mDRV>]L3
R3
I;:CLn;JJSP:mQH;3T08k=2
R4
R0
R5
R75
R76
!i122 28
L0 743 102
R8
r1
!s85 0
31
R26
R77
R78
!i113 1
R21
R22
R14
vswa_output_port_arbiter
R23
!i10b 1
!s100 WQ1m]C]5SRP;m5bPaSL8H0
R3
ILaD=??XWjaa^8g`CF5:^<2
R4
R0
R5
R75
R76
!i122 28
L0 855 99
R8
r1
!s85 0
31
R26
R77
R78
!i113 1
R21
R22
R14
vtestbench
R1
R2
!i10b 1
!s100 8oShZD50iOANj882zVaPO3
R3
I?Fdk0`SRK2feRij<5eMTH1
R4
S1
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
!i122 1
L0 26 123
R8
r1
!s85 0
31
R146
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!i113 1
R12
R147
R14
vthermo_arbiter
R1
R2
!i10b 1
!s100 B6M4jd4Y9?:3E[BjYomU@0
R3
IJBHkPH;jH]]44=cWJ8Pgj0
R4
S1
R0
R39
R40
R41
!i122 4
L0 568 63
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vthermo_arbiter_ext_priority
R1
R2
!i10b 1
!s100 i^^=N^kZ:H;]VUQKKfz133
R3
I;0bl;M:mM1=4=_>gA@2=B3
R4
S1
R0
R39
R40
R41
!i122 4
L0 708 65
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vthermo_arbiter_priority_en
R1
R2
!i10b 1
!s100 :Bjk]i`o7RmSUAJCjkKKW0
R3
I?eEzc@zaZf3<0zL<GA?cH2
R4
S1
R0
R39
R40
R41
!i122 4
L0 636 64
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vthermo_gen
R1
R2
!i10b 1
!s100 Qb?_Lh76HZ5PV39n7ScR23
R3
I:2V_m91GzMSX^bI=1]3ig1
R4
S1
R0
R39
R40
R41
!i122 4
L0 548 16
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vtimer
R23
!i10b 1
!s100 Q?SHJZAP4Wo[Y1H?QC8SX3
R3
I[Ne<fZBRfR^XkPZ9LzXGQ3
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
!i122 27
L0 36 194
R8
r1
!s85 0
31
R26
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!i113 1
R21
R22
R14
Ytrace
R1
R131
!i10b 1
!s100 oEo3JlFT=^:R9d99Lc2Pl0
R3
IM`n_835C2Y3B?1B?fczCE1
R4
S1
R0
Z156 w1599138337
Z157 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
Z158 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
!i122 90
L0 119 0
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
Z159 !s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
!i113 1
R121
Z160 !s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/
R14
vtrace_buffer
R1
R131
!i10b 1
!s100 fJ96_m`437?7OeDWLHK2J1
R3
If2`Z>kFMZ7>DT_BOj^Kna3
R4
S1
R0
R156
R157
R158
!i122 90
L0 18 100
R8
r1
!s85 0
31
R134
Z161 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
R159
!i113 1
R121
R160
R14
vtranc_dir
R131
!i10b 1
!s100 W0k^<Y@:UO@XPiIgH0BRM0
R3
IPA>L01Nz?zQbHjOn@1kbA1
R4
R0
R5
Z162 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
Z163 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
!i122 84
L0 634 90
R8
r1
!s85 0
31
R134
Z164 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
Z165 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
!i113 1
R21
R22
R14
vtranc_duato_routing
R131
!i10b 1
!s100 `UD[WIaIjM8m>@n]7gk7C3
R3
I4cCgRA?7iVli3>a2Yl;>Q0
R4
R0
R5
R162
R163
!i122 84
L0 505 119
R8
r1
!s85 0
31
R134
R164
R165
!i113 1
R21
R22
R14
vtranc_negetive_first_routing
R131
!i10b 1
!s100 ?WP@?S24JIY3OU2^?C7ob2
R3
I07JNU4U7eDT4LzoZHCm;j0
R4
R0
R5
R162
R163
!i122 84
L0 371 118
R8
r1
!s85 0
31
R134
R164
R165
!i113 1
R21
R22
R14
vtranc_north_last_routing
R131
!i10b 1
!s100 4<EzS@ElZDb?WiZl@=TBE1
R3
IPk=RgIOeWM?H5<^;m_b^e3
R4
R0
R5
R162
R163
!i122 84
L0 243 119
R8
r1
!s85 0
31
R134
R164
R165
!i113 1
R21
R22
R14
vtranc_ring_routing
R23
!i10b 1
!s100 DF0f0aa8F@DVTJi<B:OEM0
R3
I=C6Q9e^_bQ;A]m6QaC><?3
R4
R0
R5
R24
R25
!i122 22
L0 1132 91
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vtranc_west_first_routing
R131
!i10b 1
!s100 0C2IC]lnH;K`^kD>>P39E3
R3
IHY3z__fB_FXShd9oD<[4@0
R4
R0
R5
R162
R163
!i122 84
L0 128 107
R8
r1
!s85 0
31
R134
R164
R165
!i113 1
R21
R22
R14
vtranc_xy_routing
R131
!i10b 1
!s100 ^HZPN0MKL<aoo3bPGU;BB0
R3
IL6FWI>e?f1fRfmGij:T:]2
R4
R0
R5
R162
R163
!i122 84
L0 38 80
R8
r1
!s85 0
31
R134
R164
R165
!i113 1
R21
R22
R14
vtree_arbiter
R1
R2
!i10b 1
!s100 7Vie2?kXFPK`4UUIlQzNI2
R3
IPKoVG5lH`U0Y3]Tn`HAIH2
R4
S1
R0
R39
R40
R41
!i122 4
L0 782 93
R8
r1
!s85 0
31
R9
R42
R43
!i113 1
R12
R44
R14
vtree_conventional_routing
R15
!i10b 1
!s100 eEJJ^cECDQbOzj3hd=LLM3
R3
IPEzT=V0n7R4I[kaa[B9CU2
R4
R0
R5
Z166 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
Z167 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
!i122 65
L0 429 49
R8
r1
!s85 0
31
R36
Z168 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
Z169 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
!i113 1
R21
R22
R14
vtree_destp_generator
R15
!i10b 1
!s100 [P4:Q07>FDBcaYZ_HNZKi0
R3
I^4:4j^JEUokCR@EGj7C0b0
R4
R0
R5
R166
R167
!i122 65
L0 690 40
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vtree_destport_decoder
R15
!i10b 1
!s100 B7P6o3NEhS=>UnYAjmb=Q3
R3
I^Ubh_[RBh?^gbS04cf_eV2
R4
R0
R5
R166
R167
!i122 65
L0 652 34
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vtree_deterministic_look_ahead_routing
R15
!i10b 1
!s100 [:fRGEI;zfdl>HG[F^cM>2
R3
Ikk?YgTSROCf4magMg3G0@1
R4
R0
R5
R166
R167
!i122 65
L0 485 77
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vtree_look_ahead_routing
R15
!i10b 1
!s100 B5iUe_GZXC;XFQA]?:VNi3
R3
IHi5HcXeoh7CR[0bE7eELg2
R4
R0
R5
R166
R167
!i122 65
L0 571 72
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vtree_nca_routing
R15
!i10b 1
!s100 @:Od?oM_Ubz4^ggJIkVeB0
R3
I[P0Ni=ebEo:h=UhTZYNdh3
R4
R0
R5
R166
R167
!i122 65
L0 344 78
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vtree_noc
R15
!i10b 1
!s100 Ylc5Z<Zz`>MK[NQ69?Z8G3
R3
In8WmS>TimU8`D0;o8OKWL2
R4
R0
R5
R166
R167
R115
!i122 65
L0 19 462
R8
r1
!s85 0
31
R36
R168
R169
!i113 1
R21
R22
R14
vvc_alloc_request_gen
R15
!i10b 1
!s100 P7e9d`n6XN=[1^JEGg0=`3
R3
I8mTO4Rf4@nfeQN]aECi3I0
R4
R0
R5
R127
R128
!i122 73
L0 692 157
R8
r1
!s85 0
31
R18
R129
R130
!i113 1
R21
R22
R14
vvc_alloc_request_gen_determinstic
R15
!i10b 1
!s100 S494A5PQ6AMDOG4d_gJWa0
R3
I1cBd3`U3AlBPmGY06IdZM3
R4
R0
R5
R127
R128
!i122 73
L0 851 71
R8
r1
!s85 0
31
R18
R129
R130
!i113 1
R21
R22
R14
vvjtag
R131
!i10b 1
!s100 0a_8HQ<IA8XRCg47RPej=2
R3
I647@?27CH3H@Z4d0?eJQ?1
R4
R0
R5
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
!i122 86
L0 41 105
R8
r1
!s85 0
31
R134
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!i113 1
R21
R137
R14
vvjtag_ctrl
R131
!i10b 1
!s100 C8L0>z5;fmL:52ogOoeFX2
R3
Izi?^=L^C@mKgiLD6?:7go1
R4
R0
R5
Z170 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
Z171 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
!i122 88
L0 161 155
R8
r1
!s85 0
31
R134
Z172 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
Z173 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
!i113 1
R21
R137
R14
vvjtag_wb
R131
!i10b 1
!s100 0:<P<X5TiF9A4[B9l<=lI2
R3
Im=^]7z<e;:0Jd3i_fhl_P3
R4
R0
R5
R170
R171
!i122 88
L0 7 150
R8
r1
!s85 0
31
R134
R172
R173
!i113 1
R21
R137
R14
vwb_bram_ctrl
R53
!i10b 1
!s100 DN_40HV1j^]1]JM8UCdl42
R3
I;^RPUE:=6^^05<onl:k102
R4
R0
R5
Z174 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
Z175 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
!i122 43
L0 34 130
R8
r1
!s85 0
31
R60
Z176 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
Z177 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
!i113 1
R21
R22
R14
vwb_burst_bram_ctrl
R53
!i10b 1
!s100 OUj]>Pfh1P=DSin33[IA]0
R3
IQ3Y[zW?_J93>=l^X6dhMZ1
R4
R0
R5
R174
R175
!i122 43
L0 173 348
R8
r1
!s85 0
31
R60
R176
R177
!i113 1
R21
R22
R14
vwb_single_port_ram
R1
R15
!i10b 1
!s100 lWZFZCh=;e3XIf9oi<XfP1
R3
ICleVnaH`feQQ7bIPIMkAY3
R4
S1
R0
R5
R152
R153
!i122 68
L0 37 147
R8
r1
!s85 0
31
R18
R154
R155
!i113 1
R12
R44
R14
vweight_control
R53
!i10b 1
!s100 VIOhHF<DUdMDNFh0UDUzc0
R3
I`Sk1B:B_1JgRSQ0Vld4YE0
R4
R0
R5
R71
R72
!i122 37
L0 315 226
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vweight_counter
R53
!i10b 1
!s100 CLm9ZgcVKEc2`8S[gS53;2
R3
IO1][16Mo:a2bCmE=P=h033
R4
R0
R5
R71
R72
!i122 37
L0 208 47
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vweight_update_per_port
R53
!i10b 1
!s100 ``MZFMFmQ2WYoS5Soi<l:1
R3
IRKm6BoHP3>ZmMYzEQXjQi2
R4
R0
R5
R71
R72
!i122 37
L0 980 100
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vweights_update
R53
!i10b 1
!s100 Uz4z[<n87^XJc[U4g7gj:1
R3
IM3XOV:SD`o8@>C5Ikn<mi0
R4
R0
R5
R71
R72
!i122 37
L0 750 227
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vwest_first_routing
R1
R53
!i10b 1
!s100 IV0dXY57>K[3o?T?6WPV:0
R3
IjhlL5IQIUhb4mVn18]E5m1
R4
S1
R0
R5
R103
R104
!i122 47
L0 156 99
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
vwishbone_bus
R23
!i10b 1
!s100 dPRdZ5>zIk71U2?cBf9B20
R3
ILbLi[BT4EK4FdDTfNiocO3
R4
R0
R5
R49
R50
!i122 31
L0 40 430
R8
r1
!s85 0
31
R26
R51
R52
!i113 1
R21
R22
R14
vwrra
R53
!i10b 1
!s100 aLlNSb0C17^H9_VjFz>8e0
R3
IJGA9;>P]WEZ9Xa0=oeN?90
R4
R0
R5
R71
R72
!i122 37
L0 42 89
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vwrra_contention_gen
R53
!i10b 1
!s100 [[IjV_X>dc9R<69g<[eme1
R3
I406o=C23PSFD_NeHjT0[e1
R4
R0
R5
R71
R72
!i122 37
L0 552 136
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vwrra_inputport_destports_sum
R53
!i10b 1
!s100 `fnd[Ian<^jh8A<ILWXaF2
R3
IHjl=Z9kf3;P=__CB3^=Ob1
R4
R0
R5
R71
R72
!i122 37
L0 690 54
R8
r1
!s85 0
31
R60
R73
R74
!i113 1
R21
R22
R14
vxy_line_routing
R23
!i10b 1
!s100 X2h_NWooS>_eg6^Ga;MeS2
R3
IcDc:m>]Z75=iUFi:mC^@V0
R4
R0
R5
R24
R25
!i122 22
L0 1230 53
R8
r1
!s85 0
31
R26
R27
R28
!i113 1
R21
R22
R14
vxy_mesh_routing
R1
R53
!i10b 1
!s100 PXTnKbf99bgic`][=:0eW0
R3
IFg5@;HOeXT1kez7zd6L650
R4
S1
R0
R5
R103
R104
!i122 47
L0 43 98
R8
r1
!s85 0
31
R60
R105
R106
!i113 1
R12
R44
R14
