# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 16:41:07 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> 1000110001010010
# i :           1 -> 0010011010001000
# i :           2 -> 0000000000000000
# i :           3 -> 1100010100011001
quit -sim
# End time: 16:50:45 on Mar 27,2023, Elapsed time: 0:09:38
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 16:51:02 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> 1000110001010010
# i :           1 -> 0010011010001000
# i :           2 -> 0000000000000000
# i :           3 -> 1100010100011001
# i :           4 -> 0010001000100000
# i :           5 -> 1100001000001001
# i :           6 -> 0010100010100010
# i :           7 -> 0010110010010001
# i :           8 -> 1100000100111010
# i :           9 -> 0000011010010001
# i :          10 -> 0100110000101000
# i :          11 -> 0010100110000000
# i :          12 -> 1111111100001110
# i :          13 -> 0101010101011010
# i :          14 -> 0000011100001000
quit -sim
# End time: 17:43:20 on Mar 27,2023, Elapsed time: 0:52:18
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 18:25:07 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> a1a1
# i :           1 -> b2b2
# i :           2 -> c3c3
# i :           3 -> d4d4
# i :           4 -> f5f5
# i :           5 -> a6a6
# i :           6 -> b7b7
# i :           7 -> c8c8
# i :           8 -> d9d9
# i :           9 -> e1e2
# i :          10 -> f2f2
# i :          11 -> a3a3
# i :          12 -> b4b4
# i :          13 -> c5c5
# i :          14 -> d6d6
quit -sim
# End time: 18:25:55 on Mar 27,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 18:26:06 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> 1010000110100001
# i :           1 -> 1011001010110010
# i :           2 -> 1100001111000011
# i :           3 -> 1101010011010100
# i :           4 -> 1111010111110101
# i :           5 -> 1010011010100110
# i :           6 -> 1011011110110111
# i :           7 -> 1100100011001000
# i :           8 -> 1101100111011001
# i :           9 -> 1110000111100010
# i :          10 -> 1111001011110010
# i :          11 -> 1010001110100011
# i :          12 -> 1011010010110100
# i :          13 -> 1100010111000101
# i :          14 -> 1101011011010110
# test: 1011001010110010, 0
quit -sim
# End time: 18:43:38 on Mar 27,2023, Elapsed time: 0:17:32
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(23): (vlog-2110) Illegal reference to net "dOut".
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 18:44:24 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> 1010000110100001
# i :           1 -> 1011001010110010
# i :           2 -> 1100001111000011
# i :           3 -> 1101010011010100
# i :           4 -> 1111010111110101
# i :           5 -> 1010011010100110
# i :           6 -> 1011011110110111
# i :           7 -> 1100100011001000
# i :           8 -> 1101100111011001
# i :           9 -> 1110000111100010
# i :          10 -> 1111001011110010
# i :          11 -> 1010001110100011
# i :          12 -> 1011010010110100
# i :          13 -> 1100010111000101
# i :          14 -> 1101011011010110
# i :          15 -> 1110011111100111
# test: 1011001010110010, 0
quit -sim
# End time: 18:45:07 on Mar 27,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 4
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(8): (vlog-2730) Undefined variable: 'clk'.
# 
# 
# 2 compiles, 1 failed with 1 error.
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(11): (vlog-2110) Illegal reference to net "_x".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(12): (vlog-2110) Illegal reference to net "_y".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(13): (vlog-2110) Illegal reference to net "_rd".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(15): (vlog-2110) Illegal reference to net "_x".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(16): (vlog-2110) Illegal reference to net "_y".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(17): (vlog-2110) Illegal reference to net "_rd".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(18): (vlog-2110) Illegal reference to net "_wr".
# ** Error: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(19): (vlog-2110) Illegal reference to net "_dIn".
# 
# 
# 2 compiles, 1 failed with 8 errors.
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# ** Error: (vlog-13062) D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(6): near "reg": A verilog net type keyword cannot be followed by the reg keyword.
# 
# 
# 2 compiles, 1 failed with 1 error.
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	--none--
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:04:30 on Mar 27,2023
# Loading work.mazeMemoryTB
# ** Warning: (vsim-3035) Instantiation depth of '/mazeMemoryTB/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/mazeMemoryTB/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /mazeMemoryTB/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v
# Error loading design
# End time: 19:04:30 on Mar 27,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:05:28 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (16) in data on line 1 of file "map.txt". (Max is 4.)    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(11)
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(22)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 22
quit -sim
# End time: 19:15:07 on Mar 27,2023, Elapsed time: 0:09:39
# Errors: 0, Warnings: 5
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:15:18 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
run -all
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(22)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 22
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# Break key hit
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 9
quit -sim
# End time: 19:15:50 on Mar 27,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 4
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:15:58 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(22)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 22
quit -sim
# End time: 19:20:23 on Mar 27,2023, Elapsed time: 0:04:25
# Errors: 0, Warnings: 3
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 19:20:45 on Mar 27,2023
# Loading work.mazeMemory
run -all
# khoone: 0
quit -sim
# End time: 19:23:22 on Mar 27,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:23:34 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# khoone: 0
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(23)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 23
quit -sim
# End time: 19:27:17 on Mar 27,2023, Elapsed time: 0:03:43
# Errors: 0, Warnings: 4
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemory
# vsim -gui work.mazeMemory 
# Start time: 19:27:26 on Mar 27,2023
# Loading work.mazeMemory
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: 0
quit -sim
# End time: 19:32:45 on Mar 27,2023, Elapsed time: 0:05:19
# Errors: 0, Warnings: 2
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:32:51 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: 0
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(23)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 23
quit -sim
# End time: 19:37:07 on Mar 27,2023, Elapsed time: 0:04:16
# Errors: 0, Warnings: 3
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:37:30 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: 0
# test: -> x
# test: -> x
# test: -> x
# test: -> x
# test: -> x
# test: -> x
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(23)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 23
quit -sim
# End time: 19:39:51 on Mar 27,2023, Elapsed time: 0:02:21
# Errors: 0, Warnings: 4
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:40:02 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'x'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /mazeMemoryTB/CUT File: D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v Line: 7
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: x
# test: -> x
# x : -> zzz1, y : -> zzz0
# test: -> x
# x : -> zzz1, y : -> zzz0
# test: -> x
# x : -> zzz1, y : -> zzz0
# test: -> x
# x : -> zzz1, y : -> zzz0
# test: -> x
# x : -> zzz1, y : -> zzz0
# test: -> x
# x : -> zzz1, y : -> zzz0
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(23)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 23
quit -sim
# End time: 19:42:01 on Mar 27,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 4
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:42:18 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: x
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 0
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 1
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(24)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 24
quit -sim
# End time: 19:43:32 on Mar 27,2023, Elapsed time: 0:01:14
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemory
# 
# Top level modules:
# 	mazeMemory
# 
# 
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
# 2 compiles, 0 failed with no errors.
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:43:43 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: x
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 0
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 1
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(26)
#    Time: 310 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 26
quit -sim
# End time: 19:46:06 on Mar 27,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 2
# vlog -work work -stats=none {D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module mazeMemoryTB
# 
# Top level modules:
# 	mazeMemoryTB
# 
# 
vsim -gui work.mazeMemoryTB
# vsim -gui work.mazeMemoryTB 
# Start time: 19:46:16 on Mar 27,2023
# Loading work.mazeMemoryTB
# Loading work.mazeMemory
add wave -position insertpoint  \
sim:/mazeMemoryTB/_clk \
sim:/mazeMemoryTB/_x \
sim:/mazeMemoryTB/_y \
sim:/mazeMemoryTB/_dIn \
sim:/mazeMemoryTB/_rd \
sim:/mazeMemoryTB/_wr \
sim:/mazeMemoryTB/_dOut
run -all
# i :           0 -> 0000000011000111
# i :           1 -> 0110111011011111
# i :           2 -> 0110111000011100
# i :           3 -> 0111111111111101
# i :           4 -> 0000000111111101
# i :           5 -> 1011010100000000
# i :           6 -> 1011000101111101
# i :           7 -> 1011111101111101
# i :           8 -> 1011110001110001
# i :           9 -> 1000011101000111
# i :          10 -> 1011011101110111
# i :          11 -> 0011000001111111
# i :          12 -> 1011111101110111
# i :          13 -> 1000001100110000
# i :          14 -> 1011011111110110
# i :          15 -> 1011000000000110
# khoone: x
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 0
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# test: -> 0
# x : -> 0001, y : -> 0000
# khoone: 1
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# test: -> 1
# x : -> 0000, y : -> 0001
# ** Note: $stop    : D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v(28)
#    Time: 360 ns  Iteration: 0  Instance: /mazeMemoryTB
# Break in Module mazeMemoryTB at D:/uni/term 4/Memari/ComputerArchitecture-CA1/mazeMemoryTB.v line 28
