Notice 0: Reading LEF file:  NangateOpenCellLibrary.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  NangateOpenCellLibrary.lef
Info: Added 34 rows of 252 sites.
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: gcd_pdn.cfg
[INFO] [PDNG-0008] Design Name is gcd
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 40.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
Startpoint: _878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _878_/CK (DFF_X1)
   0.08    0.08 ^ _878_/Q (DFF_X1)
   0.10    0.18 ^ _752_/Z (BUF_X1)
   0.06    0.24 ^ _540_/ZN (XNOR2_X2)
   0.02    0.27 v _562_/ZN (AOI21_X4)
   0.01    0.28 ^ _568_/ZN (INV_X4)
   0.01    0.29 v _579_/ZN (NAND2_X2)
   0.02    0.31 ^ _580_/ZN (NAND2_X4)
   0.01    0.33 v _611_/ZN (NAND2_X2)
   0.02    0.35 ^ _614_/ZN (NAND2_X2)
   0.03    0.38 ^ _647_/ZN (AND2_X2)
   0.01    0.38 v _648_/ZN (INV_X2)
   0.03    0.41 v _651_/ZN (AND3_X4)
   0.06    0.47 v _665_/ZN (OR3_X4)
   0.03    0.49 ^ _669_/ZN (AOI21_X4)
   0.01    0.50 v _676_/ZN (NOR2_X2)
   0.04    0.54 v _677_/ZN (XNOR2_X1)
   0.03    0.57 v _678_/ZN (AND2_X2)
   0.03    0.60 ^ _681_/ZN (OAI21_X1)
   0.02    0.62 v _682_/ZN (OAI21_X1)
   0.03    0.64 v _810_/Z (BUF_X1)
   0.00    0.64 v _876_/D (DFF_X1)
           0.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           9.32   slack (MET)


Resized 198 instances.
Inserted 0 hold buffers.
Warning: found 16 floatiing nets.
 _422_
 _423_
 _424_
 _425_
 _426_
 _427_
 _428_
 _429_
 _430_
 _431_
 _432_
 _433_
 _434_
 _435_
 _436_
 _437_
Design area 2496 u^2 27% utilization.
Startpoint: _881_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _881_/CK (DFF_X1)
   0.08    0.08 ^ _881_/Q (DFF_X1)
   0.04    0.13 ^ _746_/Z (BUF_X1)
   0.05    0.18 ^ _477_/ZN (XNOR2_X1)
   0.06    0.24 ^ _478_/ZN (AND2_X1)
   0.04    0.28 ^ _538_/ZN (AND2_X1)
   0.01    0.29 v _611_/ZN (NAND2_X1)
   0.03    0.32 ^ _614_/ZN (NAND2_X1)
   0.04    0.36 ^ _647_/ZN (AND2_X1)
   0.01    0.36 v _648_/ZN (INV_X1)
   0.03    0.40 v _651_/ZN (AND3_X1)
   0.07    0.47 v _665_/ZN (OR3_X1)
   0.04    0.51 ^ _669_/ZN (AOI21_X1)
   0.01    0.52 v _676_/ZN (NOR2_X1)
   0.04    0.56 v _677_/ZN (XNOR2_X1)
   0.03    0.59 v _678_/ZN (AND2_X1)
   0.03    0.62 ^ _681_/ZN (OAI21_X1)
   0.02    0.63 v _682_/ZN (OAI21_X1)
   0.03    0.66 v _810_/Z (CLKBUF_X1)
   0.00    0.66 v _876_/D (DFF_X1)
           0.66   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           9.30   slack (MET)


[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] NumInstances = 455
[INFO] NumPlaceInstances = 455
[INFO] NumFixedInstances = 0
[INFO] NumDummyInstances = 0
[INFO] NumNets = 526
[INFO] NumPins = 1446
[INFO] DieAreaLxLy = (0, -170)
[INFO] DieAreaUxUy = (136620, 179200)
[INFO] CoreAreaLxLy = (0, 0)
[INFO] CoreAreaUxUy = (95760, 95200)
[INFO] CoreArea = 9116352000
[INFO] NonPlaceInstsArea = 0
[INFO] PlaceInstsArea = 2756824000
[INFO] Util(%) = 30.240429
[INFO] StdInstsArea = 2756824000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 1.05416e-07 HPWL: 8214580
[InitialPlace]  Iter: 2 CG Error: 1.07103e-07 HPWL: 6996324
[InitialPlace]  Iter: 3 CG Error: 9.11604e-08 HPWL: 6988568
[InitialPlace]  Iter: 4 CG Error: 4.2424e-08 HPWL: 6993752
[InitialPlace]  Iter: 5 CG Error: 1.0961e-07 HPWL: 6997827
[INFO] FillerInit: NumGCells = 1102
[INFO] FillerInit: NumGNets = 526
[INFO] FillerInit: NumGPins = 1446
[INFO] TargetDensity = 0.700000
[INFO] AveragePlaceInstArea = 6058953
[INFO] IdealBinArea = 8655647
[INFO] IdealBinCnt = 1053
[INFO] TotalBinArea = 9116352000
[INFO] BinCnt = (32, 32)
[INFO] BinSize = (2993, 2975)
[INFO] NumBins = 1024
[NesterovSolve] Iter: 1 overflow: 0.906445 HPWL: 4405927
[NesterovSolve] Iter: 10 overflow: 0.754795 HPWL: 5760118
[NesterovSolve] Iter: 20 overflow: 0.751329 HPWL: 5747516
[NesterovSolve] Iter: 30 overflow: 0.752463 HPWL: 5742818
[NesterovSolve] Iter: 40 overflow: 0.752445 HPWL: 5746607
[NesterovSolve] Iter: 50 overflow: 0.75247 HPWL: 5745224
[NesterovSolve] Iter: 60 overflow: 0.752328 HPWL: 5745394
[NesterovSolve] Iter: 70 overflow: 0.752254 HPWL: 5744751
[NesterovSolve] Iter: 80 overflow: 0.752273 HPWL: 5745187
[NesterovSolve] Iter: 90 overflow: 0.752039 HPWL: 5746966
[NesterovSolve] Iter: 100 overflow: 0.751472 HPWL: 5749377
[NesterovSolve] Iter: 110 overflow: 0.750926 HPWL: 5752627
[NesterovSolve] Iter: 120 overflow: 0.749845 HPWL: 5758052
[NesterovSolve] Iter: 130 overflow: 0.748544 HPWL: 5768462
[NesterovSolve] Iter: 140 overflow: 0.7467 HPWL: 5783998
[NesterovSolve] Iter: 150 overflow: 0.743748 HPWL: 5805813
[NesterovSolve] Iter: 160 overflow: 0.740194 HPWL: 5834577
[NesterovSolve] Iter: 170 overflow: 0.732845 HPWL: 5866825
[NesterovSolve] Iter: 180 overflow: 0.721277 HPWL: 5909144
[NesterovSolve] Iter: 190 overflow: 0.707593 HPWL: 5982519
[NesterovSolve] Iter: 200 overflow: 0.685309 HPWL: 6051415
[NesterovSolve] Iter: 210 overflow: 0.657027 HPWL: 6131841
[NesterovSolve] Iter: 220 overflow: 0.62172 HPWL: 6209800
[NesterovSolve] Iter: 230 overflow: 0.581384 HPWL: 6289536
[NesterovSolve] Iter: 240 overflow: 0.533591 HPWL: 6343766
[NesterovSolve] Iter: 250 overflow: 0.486805 HPWL: 6395916
[NesterovSolve] Iter: 260 overflow: 0.443329 HPWL: 6421207
[NesterovSolve] Iter: 270 overflow: 0.390982 HPWL: 6433762
[NesterovSolve] Iter: 280 overflow: 0.349539 HPWL: 6484001
[NesterovSolve] Iter: 290 overflow: 0.315804 HPWL: 6526934
[NesterovSolve] Iter: 300 overflow: 0.289067 HPWL: 6558296
[NesterovSolve] Iter: 310 overflow: 0.254349 HPWL: 6564639
[NesterovSolve] Iter: 320 overflow: 0.221857 HPWL: 6594726
[NesterovSolve] Iter: 330 overflow: 0.193134 HPWL: 6615688
[NesterovSolve] Iter: 340 overflow: 0.169622 HPWL: 6651729
[NesterovSolve] Iter: 350 overflow: 0.143702 HPWL: 6666689
[NesterovSolve] Iter: 360 overflow: 0.123765 HPWL: 6680354
[NesterovSolve] Iter: 370 overflow: 0.111985 HPWL: 6707393
[NesterovSolve] Finished with Overflow: 0.0998969
 *****************
 * TritonCTS 2.0 *
 *****************
 Current time: Fri Mar 27 11:58:51 2020
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "nangate45.lut"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "nangate45.sol_list"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 Using OpenSTA to find clock roots.
 Looking for clock sources...
    Clock names: clk 
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Number of user-input clocks: 1 ( "clk" )
 Looking for clock nets in the design
 Net "clk" found
clk
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 35
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(15947, 14816), (84637, 68480)]
 Normalized sink region: [(0.79735, 0.7408), (4.23185, 3.424)]
    Width:  3.4345
    Height: 2.6832
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 18
    Sub-region size: 1.71725 X 2.6832
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 9
    Sub-region size: 1.71725 X 1.3416
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 35
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 21587 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 7 clock buffers.
    Created 7 clock nets.

 Current time: Fri Mar 27 11:58:51 2020
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances           462
multi row instances         0
fixed instances             0
nets                      535
design area            2279.1 u^2
fixed area                0.0 u^2
movable area            630.7 u^2
utilization                28 %
utilization padded         71 %
rows                       34
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     2986.8 u
average displacement      6.5 u
max displacement         24.4 u
original HPWL          3730.5 u
legalized HPWL         8138.8 u
delta HPWL                118 %

Placed 883 filler instances.
Startpoint: _881_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _881_/CK (DFF_X1)
   0.08    0.08 ^ _881_/Q (DFF_X1)
   0.04    0.13 ^ _746_/Z (BUF_X1)
   0.05    0.18 ^ _477_/ZN (XNOR2_X1)
   0.06    0.24 ^ _478_/ZN (AND2_X1)
   0.04    0.28 ^ _538_/ZN (AND2_X1)
   0.01    0.29 v _611_/ZN (NAND2_X1)
   0.03    0.32 ^ _614_/ZN (NAND2_X1)
   0.04    0.36 ^ _647_/ZN (AND2_X1)
   0.01    0.36 v _648_/ZN (INV_X1)
   0.03    0.40 v _651_/ZN (AND3_X1)
   0.07    0.47 v _665_/ZN (OR3_X1)
   0.04    0.51 ^ _669_/ZN (AOI21_X1)
   0.01    0.52 v _676_/ZN (NOR2_X1)
   0.04    0.56 v _677_/ZN (XNOR2_X1)
   0.03    0.59 v _678_/ZN (AND2_X1)
   0.03    0.62 ^ _681_/ZN (OAI21_X1)
   0.02    0.63 v _682_/ZN (OAI21_X1)
   0.03    0.66 v _810_/Z (CLKBUF_X1)
   0.00    0.66 v _876_/D (DFF_X1)
           0.66   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           9.30   slack (MET)


