<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\cmos_8_16bit.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\ddr3_memory_interface\DDR3MI_400M.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\dvi_tx\DVI_TX_Top.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\fifo_top\video_fifo.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\gowin_pll\TMDS_PLL_30HZ.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\gowin_pll\gowin_pll_400M.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\i2c_config.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\i2c_master_bit_ctrl.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\i2c_master_byte_ctrl.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\i2c_master_defines.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\i2c_master_top.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\i2c_master\timescale.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\lut_ov5640_rgb565_1280_720.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\i2c_config_top.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\syn_gen.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\testpattern.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\top.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\vga_timing.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\video_frame_buffer\Video_Frame_Buffer_Top.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\video_timing_check.v<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\fifo_top\fifo_16x8192_256x512.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\fifo_top\fifo_top.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\gowin_sdpb\ram_256X128.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\ddr3\ddr_top.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\ddr3\mem_burst.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\ddr3\mt_lib.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\ddr3\mux_top.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\hdmi_rd.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\ov5640_ctl.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\sensor_top.vhd<br>
D:\FPGA\03-outsourced&nbspproj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\new\algorithm_top.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  2 11:13:32 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 3s, Elapsed time = 0h 0m 7s, Peak memory usage = 2186.926MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2186.926MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.648s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.111s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.134s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 2186.926MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.414s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.183s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 2186.926MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2186.926MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 2186.926MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 25s, Elapsed time = 0h 0m 29s, Peak memory usage = 2186.926MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>134</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>120</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>7548</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>539</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>112</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>6874</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7898</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1733</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2350</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3815</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>409</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>409</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>59</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>8366(7957 LUT, 409 ALU) / 138240</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>7548 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>7548 / 139140</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>64 / 340</td>
<td>19%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cmos0_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos0_vsync_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>cmos0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos0_pclk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>cmos1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos1_pclk_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>cmos2_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cmos2_pclk_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>8</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/de_o_s0/Q </td>
</tr>
<tr>
<td>9</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000</td>
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>10</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.385</td>
<td>185.714</td>
<td>0.000</td>
<td>2.692</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>11</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>26.923</td>
<td>37.143</td>
<td>0.000</td>
<td>13.462</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>12</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>128.432(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos0_vsync</td>
<td>100.000(MHz)</td>
<td>451.467(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos0_pclk</td>
<td>100.000(MHz)</td>
<td>479.329(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cmos1_pclk</td>
<td>100.000(MHz)</td>
<td>479.329(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cmos2_pclk</td>
<td>100.000(MHz)</td>
<td>479.329(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>171.969(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>171.969(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/cmos_8_16bit_inst/cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td>171.969(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>1115.449(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>37.143(MHz)</td>
<td>101.125(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>161.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>4.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/usr1_ddr3_wr_p.data_req_Z_s0/I1</td>
</tr>
<tr>
<td>5.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/usr1_ddr3_wr_p.data_req_Z_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>7.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>7.513</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/I0</td>
</tr>
<tr>
<td>9.083</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/F</td>
</tr>
<tr>
<td>10.476</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1192_s0/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1192_s0/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1193_s0/CIN</td>
</tr>
<tr>
<td>11.121</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/n1193_s0/COUT</td>
</tr>
<tr>
<td>11.533</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>12.112</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.729</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_2/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.399, 54.544%; route: 4.950, 42.195%; tC2Q: 0.382, 3.261%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>4.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/usr2_ddr3_wr_p.data_req_Z_s0/I1</td>
</tr>
<tr>
<td>5.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/usr2_ddr3_wr_p.data_req_Z_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>7.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>7.513</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/I0</td>
</tr>
<tr>
<td>9.083</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/F</td>
</tr>
<tr>
<td>10.476</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/n1192_s0/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/n1192_s0/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/n1193_s0/CIN</td>
</tr>
<tr>
<td>11.121</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/n1193_s0/COUT</td>
</tr>
<tr>
<td>11.533</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>12.112</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.729</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_1/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.399, 54.544%; route: 4.950, 42.195%; tC2Q: 0.382, 3.261%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/n621_s2/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/I0</td>
</tr>
<tr>
<td>3.158</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s7/F</td>
</tr>
<tr>
<td>3.571</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/I0</td>
</tr>
<tr>
<td>4.149</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>mux_top_inst/ddr_top_inst/mem_burst_0/wr_data_cnt_15_s5/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/ddr_top_inst/usr3_ddr3_wr_p.data_req_Z_s0/I1</td>
</tr>
<tr>
<td>5.129</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>mux_top_inst/ddr_top_inst/usr3_ddr3_wr_p.data_req_Z_s0/F</td>
</tr>
<tr>
<td>5.542</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/I1</td>
</tr>
<tr>
<td>6.109</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>6.522</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/I0</td>
</tr>
<tr>
<td>7.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_5_s4/F</td>
</tr>
<tr>
<td>7.513</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>8.504</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/I0</td>
</tr>
<tr>
<td>9.083</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rbin_num_next_8_s3/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/I1</td>
</tr>
<tr>
<td>10.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Big.rgraynext_7_s0/F</td>
</tr>
<tr>
<td>10.476</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1192_s0/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1192_s0/COUT</td>
</tr>
<tr>
<td>11.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1193_s0/CIN</td>
</tr>
<tr>
<td>11.121</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/n1193_s0/COUT</td>
</tr>
<tr>
<td>11.533</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>12.112</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>12.524</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.729</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mux_top_inst/sensor_top_inst/ov5640_ctl_0/sensor_wr_buffer/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.399, 54.544%; route: 4.950, 42.195%; tC2Q: 0.382, 3.261%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.550</td>
<td>0.300</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.935</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.900</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.416</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.381</td>
<td>0.381</td>
<td>tCL</td>
<td>RR</td>
<td>7049</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.793</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_2_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/I0</td>
</tr>
<tr>
<td>2.167</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.550</td>
<td>0.300</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.935</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>1.900</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1.416</td>
<td>-0.484</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.579, 32.400%; route: 0.825, 46.186%; tC2Q: 0.382, 21.414%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
