
---------- Begin Simulation Statistics ----------
final_tick                                 2664409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81576                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872508                       # Number of bytes of host memory used
host_op_rate                                    94166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.73                       # Real time elapsed on the host
host_tick_rate                               76718422                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002664                       # Number of seconds simulated
sim_ticks                                  2664409000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.553552                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  284940                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               289122                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7132                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491520                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1135                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1463                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              328                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605285                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32874                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          147                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    979155                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   972734                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5722                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                114547                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          132768                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4699270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.698460                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.663249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3534557     75.22%     75.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       490056     10.43%     85.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       210815      4.49%     90.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148197      3.15%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        89827      1.91%     95.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        38411      0.82%     96.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        51783      1.10%     97.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        21077      0.45%     97.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       114547      2.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4699270                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.880915                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.880915                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                916513                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1440                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               281228                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3463967                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3174947                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    585719                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8683                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4476                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 34527                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      605285                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    419350                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1086144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7898                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         2077                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3042407                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            57                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.113587                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3621775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             318949                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.570935                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4720389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.743177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.067694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4068715     86.19%     86.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    50495      1.07%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72605      1.54%     88.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35389      0.75%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    92197      1.95%     91.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    80289      1.70%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    33075      0.70%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    63464      1.34%     95.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   224160      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4720389                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       612782                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     22934118                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     24986500                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        65155                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      50221969                       # number of prefetches that crossed the page
system.cpu.idleCycles                          608430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6385                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   579726                       # Number of branches executed
system.cpu.iew.exec_nop                         12126                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.634623                       # Inst execution rate
system.cpu.iew.exec_refs                       917031                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     446980                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23381                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                472464                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                523                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5612                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               450913                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3424815                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                470051                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9971                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3381791                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    122                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8683                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 30506                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5074                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          274                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24359                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        18601                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3763                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2622                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2897789                       # num instructions consuming a value
system.cpu.iew.wb_count                       3362501                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629180                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1823231                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.631003                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3373475                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3821045                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2446082                       # number of integer regfile writes
system.cpu.ipc                               0.531656                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.531656                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                47      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2441875     71.99%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18887      0.56%     72.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   607      0.02%     72.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 633      0.02%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 137      0.00%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1998      0.06%     72.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1038      0.03%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1506      0.04%     72.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1612      0.05%     72.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  102      0.00%     72.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  166      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  152      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 759      0.02%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               473571     13.96%     86.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447862     13.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3391762                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       29372                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008660                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5637     19.19%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    680      2.32%     21.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.13%     21.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  130      0.44%     22.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                84      0.29%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    9      0.03%     22.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1605      5.46%     27.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21185     72.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3386786                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11467505                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3331881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3517521                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3412166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3391762                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 523                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          142344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               741                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            135                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       111511                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4720389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.718534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.427376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3391037     71.84%     71.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              458264      9.71%     81.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              306765      6.50%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              230238      4.88%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160555      3.40%     96.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83366      1.77%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               70028      1.48%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11052      0.23%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9084      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4720389                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.636494                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34301                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              66521                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30620                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             37541                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5054                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4964                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               472464                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              450913                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2334603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          5328819                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   54974                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8322                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3191122                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    90                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5181854                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3446467                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3506201                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    603332                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 232316                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8683                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                267646                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   187389                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3881732                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         594632                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              21523                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201722                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            519                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            34749                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      7961563                       # The number of ROB reads
system.cpu.rob.rob_writes                     6851186                       # The number of ROB writes
system.cpu.timesIdled                           88210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31454                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    9962                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          457                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       379459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       759961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1861                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          305                       # Transaction distribution
system.membus.trans_dist::CleanEvict              152                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8415                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1862                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       677184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  677184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27376                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32881015                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54505250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            354797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       353741                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8572                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        353760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1039                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17131                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1061259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1140461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     45279936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2233920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47513856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             457                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           380959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 380943    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             380959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          817547690                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23317328                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         530638497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            19.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               122888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       229621                       # number of demand (read+write) hits
system.l2.demand_hits::total                   353093                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              122888                       # number of overall hits
system.l2.overall_hits::.cpu.data                 584                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       229621                       # number of overall hits
system.l2.overall_hits::total                  353093                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           18                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1233                       # number of overall misses
system.l2.overall_misses::.cpu.data              9027                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           18                       # number of overall misses
system.l2.overall_misses::total                 10278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96328000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    709866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1431985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        807625985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96328000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    709866000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1431985                       # number of overall miss cycles
system.l2.overall_miss_latency::total       807625985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           124121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       229639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               363371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          124121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       229639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              363371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.939236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000078                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.939236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000078                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78124.898621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78638.085743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 79554.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78578.126581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78124.898621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78638.085743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 79554.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78578.126581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 305                       # number of writebacks
system.l2.writebacks::total                       305                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84017501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    619596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1251985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    704865486                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84017501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    619596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1251985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    704865486                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.939236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.939236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.028285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68140.714517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68638.085743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 69554.722222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68580.023935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68140.714517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68638.085743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 69554.722222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68580.023935                       # average overall mshr miss latency
system.l2.replacements                            457                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25294                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25294                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25294                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       353725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           353725                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       353725                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       353725                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8415                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    660113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     660113000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78444.800951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78444.800951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    575963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    575963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68444.800951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68444.800951                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         122888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       229621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             352509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96328000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1431985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97759985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       124121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       229639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         353760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78124.898621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 79554.722222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78145.471623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84017501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1251985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85269486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68140.714517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 69554.722222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68161.059952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49753000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.589028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.589028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81295.751634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81295.751634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.589028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.589028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71295.751634                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71295.751634                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17099                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17099                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17131                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17131                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17099                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17099                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    330325000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    330325000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19318.381192                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19318.381192                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10987.101746                       # Cycle average of tags in use
system.l2.tags.total_refs                      742844                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.115053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6097.534478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       920.558147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3968.928807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.080314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.186082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.121122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.335300                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        18368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7904                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000549                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.820587                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6106956                       # Number of tag accesses
system.l2.tags.data_accesses                  6106956                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         577728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             657728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29593054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216831575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       432366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             246856995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29593054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29593054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7326203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7326203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7326203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29593054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216831575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       432366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            254183198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340406500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        305                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90012751                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               282706501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8758.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27508.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.761387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.728150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.684900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          434     17.49%     17.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1300     52.40%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          236      9.51%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           98      3.95%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      2.94%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      1.45%     87.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      1.37%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.52%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257     10.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2481                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    115.122720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2002.755302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            13     81.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.666437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     18.75%     18.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     75.00%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 657728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  657728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    246.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2664351500                       # Total gap between requests
system.mem_ctrls.avgGap                     251781.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       577728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29593054.219528608024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216831575.032211661339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 432366.051908697234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6797755.149453406222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33368000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248839500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       499001                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10768070750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27084.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27566.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     27722.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35305150.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8389500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4447740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34164900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             584640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     210206880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        708133230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        426810720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1392737610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.719151                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1102390750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1473098250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9367680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4967655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39212880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             892620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210206880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        700605240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        433150080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1398403035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.845485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1118723500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1456765500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       269619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269619                       # number of overall hits
system.cpu.icache.overall_hits::total          269619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       149730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         149730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       149730                       # number of overall misses
system.cpu.icache.overall_misses::total        149730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2162118470                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2162118470                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2162118470                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2162118470                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       419349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       419349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       419349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       419349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.357053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.357053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.357053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.357053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14440.115341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14440.115341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14440.115341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14440.115341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14523                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1468                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.893052                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            145000                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       353741                       # number of writebacks
system.cpu.icache.writebacks::total            353741                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        25609                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        25609                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        25609                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        25609                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       124121                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       124121                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       124121                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       229639                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       353760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1779081475                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1779081475                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1779081475                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   3100833673                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4879915148                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.295985                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.295985                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.295985                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.843593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14333.444582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14333.444582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14333.444582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13503.079499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13794.423191                       # average overall mshr miss latency
system.cpu.icache.replacements                 353741                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       269619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       149730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        149730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2162118470                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2162118470                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       419349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       419349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.357053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.357053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14440.115341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14440.115341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        25609                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        25609                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       124121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       124121                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1779081475                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1779081475                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.295985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.295985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14333.444582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14333.444582                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       229639                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       229639                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   3100833673                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   3100833673                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13503.079499                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13503.079499                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.995357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              623376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            353757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.762159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     5.399777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    10.595580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.337486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.662224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1192455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1192455                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       845216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           845216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       845271                       # number of overall hits
system.cpu.dcache.overall_hits::total          845271                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        49188                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        49190                       # number of overall misses
system.cpu.dcache.overall_misses::total         49190                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2325463911                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2325463911                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2325463911                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2325463911                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       894404                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       894404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       894461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       894461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47277.057636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47277.057636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47275.135414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47275.135414                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       264205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16059                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.452145                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25294                       # number of writebacks
system.cpu.dcache.writebacks::total             25294                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26737                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26737                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26739                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1276315269                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1276315269                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1276500269                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1276500269                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029894                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029894                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47735.919101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47735.919101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47739.267325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47739.267325                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       457174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          457174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145485000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       459879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       459879                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53783.733826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53783.733826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53829.468599                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53829.468599                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       387753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         387753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1633958578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1633958578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.071488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.071488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54731.646614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54731.646614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20781                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20781                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    691210436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    691210436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76183.228921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76183.228921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035088                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035088                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    546020333                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    546020333                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32835.428047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32835.428047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529391333                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529391333                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31835.428047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31835.428047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016779                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016779                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        60800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        60800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.010067                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.010067                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.123985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              872584                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.629721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   982.123985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1816816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1816816                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2664409000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2664409000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
