GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\integer_division\integer_division.v'
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\sdhd.v'
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v'
Analyzing included file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\rom.v'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":697)
Back to file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":697)
Undeclared symbol 'dma_write', assumed default net type 'wire'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":888)
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\uart.v'
Undeclared symbol 'rx_negedge', assumed default net type 'wire'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\uart.v":149)
Analyzing Verilog file 'C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\ws2812.v'
Compiling module 'top'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":23)
Extracting RAM for identifier 'mem_hi'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":647)
Extracting RAM for identifier 'mem_lo'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":648)
Compiling module 'Integer_Division_Top'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\integer_division\integer_division.v":11544)
Compiling module '**'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\integer_division\integer_division.v":11543)
Compiling module 'uart_rx(CLK_FRQ=27000000,BAUD_RATE=115200)'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\uart.v":119)
Compiling module 'uart_tx(CLK_FRQ=27000000,BAUD_RATE=115200)'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\uart.v":12)
Compiling module 'sdhd'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\sdhd.v":9)
Extracting RAM for identifier 'read_before_write_buf'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\sdhd.v":237)
Compiling module 'ws2812'("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\ws2812.v":5)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw2 is unused("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":25)
WARN  (CV0016) : Input GPIO_RX is unused("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":29)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "n17277_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1913_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2710_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17277_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n2708_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n17407_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n2708_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1944_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2772_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17403_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1944_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1943_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2770_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17399_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1943_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1942_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2768_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17395_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1942_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1941_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2766_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17391_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1941_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1940_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2764_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17387_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1940_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1939_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2762_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17383_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1939_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1938_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2760_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17379_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1938_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1937_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2758_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17375_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1937_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1936_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2756_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17371_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1936_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1935_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2754_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17367_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1935_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1934_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2752_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17363_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1934_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1933_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2750_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17359_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1933_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1932_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2748_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17355_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1932_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1931_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2746_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17351_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1931_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1930_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2744_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17347_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1930_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1929_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2742_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17343_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1929_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1928_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2740_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17339_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1928_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1927_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2738_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17335_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1927_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1926_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2736_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17331_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1926_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1925_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2734_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17327_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1925_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1924_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2732_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17323_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1924_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1923_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2730_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17319_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1923_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1922_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2728_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17315_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1922_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1921_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2726_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17311_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1921_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1920_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2724_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17307_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1920_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1919_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2722_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17303_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1919_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1918_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2720_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17299_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1918_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1917_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2718_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17295_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1917_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1916_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2716_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17291_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1916_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1915_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2714_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17287_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1915_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1914_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2712_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17283_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1914_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n1913_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0100) : Find logical loop signal : "n2710_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n17279_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "n1913_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":451)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n17858_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n6040_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":814)
WARN  (AG0100) : Find logical loop signal : "n6049_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n17858_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n6040_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":814)
WARN  (AG0100) : Find logical loop signal : "n6049_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n17860_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s2"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n6040_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":814)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n17862_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s7"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n6045_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":814)
WARN  (AG0100) : Find logical loop signal : "n6051_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n17862_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "n17864_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s5"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s7"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n6045_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":814)
WARN  (AG0100) : Find logical loop signal : "n6051_s0"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "n17864_s"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_MQ_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_15_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_14_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_13_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_12_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_11_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_10_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_9_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_8_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_7_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_6_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_5_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_4_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_3_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_2_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_1_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "REG_KE_AC_0_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "div_execute_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0100) : Find logical loop signal : "div_execute_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":512)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_ENABLE_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s6"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0100) : Find logical loop signal : "REG_KW11L_INT_MONITOR_s3"("C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\top.v":817)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg" completed
[100%] Generate report file "C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project_syn.rpt.html" completed
GowinSynthesis finish
