--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml decoder2to4.twx decoder2to4.ncd -o decoder2to4.twr
decoder2to4.pcf -ucf experiment2-9-2.ucf

Design file:              decoder2to4.ncd
Physical constraint file: decoder2to4.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |output<0>      |    7.765|
a<0>           |output<1>      |    8.033|
a<0>           |output<2>      |    7.959|
a<0>           |output<3>      |    8.019|
a<1>           |output<0>      |    7.360|
a<1>           |output<1>      |    7.733|
a<1>           |output<2>      |    7.554|
a<1>           |output<3>      |    7.719|
enable         |output<0>      |    8.042|
enable         |output<1>      |    8.379|
enable         |output<2>      |    8.236|
enable         |output<3>      |    8.365|
---------------+---------------+---------+


Analysis completed Wed Apr 01 18:21:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



