// Seed: 4177762795
module module_0;
  logic id_0;
  reg   id_1;
  always id_1 <= 1;
endmodule
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
