`timescale 1ps/1ps


// Houses the Floating point IP's
module FPAddWrap_v (
    input clk,
    input reset,
    input enable,
    input [15:0] A,
    input [15:0] B,
    output [15:0] Q,
);

wire [15:0] addA;
wire [15:0] addB;
wire reset_w;

or U (reset_w, ~enable, ~reset);

FPAdd Fpadd (
    .clk    (clk),
    .areset (reset_w),
    .a      (addA),
    .b      (addB),
    .q      (Q)
);

endmodule