Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul  3 17:24:56 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RiconoscitoreOnBoard_timing_summary_routed.rpt -pb RiconoscitoreOnBoard_timing_summary_routed.pb -rpx RiconoscitoreOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : RiconoscitoreOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.125        0.000                      0                  199        0.264        0.000                      0                  199        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.125        0.000                      0                  199        0.264        0.000                      0                  199        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.890ns (20.740%)  route 3.401ns (79.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.020     9.618    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.743    Debouncer_m/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.890ns (20.740%)  route 3.401ns (79.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.020     9.618    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.743    Debouncer_m/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.890ns (20.740%)  route 3.401ns (79.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.020     9.618    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.743    Debouncer_m/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.890ns (20.740%)  route 3.401ns (79.260%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.020     9.618    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.605    15.028    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  Debouncer_m/deb.count_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y56          FDRE (Setup_fdre_C_R)       -0.524    14.743    Debouncer_m/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.890ns (20.980%)  route 3.352ns (79.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.569    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[10]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.742    Debouncer_m/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.890ns (20.980%)  route 3.352ns (79.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.569    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[11]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.742    Debouncer_m/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.890ns (20.980%)  route 3.352ns (79.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.569    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.742    Debouncer_m/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.890ns (20.980%)  route 3.352ns (79.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.971     9.569    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  Debouncer_m/deb.count_reg[9]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y57          FDRE (Setup_fdre_C_R)       -0.524    14.742    Debouncer_m/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.890ns (21.386%)  route 3.272ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.890     9.488    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y59          FDRE                                         r  Debouncer_m/deb.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.603    15.026    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  Debouncer_m/deb.count_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    Debouncer_m/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Debouncer_m/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.890ns (21.386%)  route 3.272ns (78.614%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y58          FDRE                                         r  Debouncer_m/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Debouncer_m/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.825     6.670    Debouncer_m/deb.count_reg_n_0_[15]
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124     6.794 f  Debouncer_m/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.585     7.379    Debouncer_m/deb.count[31]_i_10__0_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124     7.503 f  Debouncer_m/deb.count[31]_i_6__0/O
                         net (fo=3, routed)           0.972     8.474    Debouncer_m/deb.count[31]_i_6__0_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  Debouncer_m/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          0.890     9.488    Debouncer_m/deb.count[31]_i_1__0_n_0
    SLICE_X2Y59          FDRE                                         r  Debouncer_m/deb.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.603    15.026    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  Debouncer_m/deb.count_reg[18]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y59          FDRE (Setup_fdre_C_R)       -0.524    14.741    Debouncer_m/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Riconoscitore/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Riconoscitore/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Riconoscitore/q_reg[0]/Q
                         net (fo=12, routed)          0.175     1.859    Riconoscitore/q_reg_n_0_[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  Riconoscitore/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    Riconoscitore/q[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.120     1.639    Riconoscitore/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  Debouncer_x/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Debouncer_x/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.784    Debouncer_x/count[20]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  Debouncer_x/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    Debouncer_x/data0[20]
    SLICE_X3Y58          FDRE                                         r  Debouncer_x/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  Debouncer_x/deb.count_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    Debouncer_x/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  Debouncer_x/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Debouncer_x/deb.count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.784    Debouncer_x/count[24]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  Debouncer_x/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    Debouncer_x/data0[24]
    SLICE_X3Y59          FDRE                                         r  Debouncer_x/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y59          FDRE                                         r  Debouncer_x/deb.count_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    Debouncer_x/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.602     1.521    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  Debouncer_x/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  Debouncer_x/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.783    Debouncer_x/count[28]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  Debouncer_x/deb.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    Debouncer_x/data0[28]
    SLICE_X3Y60          FDRE                                         r  Debouncer_x/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  Debouncer_x/deb.count_reg[28]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    Debouncer_x/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  Debouncer_x/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Debouncer_x/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.785    Debouncer_x/count[12]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  Debouncer_x/deb.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    Debouncer_x/data0[12]
    SLICE_X3Y56          FDRE                                         r  Debouncer_x/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  Debouncer_x/deb.count_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    Debouncer_x/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Debouncer_x/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Debouncer_x/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.785    Debouncer_x/count[4]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  Debouncer_x/deb.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    Debouncer_x/data0[4]
    SLICE_X3Y54          FDRE                                         r  Debouncer_x/deb.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  Debouncer_x/deb.count_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.105     1.628    Debouncer_x/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Debouncer_x/deb.count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.784    Debouncer_x/count[16]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  Debouncer_x/deb.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    Debouncer_x/data0[16]
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    Debouncer_x/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Debouncer_x/deb.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Debouncer_x/deb.count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.785    Debouncer_x/count[8]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  Debouncer_x/deb.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    Debouncer_x/data0[8]
    SLICE_X3Y55          FDRE                                         r  Debouncer_x/deb.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  Debouncer_x/deb.count_reg[8]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     1.628    Debouncer_x/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Debouncer_m/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_m/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  Debouncer_m/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Debouncer_m/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.810    Debouncer_m/deb.count_reg_n_0_[31]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  Debouncer_m/deb.count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.920    Debouncer_m/deb.count_reg[31]_i_2__0_n_5
    SLICE_X2Y62          FDRE                                         r  Debouncer_m/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  Debouncer_m/deb.count_reg[31]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.134     1.654    Debouncer_m/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Debouncer_x/deb.count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer_x/deb.count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Debouncer_x/deb.count_reg[13]/Q
                         net (fo=2, routed)           0.115     1.778    Debouncer_x/count[13]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  Debouncer_x/deb.count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    Debouncer_x/data0[13]
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  Debouncer_x/deb.count_reg[13]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    Debouncer_x/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     Debouncer_m/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y61     Debouncer_m/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55     Debouncer_m/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     Debouncer_m/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     Debouncer_m/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57     Debouncer_m/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     Debouncer_m/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     Debouncer_m/deb.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y58     Debouncer_m/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/BTN_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/BTN_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     Debouncer_m/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     Debouncer_m/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/BTN_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/BTN_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y61     Debouncer_m/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     Debouncer_m/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55     Debouncer_m/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57     Debouncer_m/deb.count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Riconoscitore/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 4.370ns (58.752%)  route 3.068ns (41.248%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.720     5.323    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Riconoscitore/q_reg[2]/Q
                         net (fo=13, routed)          1.043     6.822    Riconoscitore/q_reg_n_0_[2]
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.152     6.974 r  Riconoscitore/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.025     8.999    state_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.762    12.761 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.761    state[1]
    V14                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.132ns (57.974%)  route 2.995ns (42.026%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.720     5.323    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Riconoscitore/q_reg[2]/Q
                         net (fo=13, routed)          1.133     6.912    Riconoscitore/q_reg_n_0_[2]
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     7.036 r  Riconoscitore/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     8.898    state_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.450 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.450    state[0]
    V15                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 3.976ns (56.952%)  route 3.006ns (43.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.720     5.323    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  Riconoscitore/y_reg/Q
                         net (fo=1, routed)           3.006     8.784    y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.305 r  y_OBUF_inst/O
                         net (fo=0)                   0.000    12.305    y
    H17                                                               r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.212ns (60.402%)  route 2.761ns (39.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.720     5.323    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Riconoscitore/q_reg[0]/Q
                         net (fo=12, routed)          1.049     6.890    Riconoscitore/q_reg_n_0_[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I1_O)        0.124     7.014 r  Riconoscitore/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.726    state_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.296 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.296    state[2]
    V12                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 4.025ns (67.506%)  route 1.937ns (32.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.721     5.324    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  Riconoscitore/q_reg[3]/Q
                         net (fo=13, routed)          1.937     7.717    state_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.286 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.286    state[3]
    V11                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Riconoscitore/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.410ns (75.110%)  route 0.467ns (24.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.601     1.520    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Riconoscitore/q_reg[3]/Q
                         net (fo=13, routed)          0.467     2.129    state_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.398 r  state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.398    state[3]
    V11                                                               r  state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.457ns (72.097%)  route 0.564ns (27.903%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Riconoscitore/q_reg[1]/Q
                         net (fo=12, routed)          0.206     1.867    Riconoscitore/q_reg_n_0_[1]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.912 r  Riconoscitore/state_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.269    state_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.540 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.540    state[2]
    V12                                                               r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.461ns (69.605%)  route 0.638ns (30.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Riconoscitore/q_reg[0]/Q
                         net (fo=12, routed)          0.238     1.921    Riconoscitore/q_reg_n_0_[0]
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.966 r  Riconoscitore/state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.366    state_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.619 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.619    state[0]
    V15                                                               r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.512ns (68.515%)  route 0.695ns (31.485%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Riconoscitore/q_reg[1]/Q
                         net (fo=12, routed)          0.206     1.867    Riconoscitore/q_reg_n_0_[1]
    SLICE_X0Y62          LUT3 (Prop_lut3_I2_O)        0.049     1.916 r  Riconoscitore/state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.488     2.404    state_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.322     3.726 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.726    state[1]
    V14                                                               r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.362ns (61.315%)  route 0.860ns (38.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.600     1.519    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Riconoscitore/y_reg/Q
                         net (fo=1, routed)           0.860     2.520    y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.741 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    y
    H17                                                               r  y (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Riconoscitore/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.929ns (39.256%)  route 2.984ns (60.744%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  x_IBUF_inst/O
                         net (fo=5, routed)           2.252     3.730    Riconoscitore/x_IBUF
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.119     3.849 r  Riconoscitore/q[0]_i_2/O
                         net (fo=1, routed)           0.732     4.581    Riconoscitore/q[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I4_O)        0.332     4.913 r  Riconoscitore/q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.913    Riconoscitore/q[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Riconoscitore/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.627ns (33.453%)  route 3.236ns (66.547%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  x_IBUF_inst/O
                         net (fo=5, routed)           2.658     4.136    Riconoscitore/x_IBUF
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.149     4.285 r  Riconoscitore/y_i_3/O
                         net (fo=1, routed)           0.577     4.862    Riconoscitore/y_i_3_n_0
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.728ns (36.157%)  route 3.050ns (63.843%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  m_IBUF_inst/O
                         net (fo=4, routed)           2.326     3.805    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     3.929 r  Riconoscitore/q[2]_i_4/O
                         net (fo=3, routed)           0.725     4.654    Riconoscitore/q[2]_i_4_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     4.778 r  Riconoscitore/q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.778    Riconoscitore/q[1]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.722ns  (logic 1.728ns (36.587%)  route 2.994ns (63.413%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  m_IBUF_inst/O
                         net (fo=4, routed)           2.326     3.805    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124     3.929 r  Riconoscitore/q[2]_i_4/O
                         net (fo=3, routed)           0.669     4.598    Riconoscitore/q[2]_i_4_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     4.722 r  Riconoscitore/q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.722    Riconoscitore/q[2]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/y_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.511ns  (logic 1.604ns (35.546%)  route 2.908ns (64.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  m_IBUF_inst/O
                         net (fo=4, routed)           2.327     3.806    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.124     3.930 r  Riconoscitore/y_i_1/O
                         net (fo=1, routed)           0.581     4.511    Riconoscitore/y2_out
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C

Slack:                    inf
  Source:                 x_read_strobe
                            (input port)
  Destination:            Debouncer_x/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.610ns (38.499%)  route 2.572ns (61.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  x_read_strobe (IN)
                         net (fo=0)                   0.000     0.000    x_read_strobe
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  x_read_strobe_IBUF_inst/O
                         net (fo=1, routed)           2.572     4.057    Debouncer_x/x_read_strobe_IBUF
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  Debouncer_x/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     4.181    Debouncer_x/BTN_state_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  Debouncer_x/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.601     5.024    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  Debouncer_x/BTN_state_reg/C

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Riconoscitore/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.726ns (41.342%)  route 2.448ns (58.658%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  x_IBUF_inst/O
                         net (fo=5, routed)           2.287     3.764    Riconoscitore/x_IBUF
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.124     3.888 r  Riconoscitore/q[3]_i_3/O
                         net (fo=1, routed)           0.162     4.050    Riconoscitore/q[3]_i_3_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     4.174 r  Riconoscitore/q[3]_i_1/O
                         net (fo=1, routed)           0.000     4.174    Riconoscitore/q[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.601     5.024    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/C

Slack:                    inf
  Source:                 m_read_strobe
                            (input port)
  Destination:            Debouncer_m/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.959ns  (logic 1.612ns (54.477%)  route 1.347ns (45.523%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  m_read_strobe (IN)
                         net (fo=0)                   0.000     0.000    m_read_strobe
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  m_read_strobe_IBUF_inst/O
                         net (fo=1, routed)           1.347     2.835    Debouncer_m/m_read_strobe_IBUF
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.959 r  Debouncer_m/BTN_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.959    Debouncer_m/BTN_state_i_1__0_n_0
    SLICE_X4Y61          FDRE                                         r  Debouncer_m/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600     5.023    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  Debouncer_m/BTN_state_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_read_strobe
                            (input port)
  Destination:            Debouncer_m/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.301ns (34.377%)  route 0.574ns (65.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  m_read_strobe (IN)
                         net (fo=0)                   0.000     0.000    m_read_strobe
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  m_read_strobe_IBUF_inst/O
                         net (fo=1, routed)           0.574     0.830    Debouncer_m/m_read_strobe_IBUF
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.875 r  Debouncer_m/BTN_state_i_1__0/O
                         net (fo=1, routed)           0.000     0.875    Debouncer_m/BTN_state_i_1__0_n_0
    SLICE_X4Y61          FDRE                                         r  Debouncer_m/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Debouncer_m/CLK_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  Debouncer_m/BTN_state_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.292ns (24.651%)  route 0.894ns (75.349%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  m_IBUF_inst/O
                         net (fo=4, routed)           0.894     1.141    Riconoscitore/m_IBUF
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.186 r  Riconoscitore/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.186    Riconoscitore/q[3]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  Riconoscitore/q_reg[3]/C

Slack:                    inf
  Source:                 x_read_strobe
                            (input port)
  Destination:            Debouncer_x/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.299ns (22.583%)  route 1.024ns (77.417%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  x_read_strobe (IN)
                         net (fo=0)                   0.000     0.000    x_read_strobe
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  x_read_strobe_IBUF_inst/O
                         net (fo=1, routed)           1.024     1.277    Debouncer_x/x_read_strobe_IBUF
    SLICE_X4Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.322 r  Debouncer_x/BTN_state_i_1/O
                         net (fo=1, routed)           0.000     1.322    Debouncer_x/BTN_state_i_1_n_0
    SLICE_X4Y59          FDRE                                         r  Debouncer_x/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.873     2.038    Debouncer_x/CLK_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  Debouncer_x/BTN_state_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.337ns (24.940%)  route 1.016ns (75.060%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  m_IBUF_inst/O
                         net (fo=4, routed)           0.893     1.140    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.185 f  Riconoscitore/q[2]_i_2/O
                         net (fo=3, routed)           0.123     1.308    Riconoscitore/q[2]_i_2_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.353 r  Riconoscitore/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.353    Riconoscitore/q[1]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[1]/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.337ns (23.704%)  route 1.086ns (76.296%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  m_IBUF_inst/O
                         net (fo=4, routed)           0.893     1.140    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.185 f  Riconoscitore/q[2]_i_2/O
                         net (fo=3, routed)           0.193     1.378    Riconoscitore/q[2]_i_2_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.423 r  Riconoscitore/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.423    Riconoscitore/q[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  Riconoscitore/q_reg[0]/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/y_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.292ns (20.391%)  route 1.142ns (79.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  m_IBUF_inst/O
                         net (fo=4, routed)           0.958     1.205    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.045     1.250 r  Riconoscitore/y_i_1/O
                         net (fo=1, routed)           0.184     1.434    Riconoscitore/y2_out
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            Riconoscitore/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.337ns (23.465%)  route 1.101ns (76.535%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  m_IBUF_inst/O
                         net (fo=4, routed)           0.893     1.140    Riconoscitore/m_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.185 f  Riconoscitore/q[2]_i_2/O
                         net (fo=3, routed)           0.208     1.393    Riconoscitore/q[2]_i_2_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.438 r  Riconoscitore/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.438    Riconoscitore/q[2]_i_1_n_0
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  Riconoscitore/q_reg[2]/C

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Riconoscitore/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.289ns (18.540%)  route 1.272ns (81.460%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  x_IBUF_inst/O
                         net (fo=5, routed)           1.086     1.332    Riconoscitore/x_IBUF
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.044     1.376 r  Riconoscitore/y_i_3/O
                         net (fo=1, routed)           0.185     1.561    Riconoscitore/y_i_3_n_0
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.872     2.037    Riconoscitore/CLK_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Riconoscitore/y_reg/C





