
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2019.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   set ADI_USE_OOC_SYNTHESIS 1
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##   set ADI_USE_OOC_SYNTHESIS 0
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set p_device "xcvu9p-flga2104-2L-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set p_device "xc7z007sclg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs 4 system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   ## connect an IPI object to GND or VCC
##   ## instantiate xlconstant with the required width module if there isn't any
##   ## already
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name "$p_name_2\_$p_size"
##     if {[get_bd_cells -quiet $p_cell_name] eq ""} {
##       if {$p_name_2 eq "VCC"} {
##         set p_value [expr (1 << $p_size) - 1]
##       } else {
##         set p_value 0
##       }
##       ad_ip_instance xlconstant $p_cell_name
##       set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##       set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     }
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_name_1] [get_bd_pins $p_cell_name/dout]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   if {$device_clk == {}} {
##     set device_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##     } else {
##       set phys_lane $m
##     }
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
## 
##     if {(($n%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##     }
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##     ad_connect  ${device_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {[lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]] == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
## proc stringtohex {str blocksize} {
##   binary scan $str H* hex
##   return [format %0-[expr $blocksize * 2]s $hex]
## }
## proc checksum8bit {hex} {
## 
##   set chks 0
##   for {set i 0} {$i < [string length $hex]} {incr i} {
##     if { ($i+1) % 2 == 0} {
##       set chks [expr $chks + "0x[string range $hex $i-1 $i]"]
##     }
##   }
##   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]]
## }
## proc hexstr_flip {str} {
## 
##   set fstr {}
##   for {set i 0} {$i < [string length $str]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       set line [string range $str [expr $i - 7] $i]
##       set fline {}
##       for {set j 0} {$j < [string length $line]} {incr j} {
##         if { ($j+1) % 2 == 0} {
##           append fline [string reverse [append byte [string index $line $j]]]
##         } else {
##           set byte [string index $line $j]
##         }
##       }
##       append fstr [string reverse $fline]
##     }
##   }
##   return $fstr
## }
## proc sysid_gen_sys_init_file {{custom_string {}}} {
## 
##   # git sha
##   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
##     set gitsha_string 0
##   }
##   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]]
## 
##   #git clean
##   set git_clean_string "f"
##   if {$gitsha_string != 0} {
##     if {[catch {exec git status .} gitstat_string] == 0} {
##       if [expr [string match *modified $gitstat_string] == 0] {
##         set git_clean_string "t"
##       }
##     }
##   }
##   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]]
## 
##   # vadj check
##   set vadj_check_string "vadj"
##   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]]
## 
##   # time and date
##   set thetime [clock seconds]
##   set timedate_hex [hexstr_flip [stringtohex $thetime 12]]
## 
##   # merge components
##   set verh_hex {}
##   set verh_size 448
## 
##   append verh_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex
##   append verh_hex "00000000" [checksum8bit $verh_hex] "000000"
##   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex]
## 
##   # common header
##   # size in lines
##   set table_size 16
##   set comh_size [expr 8 * $table_size]
## 
##   # set version
##   set comh_ver_hex "00000001"
## 
##   set boardname [lindex [split [current_project] _] [expr [llength [split [current_project] _]] - 1]]
## 
##   # board name
##   set boardname_hex [hexstr_flip [stringtohex $boardname 32]]
##   
##   # project name
##   set projname_hex [hexstr_flip [stringtohex [string trimright [string trimright [current_project] $boardname] _] 32]]
## 
##   # custom string
##   set custom_hex [hexstr_flip [stringtohex $custom_string 64]]
## 
##   # pr offset
##   # not used
##   set pr_offset "00000000"
## 
##   # init - generate header
##   set comh_hex {}
##   append comh_hex $comh_ver_hex
## 
##   # offset for internal use area
##   set offset $table_size
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for projname_hex
##   set offset [expr $table_size + $verh_size]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for boardname_hex
##   set offset [expr $offset + [expr [string length $projname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for custom_hex
##   set offset [expr $offset + [expr [string length $boardname_hex] / 8]]
##   append comh_hex [format %08s [format %0.2x $offset]]
## 
##   # offset for pr custom string
##   set offset $pr_offset
##   append comh_hex [format %08s $offset]
## 
##   # pad header to match size and add checksum
##   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex]
##   append comh_hex "00000000" [checksum8bit $comh_hex] "000000"
## 
##   # creating file
##   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]]
## 
##   set sys_mem_file [open "mem_init_sys.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $sys_mem_file [string index $sys_mem_hex $i]
##     } else {
##       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i]
##     }
##   }
##   close $sys_mem_file
## }
## proc sysid_gen_pr_init_file {custom_string} {
## 
##   set custom_hex [stringtohex $custom_string 64]
## 
##   # creating file
##   set pr_mem_file [open "mem_init_pr.txt" "w"]
## 
##   # writting 32 bits to each line
##   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
##     if { ($i+1) % 8 == 0} {
##       puts $pr_mem_file [string index $custom_hex $i]
##     } else {
##       puts -nonewline $pr_mem_file [string index $custom_hex $i]
##     }
##   }
##   close $pr_mem_file
## }
# set p_device "xc7z020clg400-2"
# adi_project ant
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_bd.tcl
### proc ad_add_decimation_filter {name filter_rate n_chan parallel_paths \
###                               core_clk_mhz sampl_freq_mhz coe_file} {
###   global ad_hdl_dir
### 
###   create_bd_cell -type hier $name
###   set filter_name "fir_decimation"
### 
###   create_bd_pin -dir I $name/aclk
###   create_bd_pin -dir I $name/active
### 
###   # Adding the ad_bus_axis.v file in the project fileset sources_1 will not work
###   add_files -norecurse  $ad_hdl_dir/library/common/ad_bus_mux.v
###   add_files -norecurse  $ad_hdl_dir/library/util_cdc/sync_bits.v
###   add_files -norecurse -fileset constrs_1 $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_constr.xdc
### 
###   # cdc active/source
###   create_bd_cell -type module -reference sync_bits $name/cdc_sync_active
### 
###   ad_connect $name/aclk $name/cdc_sync_active/out_clk
###   ad_connect $name/cdc_sync_active/out_resetn VCC
###   ad_connect $name/active $name/cdc_sync_active/in_bits
### 
###   # add filter instances for n channels
###   for {set i 0} {$i < $n_chan} {incr i} {
###     ad_ip_instance fir_compiler $name/${filter_name}_${i} [ list \
###       Decimation_Rate $filter_rate \
###       Filter_Type "Decimation" \
###       Interpolation_Rate 1 \
###       Number_Paths $parallel_paths \
###       Clock_Frequency $core_clk_mhz \
###       Sample_Frequency $sampl_freq_mhz \
###       CoefficientSource COE_File \
###       Coefficient_File $coe_file \
###       Coefficient_Fractional_Bits 0 \
###       Data_Fractional_Bits 15 \
###       Coefficient_Sets 1 \
###       Coefficient_Sign Signed \
###       Coefficient_Structure Inferred \
###       Coefficient_Width 16 \
###       ColumnConfig 5 \
###       Filter_Architecture Systolic_Multiply_Accumulate \
###       Number_Channels 1 \
###       Output_Rounding_Mode Symmetric_Rounding_to_Zero \
###       Output_Width 16 \
###       Quantization Integer_Coefficients \
###       RateSpecification Frequency_Specification \
###       Zero_Pack_Factor 1
###     ]
### 
###     ad_connect $name/aclk $name/${filter_name}_${i}/aclk
### 
###     create_bd_pin -dir I $name/valid_in_$i
###     create_bd_pin -dir I $name/enable_in_$i
###     create_bd_pin -dir O $name/valid_out_$i
###     create_bd_pin -dir O $name/enable_out_$i
###     create_bd_pin -dir I -from [expr 16*$parallel_paths-1] -to 0 $name/data_in_$i
###     create_bd_pin -dir O -from [expr 16*$parallel_paths-1] -to 0 $name/data_out_$i
### 
###     create_bd_cell -type module -reference ad_bus_mux $name/out_mux_$i
###     set_property -dict [list \
###       CONFIG.DATA_WIDTH [expr 16 * $parallel_paths]] [get_bd_cells $name/out_mux_$i]
### 
###     ad_connect  $name/valid_in_$i  $name/out_mux_${i}/valid_in_0
###     ad_connect  $name/enable_in_$i  $name/out_mux_${i}/enable_in_0
###     ad_connect  $name/data_in_$i  $name/out_mux_${i}/data_in_0
### 
###     ad_connect  $name/valid_in_$i  $name/${filter_name}_${i}/s_axis_data_tvalid
###     ad_connect  $name/enable_in_$i  $name/out_mux_${i}/enable_in_1
###     ad_connect  $name/data_in_$i  $name/${filter_name}_${i}/s_axis_data_tdata
### 
###     ad_connect  $name/${filter_name}_${i}/m_axis_data_tvalid  $name/out_mux_${i}/valid_in_1
###     ad_connect  $name/${filter_name}_${i}/m_axis_data_tdata  $name/out_mux_${i}/data_in_1
### 
###     ad_connect  $name/valid_out_$i  $name/out_mux_${i}/valid_out
###     ad_connect  $name/enable_out_$i  $name/out_mux_${i}/enable_out
###     ad_connect  $name/data_out_$i  $name/out_mux_${i}/data_out
### 
###     ad_connect  $name/cdc_sync_active/out_bits $name/out_mux_${i}/select_path
###   }
### }
### proc ad_add_interpolation_filter {name filter_rate n_chan parallel_paths \
###                                  core_clk_mhz sampl_freq_mhz coe_file} {
###   global ad_hdl_dir
### 
###   create_bd_cell -type hier $name
###   set filter_name "fir_interpolation"
### 
###   add_files -norecurse $ad_hdl_dir/library/common/ad_bus_mux.v
###   add_files -norecurse $ad_hdl_dir/library/common/util_pulse_gen.v
###   add_files -norecurse $ad_hdl_dir/library/util_cdc/sync_bits.v
###   add_files -norecurse -fileset constrs_1 $ad_hdl_dir/projects/common/xilinx/adi_fir_filter_constr.xdc
### 
###   create_bd_pin -dir I $name/aclk
###   create_bd_pin -dir I $name/active
### 
###   # cdc active/source
###   create_bd_cell -type module -reference sync_bits $name/cdc_sync_active
### 
###   ad_connect $name/aclk $name/cdc_sync_active/out_clk
###   ad_connect $name/cdc_sync_active/out_resetn VCC
###   ad_connect $name/active $name/cdc_sync_active/in_bits
### 
###   # Create pulse generator for ready/valid signals - This is required because
###   # there is only one clock domain for the slave and master data paths.
###   # The generator will give a 1 clock cycle pulse every N clock cycle periods.
###   # N = data  rate.
###   create_bd_cell -type module -reference util_pulse_gen $name/rate_gen
###   set_property -dict [list \
###     CONFIG.PULSE_WIDTH {1} \
###     CONFIG.PULSE_PERIOD [expr $filter_rate -1]] [get_bd_cells $name/rate_gen]
### 
###   ad_connect  $name/aclk  $name/rate_gen/clk
###   ad_connect  $name/rate_gen/pulse_width  GND
###   ad_connect  $name/rate_gen/pulse_period  GND
###   ad_connect  $name/rate_gen/load_config  GND
###   ad_connect  $name/cdc_sync_active/out_bits  $name/rate_gen/rstn
### 
###   # add filter instances for n channels
###   for {set i 0} {$i < $n_chan} {incr i} {
###     ad_ip_instance fir_compiler $name/${filter_name}_${i} [ list \
###       Decimation_Rate 1 \
###       Filter_Type "Interpolation" \
###       Interpolation_Rate $filter_rate \
###       Number_Paths $parallel_paths \
###       Clock_Frequency $core_clk_mhz \
###       Sample_Frequency $sampl_freq_mhz \
###       CoefficientSource COE_File \
###       Coefficient_File $coe_file \
###       Coefficient_Fractional_Bits 0 \
###       Data_Fractional_Bits 15 \
###       Coefficient_Sets 1 \
###       Coefficient_Sign Signed \
###       Coefficient_Structure Inferred \
###       Coefficient_Width 16 \
###       ColumnConfig 5 \
###       Filter_Architecture Systolic_Multiply_Accumulate \
###       Number_Channels 1 \
###       Output_Rounding_Mode Symmetric_Rounding_to_Zero \
###       Output_Width 16 \
###       Quantization Integer_Coefficients \
###       RateSpecification Frequency_Specification \
###       Zero_Pack_Factor 1
###     ]
### 
###     ad_connect $name/aclk $name/${filter_name}_${i}/aclk
### 
###     create_bd_pin -dir I $name/dac_valid_$i
###     create_bd_pin -dir I $name/dac_enable_$i
###     create_bd_pin -dir O $name/valid_out_$i
###     create_bd_pin -dir O $name/enable_out_$i
###     create_bd_pin -dir I -from [expr 16*$parallel_paths-1] -to 0 $name/data_in_$i
###     create_bd_pin -dir O -from [expr 16*$parallel_paths-1] -to 0 $name/data_out_$i
### 
###     ad_ip_instance util_vector_logic $name/logic_and_$i [list \
###       C_SIZE 1]
### 
###     create_bd_cell -type module -reference ad_bus_mux $name/out_mux_$i
###     set_property -dict [list \
###       CONFIG.DATA_WIDTH [expr 16 * $parallel_paths]] [get_bd_cells $name/out_mux_$i]
### 
###     ad_connect  $name/rate_gen/pulse  $name/logic_and_$i/Op1
###     ad_connect  $name/dac_valid_$i  $name/logic_and_$i/Op2
###     ad_connect  $name/logic_and_$i/Res  $name/${filter_name}_${i}/s_axis_data_tvalid
###     ad_connect  $name/${filter_name}_${i}/s_axis_data_tdata  $name/data_in_$i
### 
###     ad_connect  $name/rate_gen/pulse  $name/out_mux_${i}/valid_in_1
###     ad_connect  $name/dac_enable_$i  $name/out_mux_${i}/enable_in_1
###     ad_connect  $name/${filter_name}_${i}/m_axis_data_tdata  $name/out_mux_${i}/data_in_1
### 
###     ad_connect  $name/dac_valid_$i  $name/out_mux_${i}/valid_in_0
###     ad_connect  $name/dac_enable_$i  $name/out_mux_${i}/enable_in_0
###     ad_connect  $name/data_in_$i  $name/out_mux_${i}/data_in_0
### 
###     ad_connect  $name/out_mux_${i}/valid_out  $name/valid_out_$i
###     ad_connect  $name/out_mux_${i}/enable_out  $name/enable_out_$i
###     ad_connect  $name/out_mux_${i}/data_out  $name/data_out_$i
### 
###     ad_connect  $name/cdc_sync_active/out_bits  $name/out_mux_${i}/select_path
###   }
### }
## create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
## create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
## create_bd_port -dir O spi0_csn_2_o
## create_bd_port -dir O spi0_csn_1_o
## create_bd_port -dir O spi0_csn_0_o
## create_bd_port -dir I spi0_csn_i
## create_bd_port -dir I spi0_clk_i
## create_bd_port -dir O spi0_clk_o
## create_bd_port -dir I spi0_sdo_i
## create_bd_port -dir O spi0_sdo_o
## create_bd_port -dir I spi0_sdi_i
## create_bd_port -dir I -from 24 -to 0 gpio_i
## create_bd_port -dir O -from 24 -to 0 gpio_o
## create_bd_port -dir O -from 24 -to 0 gpio_t
## create_bd_port -dir O spi_csn_o
## create_bd_port -dir I spi_csn_i
## create_bd_port -dir I spi_clk_i
## create_bd_port -dir O spi_clk_o
## create_bd_port -dir I spi_sdo_i
## create_bd_port -dir O spi_sdo_o
## create_bd_port -dir I spi_sdi_i
## ad_ip_instance processing_system7 sys_ps7
## ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V}
## ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}
## ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_NAME clg400
## ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_ENET0_IO "MIO 16 .. 27"
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_IO "MIO 52 .. 53"
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET_RESET_SELECT "Separate reset pins"
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_IO "MIO 46"
## ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP1 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP2 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
## ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
## ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 25
## ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 0
## ad_ip_parameter sys_ps7 CONFIG.PCW_I2C0_PERIPHERAL_ENABLE 0
## ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ 50
## ad_ip_parameter sys_ps7 CONFIG.PCW_UART1_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_UART1_UART1_IO {MIO 12 .. 13}
## ad_ip_parameter sys_ps7 CONFIG.PCW_I2C1_PERIPHERAL_ENABLE 0
## ad_ip_parameter sys_ps7 CONFIG.PCW_QSPI_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
## ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
## ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_PERIPHERAL_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_IO MIO
## ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_IO {MIO 47}
## ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_ENABLE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_0_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_9_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_10_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_11_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_48_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_49_PULLUP {disabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_MIO_53_PULLUP {enabled}
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit}
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF 0
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE 1
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 0.048
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 0.050
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 0.241
## ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 0.240
## ad_ip_instance xlconcat sys_concat_intc
## ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
## ad_ip_instance proc_sys_reset sys_rstgen
## ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
## ad_ip_instance axi_ad9361_cmos_tx axi_cmos_tx
## ad_cpu_interconnect 0x7C460000 axi_cmos_tx
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /axi_cmos_tx/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cmos_tx/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_cmos_tx/s_axi
## ad_ip_instance axi_quad_spi axi_spi
## ad_ip_parameter axi_spi CONFIG.C_USE_STARTUP 0
## ad_ip_parameter axi_spi CONFIG.C_NUM_SS_BITS 1
## ad_ip_parameter axi_spi CONFIG.C_SCK_RATIO 8
## ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net /sys_cpu_clk /sys_ps7/FCLK_CLK0
## ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /sys_ps7/FCLK_CLK1
## ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
## ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
## ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
## ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
## ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
## ad_connect  gpio_i sys_ps7/GPIO_I
connect_bd_net /gpio_i /sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
## ad_connect  gpio_o sys_ps7/GPIO_O
connect_bd_net /gpio_o /sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
## ad_connect  gpio_t sys_ps7/GPIO_T
connect_bd_net /gpio_t /sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
## ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
## ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS2_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS1_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin /sys_ps7/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  sys_cpu_clk  axi_spi/ext_spi_clk
connect_bd_net -net /sys_cpu_clk /axi_spi/ext_spi_clk
## ad_connect  spi_csn_i  axi_spi/ss_i
connect_bd_net /spi_csn_i /axi_spi/ss_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/ss_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_csn_o  axi_spi/ss_o
connect_bd_net /spi_csn_o /axi_spi/ss_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/ss_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_clk_i  axi_spi/sck_i
connect_bd_net /spi_clk_i /axi_spi/sck_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/sck_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_clk_o  axi_spi/sck_o
connect_bd_net /spi_clk_o /axi_spi/sck_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/sck_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_sdo_i  axi_spi/io0_i
connect_bd_net /spi_sdo_i /axi_spi/io0_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io0_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_sdo_o  axi_spi/io0_o
connect_bd_net /spi_sdo_o /axi_spi/io0_o
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io0_o is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  spi_sdi_i  axi_spi/io1_i
connect_bd_net /spi_sdi_i /axi_spi/io1_i
WARNING: [BD 41-1306] The connection to interface pin /axi_spi/io1_i is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
## ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
## ad_connect  sys_concat_intc/In15 GND
connect_bd_net GND_1/dout sys_concat_intc/In15
## ad_connect  sys_concat_intc/In14 GND
connect_bd_net GND_1/dout sys_concat_intc/In14
## ad_connect  sys_concat_intc/In13 GND
connect_bd_net GND_1/dout sys_concat_intc/In13
## ad_connect  sys_concat_intc/In12 GND
connect_bd_net GND_1/dout sys_concat_intc/In12
## ad_connect  sys_concat_intc/In11 GND
connect_bd_net GND_1/dout sys_concat_intc/In11
## ad_connect  sys_concat_intc/In10 GND
connect_bd_net GND_1/dout sys_concat_intc/In10
## ad_connect  sys_concat_intc/In9 GND
connect_bd_net GND_1/dout sys_concat_intc/In9
## ad_connect  sys_concat_intc/In8 GND
connect_bd_net GND_1/dout sys_concat_intc/In8
## ad_connect  sys_concat_intc/In7 GND
connect_bd_net GND_1/dout sys_concat_intc/In7
## ad_connect  sys_concat_intc/In6 GND
connect_bd_net GND_1/dout sys_concat_intc/In6
## ad_connect  sys_concat_intc/In5 GND
connect_bd_net GND_1/dout sys_concat_intc/In5
## ad_connect  sys_concat_intc/In4 GND
connect_bd_net GND_1/dout sys_concat_intc/In4
## ad_connect  sys_concat_intc/In3 GND
connect_bd_net GND_1/dout sys_concat_intc/In3
## ad_connect  sys_concat_intc/In2 GND
connect_bd_net GND_1/dout sys_concat_intc/In2
## ad_connect  sys_concat_intc/In1 GND
connect_bd_net GND_1/dout sys_concat_intc/In1
## ad_connect  sys_concat_intc/In0 GND
connect_bd_net GND_1/dout sys_concat_intc/In0
## create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
## ad_ip_instance axi_iic axi_iic_main
## ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
## ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_iic_main/S_AXI
## ad_cpu_interrupt ps-15 mb-15 axi_iic_main/iic2intc_irpt
disconnect_bd_net /GND_1_dout /sys_concat_intc/In15
connect_bd_net /sys_concat_intc/In15 /axi_iic_main/iic2intc_irpt
## create_bd_port -dir I rx_clk_in
## create_bd_port -dir I rx_frame_in
## create_bd_port -dir I -from 11 -to 0 rx_data_in
## create_bd_port -dir O tx_clk_out
## create_bd_port -dir O tx_frame_out
## create_bd_port -dir O -from 11 -to 0 tx_data_out
## create_bd_port -dir O enable
## create_bd_port -dir O txnrx
## create_bd_port -dir I up_enable
## create_bd_port -dir I up_txnrx
## ad_ip_instance  axi_gpio axi_gpio_power
## ad_ip_parameter axi_gpio_power CONFIG.C_GPIO_WIDTH 2 
## ad_ip_parameter axi_gpio_power CONFIG.C_ALL_OUTPUTS 1
## create_bd_port -dir O -from 1 -to 0 powerctrl
## ad_ip_instance axi_ad9361 axi_ad9361
## ad_ip_parameter axi_ad9361 CONFIG.ID 0
## ad_ip_parameter axi_ad9361 CONFIG.CMOS_OR_LVDS_N 1
## ad_ip_parameter axi_ad9361 CONFIG.MODE_1R1T 0
## ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 21
## ad_ip_instance axi_dmac axi_ad9361_dac_dma
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_SRC 0
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_DEST 1
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.CYCLIC 1
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_SRC 0
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_DEST 0
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_2D_TRANSFER 0
## ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_DATA_WIDTH_DEST 64
## ad_add_interpolation_filter "tx_fir_interpolator" 8 2 1 {61.44} {7.68} \
##                             "$ad_hdl_dir/library/util_fir_int/coefile_int.coe"
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'out_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'out_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'out_resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'out_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/cdc_sync_active/out_clk
connect_bd_net VCC_1/dout tx_fir_interpolator/cdc_sync_active/out_resetn
connect_bd_net /tx_fir_interpolator/active /tx_fir_interpolator/cdc_sync_active/in_bits
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/rate_gen/clk
connect_bd_net GND_32/dout tx_fir_interpolator/rate_gen/pulse_width
connect_bd_net GND_32/dout tx_fir_interpolator/rate_gen/pulse_period
connect_bd_net GND_1/dout tx_fir_interpolator/rate_gen/load_config
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/rate_gen/rstn
WARNING: [BD 41-1731] Type mismatch between connected pins: /tx_fir_interpolator/cdc_sync_active/out_bits(undef) and /tx_fir_interpolator/rate_gen/rstn(rst)
INFO: [IP_Flow 19-3484] Absolute path of file '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_0'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_0/aclk
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_0/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_0 /tx_fir_interpolator/logic_and_0/Op2
connect_bd_net /tx_fir_interpolator/logic_and_0/Res /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tdata /tx_fir_interpolator/data_in_0
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_0/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_0 /tx_fir_interpolator/out_mux_0/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_0/m_axis_data_tdata /tx_fir_interpolator/out_mux_0/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_0 /tx_fir_interpolator/out_mux_0/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_0 /tx_fir_interpolator/out_mux_0/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_0 /tx_fir_interpolator/out_mux_0/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_0/valid_out /tx_fir_interpolator/valid_out_0
connect_bd_net /tx_fir_interpolator/out_mux_0/enable_out /tx_fir_interpolator/enable_out_0
connect_bd_net /tx_fir_interpolator/out_mux_0/data_out /tx_fir_interpolator/data_out_0
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_0/select_path
INFO: [IP_Flow 19-3484] Absolute path of file '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'tx_fir_interpolator/fir_interpolation_1'
connect_bd_net /tx_fir_interpolator/aclk /tx_fir_interpolator/fir_interpolation_1/aclk
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/logic_and_1/Op1
connect_bd_net /tx_fir_interpolator/dac_valid_1 /tx_fir_interpolator/logic_and_1/Op2
connect_bd_net /tx_fir_interpolator/logic_and_1/Res /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tdata /tx_fir_interpolator/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /tx_fir_interpolator/rate_gen/pulse /tx_fir_interpolator/out_mux_1/valid_in_1
connect_bd_net /tx_fir_interpolator/dac_enable_1 /tx_fir_interpolator/out_mux_1/enable_in_1
connect_bd_net /tx_fir_interpolator/fir_interpolation_1/m_axis_data_tdata /tx_fir_interpolator/out_mux_1/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /tx_fir_interpolator/fir_interpolation_1/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /tx_fir_interpolator/dac_valid_1 /tx_fir_interpolator/out_mux_1/valid_in_0
connect_bd_net /tx_fir_interpolator/dac_enable_1 /tx_fir_interpolator/out_mux_1/enable_in_0
connect_bd_net /tx_fir_interpolator/data_in_1 /tx_fir_interpolator/out_mux_1/data_in_0
connect_bd_net /tx_fir_interpolator/out_mux_1/valid_out /tx_fir_interpolator/valid_out_1
connect_bd_net /tx_fir_interpolator/out_mux_1/enable_out /tx_fir_interpolator/enable_out_1
connect_bd_net /tx_fir_interpolator/out_mux_1/data_out /tx_fir_interpolator/data_out_1
connect_bd_net /tx_fir_interpolator/cdc_sync_active/out_bits /tx_fir_interpolator/out_mux_1/select_path
## ad_ip_instance xlslice interp_slice
## ad_ip_instance util_upack2 tx_upack
## ad_ip_instance axi_dmac axi_ad9361_adc_dma
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_SRC 2
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_DEST 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.CYCLIC 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.SYNC_TRANSFER_START 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_SRC 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_DEST 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_2D_TRANSFER 0
## ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_DATA_WIDTH_SRC 64
## ad_add_decimation_filter "rx_fir_decimator" 8 2 1 {61.44} {61.44} \
##                          "$ad_hdl_dir/library/util_fir_int/coefile_int.coe"
WARNING: [filemgmt 56-12] File '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/ad_bus_mux.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/util_cdc/sync_bits.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc' cannot be added to the project because it already exists in the project, skipping this file
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/cdc_sync_active/out_clk
connect_bd_net VCC_1/dout rx_fir_decimator/cdc_sync_active/out_resetn
connect_bd_net /rx_fir_decimator/active /rx_fir_decimator/cdc_sync_active/in_bits
INFO: [IP_Flow 19-3484] Absolute path of file '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_0'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_0/aclk
connect_bd_net /rx_fir_decimator/valid_in_0 /rx_fir_decimator/out_mux_0/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_0 /rx_fir_decimator/out_mux_0/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_0 /rx_fir_decimator/out_mux_0/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_0 /rx_fir_decimator/fir_decimation_0/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_0 /rx_fir_decimator/out_mux_0/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_0 /rx_fir_decimator/fir_decimation_0/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_0/m_axis_data_tvalid /rx_fir_decimator/out_mux_0/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_0/m_axis_data_tdata /rx_fir_decimator/out_mux_0/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_0/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_0 /rx_fir_decimator/out_mux_0/valid_out
connect_bd_net /rx_fir_decimator/enable_out_0 /rx_fir_decimator/out_mux_0/enable_out
connect_bd_net /rx_fir_decimator/data_out_0 /rx_fir_decimator/out_mux_0/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_0/select_path
INFO: [IP_Flow 19-3484] Absolute path of file '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/util_fir_int/coefile_int.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../library/util_fir_int/coefile_int.coe'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'ColumnConfig' from '9' to '5' has been ignored for IP 'rx_fir_decimator/fir_decimation_1'
connect_bd_net /rx_fir_decimator/aclk /rx_fir_decimator/fir_decimation_1/aclk
connect_bd_net /rx_fir_decimator/valid_in_1 /rx_fir_decimator/out_mux_1/valid_in_0
connect_bd_net /rx_fir_decimator/enable_in_1 /rx_fir_decimator/out_mux_1/enable_in_0
connect_bd_net /rx_fir_decimator/data_in_1 /rx_fir_decimator/out_mux_1/data_in_0
connect_bd_net /rx_fir_decimator/valid_in_1 /rx_fir_decimator/fir_decimation_1/s_axis_data_tvalid
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/s_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/enable_in_1 /rx_fir_decimator/out_mux_1/enable_in_1
connect_bd_net /rx_fir_decimator/data_in_1 /rx_fir_decimator/fir_decimation_1/s_axis_data_tdata
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/s_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_1/m_axis_data_tvalid /rx_fir_decimator/out_mux_1/valid_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/m_axis_data_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/fir_decimation_1/m_axis_data_tdata /rx_fir_decimator/out_mux_1/data_in_1
WARNING: [BD 41-1306] The connection to interface pin /rx_fir_decimator/fir_decimation_1/m_axis_data_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_DATA
connect_bd_net /rx_fir_decimator/valid_out_1 /rx_fir_decimator/out_mux_1/valid_out
connect_bd_net /rx_fir_decimator/enable_out_1 /rx_fir_decimator/out_mux_1/enable_out
connect_bd_net /rx_fir_decimator/data_out_1 /rx_fir_decimator/out_mux_1/data_out
connect_bd_net /rx_fir_decimator/cdc_sync_active/out_bits /rx_fir_decimator/out_mux_1/select_path
## ad_ip_instance xlslice decim_slice
## ad_ip_instance util_cpack2 cpack
## ad_connect  rx_clk_in axi_ad9361/rx_clk_in
connect_bd_net /rx_clk_in /axi_ad9361/rx_clk_in
## ad_connect  rx_frame_in axi_ad9361/rx_frame_in
connect_bd_net /rx_frame_in /axi_ad9361/rx_frame_in
## ad_connect  rx_data_in axi_ad9361/rx_data_in
connect_bd_net /rx_data_in /axi_ad9361/rx_data_in
## ad_connect  tx_clk_out axi_ad9361/tx_clk_out
connect_bd_net /tx_clk_out /axi_ad9361/tx_clk_out
## ad_connect  tx_frame_out axi_ad9361/tx_frame_out
connect_bd_net /tx_frame_out /axi_ad9361/tx_frame_out
## ad_connect  tx_data_out axi_ad9361/tx_data_out
connect_bd_net /tx_data_out /axi_ad9361/tx_data_out
## ad_connect  enable axi_ad9361/enable
connect_bd_net /enable /axi_ad9361/enable
## ad_connect  txnrx axi_ad9361/txnrx
connect_bd_net /txnrx /axi_ad9361/txnrx
## ad_connect  up_enable axi_ad9361/up_enable
connect_bd_net /up_enable /axi_ad9361/up_enable
## ad_connect  up_txnrx axi_ad9361/up_txnrx
connect_bd_net /up_txnrx /axi_ad9361/up_txnrx
## ad_connect  axi_ad9361/tdd_sync GND
connect_bd_net GND_1/dout axi_ad9361/tdd_sync
## ad_connect  sys_200m_clk axi_ad9361/delay_clk
connect_bd_net -net /sys_200m_clk /axi_ad9361/delay_clk
## ad_connect  axi_ad9361/l_clk axi_ad9361/clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361/clk
## ad_connect axi_ad9361/l_clk rx_fir_decimator/aclk
connect_bd_net /axi_ad9361/l_clk /rx_fir_decimator/aclk
## ad_connect axi_ad9361/adc_valid_i0 rx_fir_decimator/valid_in_0
connect_bd_net /axi_ad9361/adc_valid_i0 /rx_fir_decimator/valid_in_0
## ad_connect axi_ad9361/adc_enable_i0 rx_fir_decimator/enable_in_0
connect_bd_net /axi_ad9361/adc_enable_i0 /rx_fir_decimator/enable_in_0
## ad_connect axi_ad9361/adc_data_i0 rx_fir_decimator/data_in_0
connect_bd_net /axi_ad9361/adc_data_i0 /rx_fir_decimator/data_in_0
## ad_connect axi_ad9361/adc_valid_q0 rx_fir_decimator/valid_in_1
connect_bd_net /axi_ad9361/adc_valid_q0 /rx_fir_decimator/valid_in_1
## ad_connect axi_ad9361/adc_enable_q0 rx_fir_decimator/enable_in_1
connect_bd_net /axi_ad9361/adc_enable_q0 /rx_fir_decimator/enable_in_1
## ad_connect axi_ad9361/adc_data_q0 rx_fir_decimator/data_in_1
connect_bd_net /axi_ad9361/adc_data_q0 /rx_fir_decimator/data_in_1
## ad_connect axi_ad9361/l_clk cpack/clk
connect_bd_net /axi_ad9361/l_clk /cpack/clk
## ad_connect axi_ad9361/rst cpack/reset
connect_bd_net /axi_ad9361/rst /cpack/reset
## ad_connect axi_ad9361/adc_enable_i1 cpack/enable_2
connect_bd_net /axi_ad9361/adc_enable_i1 /cpack/enable_2
## ad_connect axi_ad9361/adc_data_i1 cpack/fifo_wr_data_2
connect_bd_net /axi_ad9361/adc_data_i1 /cpack/fifo_wr_data_2
## ad_connect axi_ad9361/adc_enable_q1 cpack/enable_3
connect_bd_net /axi_ad9361/adc_enable_q1 /cpack/enable_3
## ad_connect axi_ad9361/adc_data_q1 cpack/fifo_wr_data_3
connect_bd_net /axi_ad9361/adc_data_q1 /cpack/fifo_wr_data_3
## ad_connect cpack/enable_0 rx_fir_decimator/enable_out_0
connect_bd_net /cpack/enable_0 /rx_fir_decimator/enable_out_0
## ad_connect cpack/enable_1 rx_fir_decimator/enable_out_1
connect_bd_net /cpack/enable_1 /rx_fir_decimator/enable_out_1
## ad_connect cpack/fifo_wr_data_0 rx_fir_decimator/data_out_0
connect_bd_net /cpack/fifo_wr_data_0 /rx_fir_decimator/data_out_0
## ad_connect cpack/fifo_wr_data_1 rx_fir_decimator/data_out_1
connect_bd_net /cpack/fifo_wr_data_1 /rx_fir_decimator/data_out_1
## ad_connect rx_fir_decimator/valid_out_0 cpack/fifo_wr_en
connect_bd_net /rx_fir_decimator/valid_out_0 /cpack/fifo_wr_en
## ad_connect axi_ad9361_adc_dma/fifo_wr cpack/packed_fifo_wr
connect_bd_intf_net /axi_ad9361_adc_dma/fifo_wr /cpack/packed_fifo_wr
## ad_connect axi_ad9361/up_adc_gpio_out decim_slice/Din
connect_bd_net /axi_ad9361/up_adc_gpio_out /decim_slice/Din
## ad_connect rx_fir_decimator/active decim_slice/Dout
connect_bd_net /rx_fir_decimator/active /decim_slice/Dout
## ad_connect axi_ad9361/l_clk tx_fir_interpolator/aclk
connect_bd_net /axi_ad9361/l_clk /tx_fir_interpolator/aclk
## ad_connect axi_ad9361/dac_enable_i0 tx_fir_interpolator/dac_enable_0
connect_bd_net /axi_ad9361/dac_enable_i0 /tx_fir_interpolator/dac_enable_0
## ad_connect axi_ad9361/dac_valid_i0 tx_fir_interpolator/dac_valid_0
connect_bd_net /axi_ad9361/dac_valid_i0 /tx_fir_interpolator/dac_valid_0
## ad_connect axi_ad9361/dac_enable_q0 tx_fir_interpolator/dac_enable_1
connect_bd_net /axi_ad9361/dac_enable_q0 /tx_fir_interpolator/dac_enable_1
## ad_connect axi_ad9361/dac_valid_q0 tx_fir_interpolator/dac_valid_1
connect_bd_net /axi_ad9361/dac_valid_q0 /tx_fir_interpolator/dac_valid_1
## ad_connect  axi_ad9361/l_clk tx_upack/clk
connect_bd_net /axi_ad9361/l_clk /tx_upack/clk
## ad_connect  axi_ad9361/rst tx_upack/reset
connect_bd_net /axi_ad9361/rst /tx_upack/reset
## ad_connect  tx_upack/enable_0  tx_fir_interpolator/enable_out_0
connect_bd_net /tx_upack/enable_0 /tx_fir_interpolator/enable_out_0
## ad_connect  tx_upack/enable_1  tx_fir_interpolator/enable_out_1
connect_bd_net /tx_upack/enable_1 /tx_fir_interpolator/enable_out_1
## ad_connect axi_ad9361/dac_enable_i1 tx_upack/enable_2
connect_bd_net /axi_ad9361/dac_enable_i1 /tx_upack/enable_2
## ad_connect axi_ad9361/dac_data_i1 tx_upack/fifo_rd_data_2
connect_bd_net /axi_ad9361/dac_data_i1 /tx_upack/fifo_rd_data_2
## ad_connect axi_ad9361/dac_enable_q1 tx_upack/enable_3
connect_bd_net /axi_ad9361/dac_enable_q1 /tx_upack/enable_3
## ad_connect axi_ad9361/dac_data_q1 tx_upack/fifo_rd_data_3
connect_bd_net /axi_ad9361/dac_data_q1 /tx_upack/fifo_rd_data_3
## ad_connect tx_upack/s_axis  axi_ad9361_dac_dma/m_axis
connect_bd_intf_net /tx_upack/s_axis /axi_ad9361_dac_dma/m_axis
## ad_ip_instance util_vector_logic logic_or [list \
##   C_OPERATION {or} \
##   C_SIZE 1]
## ad_connect  logic_or/Op1  tx_fir_interpolator/valid_out_0
connect_bd_net /logic_or/Op1 /tx_fir_interpolator/valid_out_0
## ad_connect  logic_or/Op2  axi_ad9361/dac_valid_i1
connect_bd_net /logic_or/Op2 /axi_ad9361/dac_valid_i1
## ad_connect  logic_or/Res  tx_upack/fifo_rd_en
connect_bd_net /logic_or/Res /tx_upack/fifo_rd_en
## ad_connect axi_ad9361/up_dac_gpio_out interp_slice/Din
connect_bd_net /axi_ad9361/up_dac_gpio_out /interp_slice/Din
## ad_connect  tx_fir_interpolator/active interp_slice/Dout
connect_bd_net /tx_fir_interpolator/active /interp_slice/Dout
## ad_connect  axi_ad9361/l_clk axi_ad9361_adc_dma/fifo_wr_clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_adc_dma/fifo_wr_clk
## ad_connect  axi_ad9361/l_clk axi_ad9361_dac_dma/m_axis_aclk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_dac_dma/m_axis_aclk
## ad_connect  cpack/fifo_wr_overflow axi_ad9361/adc_dovf
connect_bd_net /cpack/fifo_wr_overflow /axi_ad9361/adc_dovf
## ad_connect axi_ad9361/l_clk      axi_cmos_tx/clk  
connect_bd_net /axi_ad9361/l_clk /axi_cmos_tx/clk
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9361/l_clk(clk) and /axi_cmos_tx/clk(undef)
## ad_connect  axi_cmos_tx/adc_data_i0  axi_ad9361/dac_data_i0
connect_bd_net /axi_cmos_tx/adc_data_i0 /axi_ad9361/dac_data_i0
## ad_connect  axi_cmos_tx/adc_data_q0  axi_ad9361/dac_data_q0
connect_bd_net /axi_cmos_tx/adc_data_q0 /axi_ad9361/dac_data_q0
## ad_connect axi_cmos_tx/adc_data_i  axi_ad9361/adc_data_i0
connect_bd_net /axi_cmos_tx/adc_data_i /axi_ad9361/adc_data_i0
## ad_connect axi_cmos_tx/adc_data_q  axi_ad9361/adc_data_q0
connect_bd_net /axi_cmos_tx/adc_data_q /axi_ad9361/adc_data_q0
## ad_connect axi_cmos_tx/adc_valid_i rx_fir_decimator/valid_out_0
connect_bd_net /axi_cmos_tx/adc_valid_i /rx_fir_decimator/valid_out_0
## ad_connect axi_cmos_tx/adc_valid_q rx_fir_decimator/valid_out_1 
connect_bd_net /axi_cmos_tx/adc_valid_q /rx_fir_decimator/valid_out_1
## ad_ip_instance ila ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
## ad_ip_parameter ila_0 CONFIG.C_MONITOR_TYPE {Native}
## ad_ip_parameter ila_0 CONFIG.C_ENABLE_ILA_AXI_MON {false}
## ad_ip_parameter ila_0 CONFIG.C_NUM_OF_PROBES 14
## ad_ip_parameter ila_0 CONFIG.C_PROBE0_WIDTH 16
## ad_ip_parameter ila_0 CONFIG.C_PROBE1_WIDTH 16
## ad_ip_parameter ila_0 CONFIG.C_PROBE2_WIDTH 16
## ad_ip_parameter ila_0 CONFIG.C_PROBE3_WIDTH 16
## ad_ip_parameter ila_0 CONFIG.C_DATA_DEPTH   4096
## ad_connect ila_0/probe0 axi_cmos_tx/adc_data_i0
connect_bd_net /ila_0/probe0 /axi_cmos_tx/adc_data_i0
## ad_connect ila_0/probe1 axi_cmos_tx/adc_data_q0
connect_bd_net /ila_0/probe1 /axi_cmos_tx/adc_data_q0
## ad_connect ila_0/probe2 axi_cmos_tx/adc_data_i
connect_bd_net /ila_0/probe2 /axi_cmos_tx/adc_data_i
## ad_connect ila_0/probe3 axi_cmos_tx/adc_data_q
connect_bd_net /ila_0/probe3 /axi_cmos_tx/adc_data_q
## ad_connect ila_0/probe4 axi_ad9361/dac_valid_i0
connect_bd_net /ila_0/probe4 /axi_ad9361/dac_valid_i0
## ad_connect ila_0/probe5 axi_ad9361/dac_valid_q0
connect_bd_net /ila_0/probe5 /axi_ad9361/dac_valid_q0
## ad_connect ila_0/probe6 axi_ad9361/adc_valid_i0
connect_bd_net /ila_0/probe6 /axi_ad9361/adc_valid_i0
## ad_connect ila_0/probe7 axi_ad9361/adc_valid_q0
connect_bd_net /ila_0/probe7 /axi_ad9361/adc_valid_q0
## ad_connect ila_0/probe8 axi_ad9361/dac_r1_mode
connect_bd_net /ila_0/probe8 /axi_ad9361/dac_r1_mode
## ad_connect ila_0/probe9 axi_ad9361/adc_r1_mode
connect_bd_net /ila_0/probe9 /axi_ad9361/adc_r1_mode
## ad_connect ila_0/probe10 axi_ad9361/dac_enable_i0
connect_bd_net /ila_0/probe10 /axi_ad9361/dac_enable_i0
## ad_connect ila_0/probe11 axi_ad9361/dac_enable_q0
connect_bd_net /ila_0/probe11 /axi_ad9361/dac_enable_q0
## ad_connect ila_0/probe12 axi_ad9361/adc_enable_i0
connect_bd_net /ila_0/probe12 /axi_ad9361/adc_enable_i0
## ad_connect ila_0/probe13 axi_ad9361/adc_enable_q0
connect_bd_net /ila_0/probe13 /axi_ad9361/adc_enable_q0
## ad_connect ila_0/clk    axi_cmos_tx/clk   
connect_bd_net /ila_0/clk /axi_cmos_tx/clk
## ad_cpu_interconnect 0x41200000 axi_gpio_power
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /axi_gpio_power/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_gpio_power/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_gpio_power/S_AXI
## ad_cpu_interconnect 0x79020000 axi_ad9361
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_ad9361/s_axi
## ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_ad9361_adc_dma/s_axi
## ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_ad9361_dac_dma/s_axi
## ad_cpu_interconnect 0x7C430000 axi_spi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spi/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spi/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_spi/AXI_LITE
## ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP1 {1}
## ad_connect sys_cpu_clk sys_ps7/S_AXI_HP1_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
## ad_connect axi_ad9361_adc_dma/m_dest_axi sys_ps7/S_AXI_HP1
connect_bd_intf_net /axi_ad9361_adc_dma/m_dest_axi /sys_ps7/S_AXI_HP1
## create_bd_addr_seg -range 0x40000000 -offset 0x00000000 \
##                    [get_bd_addr_spaces axi_ad9361_adc_dma/m_dest_axi] \
##                     [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM] \
##                     SEG_sys_ps7_HP1_DDR_LOWOCM
## ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP2 {1}
## ad_connect sys_cpu_clk sys_ps7/S_AXI_HP2_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
## ad_connect axi_ad9361_dac_dma/m_src_axi sys_ps7/S_AXI_HP2
connect_bd_intf_net /axi_ad9361_dac_dma/m_src_axi /sys_ps7/S_AXI_HP2
## create_bd_addr_seg -range 0x40000000 -offset 0x00000000 \
##                     [get_bd_addr_spaces axi_ad9361_dac_dma/m_src_axi] \
##                     [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM] \
##                     SEG_sys_ps7_HP2_DDR_LOWOCM
## ad_connect sys_cpu_clk axi_ad9361_dac_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/m_src_axi_aclk
## ad_connect sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/m_dest_axi_aclk
## ad_connect sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/m_dest_axi_aresetn
## ad_connect sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/m_src_axi_aresetn
## ad_connect powerctrl axi_gpio_power/gpio_io_o
connect_bd_net /powerctrl /axi_gpio_power/gpio_io_o
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_power/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
## ad_cpu_interrupt ps-13 mb-13 axi_ad9361_adc_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9361_adc_dma/irq
## ad_cpu_interrupt ps-12 mb-12 axi_ad9361_dac_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9361_dac_dma/irq
## ad_cpu_interrupt ps-11 mb-11 axi_spi/ip2intc_irpt
disconnect_bd_net /GND_1_dout /sys_concat_intc/In11
connect_bd_net /sys_concat_intc/In11 /axi_spi/ip2intc_irpt
Wrote  : </home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/system.bd> 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /rx_fir_decimator/fir_decimation_0 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /tx_fir_interpolator/fir_interpolation_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /axi_cmos_tx/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/l_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_sys_ps7_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /tx_upack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /cpack/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /tx_fir_interpolator/rate_gen/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
WARNING: [BD 41-927] Following properties on pin /rx_fir_decimator/cdc_sync_active/out_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9361_0_l_clk 
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [IP_Flow 19-3420] Updated ila_1 to use current project options
INFO: [IP_Flow 19-3420] Updated cordic_0 to use current project options
INFO: [IP_Flow 19-3420] Updated ram_shift_reg0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cmos_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_power .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/rate_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/fir_interpolation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/logic_and_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_fir_interpolator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_32 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interp_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/cdc_sync_active .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/fir_decimation_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rx_fir_decimator/out_mux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decim_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block logic_or .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1983.238 ; gain = 199.844 ; free physical = 6287 ; free virtual = 14006
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# adi_project_files ant [list \
#   "system_top.v" \
#   "system_constr.xdc" \
#   "$ad_hdl_dir/library/common/ad_iobuf.v"]
# set_property is_enabled false [get_files  *system_sys_ps7_0.xdc]
# adi_project_run ant
[Fri Oct 27 16:07:29 2023] Launched synth_1...
Run output will be captured here: /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/runme.log
[Fri Oct 27 16:07:30 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'out_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'out_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'out_resetn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'out_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1694.449 ; gain = 284.027 ; free physical = 5964 ; free virtual = 13683
Command: synth_design -top system_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 127535 
WARNING: [Synth 8-2490] overwriting previous definition of module sync_bits [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1919.414 ; gain = 196.496 ; free physical = 5515 ; free virtual = 13235
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1407]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (3#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_32_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (4#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_32_0' (5#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_VCC_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (5#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_VCC_1_0' (6#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter ADC_INIT_DELAY bound to: 21 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter MIMO_ENABLE bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter RX_NODPA bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 1 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_cmos_if' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/xilinx/axi_ad9361_cmos_if.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter CLK_DESKEW bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (7#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (8#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (9#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (10#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (11#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (12#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (13#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (14#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (15#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (16#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 1 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (17#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (17#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_cmos_if' (18#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/xilinx/axi_ad9361_cmos_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tdd_if.v:38]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (19#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
	Parameter ID bound to: 0 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b100000 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (20#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (20#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (21#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (22#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1'b1 
	Parameter OFF bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (23#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (24#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (25#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 21 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter OOS_THRESHOLD bound to: 16 - type: integer 
	Parameter ALLOW_ZERO_MASKING bound to: 0 - type: integer 
	Parameter CNT_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (26#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (27#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (28#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12404]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (29#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12404]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (30#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [/tools/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (31#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12287]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (32#1) [/tools/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (33#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:138]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (33#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:175]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (34#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (34#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (34#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (35#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DPW bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:138]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_loop[0].p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:175]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:43]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized1' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized2' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (36#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 128 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (37#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (37#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (38#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (39#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (40#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (41#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 160 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter C_T_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 8192 - type: integer 
	Parameter X_FSCALE bound to: 16384 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 14'b01001101101011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (42#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (43#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 15 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 15 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO__parameterized0' (43#1) [/tools/Xilinx/Vivado/2019.1/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (43#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (44#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (45#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (46#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (46#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (47#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 160 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (48#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (49#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
WARNING: [Synth 8-7023] instance 'i_up_dac_common' of module 'up_dac_common' has 43 connections declared, but only 42 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:372]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_WIDTH bound to: 5 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (49#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:188]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:188]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:190]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (50#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (51#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (52#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/25a2/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (53#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 73 connections declared, but only 67 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1877]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (54#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (55#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (56#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (56#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (57#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (58#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (58#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (59#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (60#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/response_handler.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (61#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (62#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (62#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/data_mover.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (63#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/data_mover.v:38]
WARNING: [Synth 8-7023] instance 'i_data_mover' of module 'dmac_data_mover' has 29 connections declared, but only 22 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (64#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (64#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (64#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (65#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized3' (65#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (66#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (67#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:86]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (68#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (69#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (70#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (70#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (70#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (70#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (71#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (71#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (72#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (73#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (74#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (75#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (76#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' has 46 connections declared, but only 45 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1945]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_dma_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 263009 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:180]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (76#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized0' (76#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager__parameterized0' (76#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (77#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (78#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (79#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 63 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized5' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized5' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager__parameterized0' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized0' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized0' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized0' (80#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/27b8/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_dma_0' (81#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' has 48 connections declared, but only 41 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1991]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cmos_tx_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/synth/system_axi_cmos_tx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_cmos_tx' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:37]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_shift_reg0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ram_shift_reg0/synth/ram_shift_reg0.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 17 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_13' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ram_shift_reg0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_13' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ram_shift_reg0/synth/ram_shift_reg0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'ram_shift_reg0' (85#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ram_shift_reg0/synth/ram_shift_reg0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'cordic_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 1 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 1 - type: integer 
	Parameter C_DATA_FORMAT bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -1 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_15' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_15' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (106#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/cordic_0/synth/cordic_0.vhd:69]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:149]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (114#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (115#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (125#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77850]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (127#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (129#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77789]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (134#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_9_ila' has 1033 connections declared, but only 1027 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/synth/ila_1.v:3237]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_1 does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/synth/ila_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (152#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (152#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (10) of module 'up_axi__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:175]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (10) of module 'up_axi__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instance_ila_1'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:149]
WARNING: [Synth 8-6014] Unused sequential element up_resetn_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:221]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_cmos_tx' (153#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f0ea/axi_ad9361_cmos_tx.v:37]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cmos_tx_0' (154#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/synth/system_axi_cmos_tx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2585]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (155#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:158]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (156#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:158]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (157#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (158#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:568]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (159#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:568]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:714]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (160#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:714]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:860]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (161#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:860]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1101]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (162#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (163#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (164#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (165#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (166#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (167#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (167#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (168#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (169#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (170#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (170#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (170#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (171#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (172#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (172#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (172#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (172#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (173#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (174#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (175#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (176#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (177#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (178#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (179#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1101]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001111100010000110000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001111100010001100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001111100010000110000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001111100010001100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001111100010000110000111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001111001000000101111111111111111000000000000000000000000000000000100000100100000000011111111111100000000000000000000000000000000010000010110000000001111111111110000000000000000000000000000000001111100010001101111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001111100010000110000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001111001000000100000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000010110000000000000000000000000000000000000000000000000000001111100010001100000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001111100010000110000111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001111001000000101111111111111111000000000000000000000000000000000100000100100000000011111111111100000000000000000000000000000000010000010110000000001111111111110000000000000000000000000000000001111100010001101111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (180#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (181#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (182#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (183#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (184#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (185#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (185#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (186#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (186#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (186#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (186#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (186#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (187#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (188#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (189#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_arprot' does not match port width (21) of module 'system_xbar_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3791]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_awprot' does not match port width (21) of module 'system_xbar_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3795]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (190#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2585]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_power_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/synth/system_axi_gpio_power_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/synth/system_axi_gpio_power_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (191#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (191#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (191#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (191#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (192#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (193#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (194#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (195#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (196#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (197#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_power_0' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/synth/system_axi_gpio_power_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (198#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (199#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_22_soft_reset' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_22_soft_reset' (200#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (201#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (202#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (202#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (203#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (204#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_22_upcnt_n' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_22_upcnt_n' (205#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (206#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_22_upcnt_n__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_22_upcnt_n__parameterized0' (206#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (207#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (208#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (209#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (210#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (211#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (212#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:42771' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:82038' bound to instance 'XORCY_I' of component 'XORCY' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664' bound to instance 'FDRE_I' of component 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77700' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (212#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (213#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (214#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d5df/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2267]
INFO: [Synth 8-638] synthesizing module 'system_axi_spi_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35437]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35448]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35460]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (215#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (216#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15220]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15228]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15239]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15247]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15273]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15281]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15289]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15302]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15310]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15335]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15343]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15351]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15376]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15384]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15392]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15405]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15413]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15425]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15433]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15445]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15453]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15472]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15483]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15491]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15516]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15524]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15538]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15546]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15569]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15577]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15585]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15595]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15603]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15613]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15621]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15632]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15640]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15659]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15670]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15678]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15689]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15697]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15708]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15716]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15727]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15735]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15746]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15754]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15765]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15773]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15784]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15792]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15808]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15816]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15808]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15816]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15829]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15837]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15854]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15862]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15887]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15895]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:15903]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (217#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:21037]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (218#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (218#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (219#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (220#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (221#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (221#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (221#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (221#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (222#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (222#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (223#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (224#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (224#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (224#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (225#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (226#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (226#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (227#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (227#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (227#1) [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2025]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (228#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (229#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (230#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9346]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_II' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9374]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_III' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9386]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_IV' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9398]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_V' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9422]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9501]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_I_REG' to cell 'FD' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9584]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_O_NE_4_FDRE_INST' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10681]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9709]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9710]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:9767]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10945]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10946]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (231#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14023]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:14023]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (232#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (233#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_18_soft_reset' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:1028]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_18_soft_reset' (234#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (234#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19832]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19833]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19834]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19933]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19179]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19180]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19181]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19182]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (235#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34848]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34856]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34860]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34861]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34862]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34876]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34880]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34881]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (236#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36639]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36640]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36643]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36644]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36649]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36650]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36653]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36654]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36669]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (237#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_spi_0' (238#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
WARNING: [Synth 8-7023] instance 'axi_spi' of module 'system_axi_spi_0' has 33 connections declared, but only 28 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2294]
INFO: [Synth 8-6157] synthesizing module 'system_cpack_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cpack_0/synth/system_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/69a1/util_cpack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/69a1/util_cpack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (239#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (240#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (240#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (241#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (242#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (243#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (244#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/69a1/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (245#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/69a1/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_cpack_0' (246#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cpack_0/synth/system_cpack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_decim_slice_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_decim_slice_0/synth/system_decim_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (247#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_decim_slice_0' (248#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_decim_slice_0/synth/system_decim_slice_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2343]
INFO: [Synth 8-6157] synthesizing module 'system_ila_0_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_9_ila' has 1033 connections declared, but only 1027 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:3235]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity system_ila_0_0 does not have driver. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:124]
INFO: [Synth 8-6155] done synthesizing module 'system_ila_0_0' (249#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/synth/system_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'system_interp_slice_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_interp_slice_0/synth/system_interp_slice_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_interp_slice_0' (250#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_interp_slice_0/synth/system_interp_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_or_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_or_0/synth/system_logic_or_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (251#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_or_0' (252#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_or_0/synth/system_logic_or_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'rx_fir_decimator_imp_1GA06XC' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:992]
INFO: [Synth 8-6157] synthesizing module 'system_cdc_sync_active_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cdc_sync_active_1/synth/system_cdc_sync_active_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized4' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized4' (252#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'system_cdc_sync_active_1' (253#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cdc_sync_active_1/synth/system_cdc_sync_active_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_0_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 17 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_12' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c2da/hdl/fir_compiler_v7_2_vh_rfs.vhd:61264' bound to instance 'U0' of component 'fir_compiler_v7_2_12' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_0_0' (270#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
WARNING: [Synth 8-7023] instance 'fir_decimation_0' of module 'system_fir_decimation_0_0' has 6 connections declared, but only 5 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1065]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 17 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_12' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c2da/hdl/fir_compiler_v7_2_vh_rfs.vhd:61264' bound to instance 'U0' of component 'fir_compiler_v7_2_12' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_1_0' (271#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
WARNING: [Synth 8-7023] instance 'fir_decimation_1' of module 'system_fir_decimation_1_0' has 6 connections declared, but only 5 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1071]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_0_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_0_1/synth/system_out_mux_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'ad_bus_mux' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/ad_bus_mux.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_bus_mux' (272#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/ad_bus_mux.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_0_1' (273#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_0_1/synth/system_out_mux_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_1_1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_1_1/synth/system_out_mux_1_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_1_1' (274#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_1_1/synth/system_out_mux_1_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'rx_fir_decimator_imp_1GA06XC' (275#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:992]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (276#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (277#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 25 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (278#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (279#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (280#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:662]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (281#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 175 connections declared, but only 146 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2400]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (282#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (282#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (283#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (284#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (285#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (286#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (287#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2547]
INFO: [Synth 8-6157] synthesizing module 'tx_fir_interpolator_imp_1308SRJ' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3830]
INFO: [Synth 8-6157] synthesizing module 'system_cdc_sync_active_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_cdc_sync_active_0' (288#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_cdc_sync_active_0/synth/system_cdc_sync_active_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_0_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_12' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c2da/hdl/fir_compiler_v7_2_vh_rfs.vhd:61264' bound to instance 'U0' of component 'fir_compiler_v7_2_12' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_0_0' (290#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
WARNING: [Synth 8-7023] instance 'fir_interpolation_0' of module 'system_fir_interpolation_0_0' has 6 connections declared, but only 4 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3912]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_12' declared at '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c2da/hdl/fir_compiler_v7_2_vh_rfs.vhd:61264' bound to instance 'U0' of component 'fir_compiler_v7_2_12' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_1_0' (291#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
WARNING: [Synth 8-7023] instance 'fir_interpolation_1' of module 'system_fir_interpolation_1_0' has 6 connections declared, but only 4 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3917]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_0_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_and_0_0/synth/system_logic_and_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic__parameterized0' (291#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_0_0' (292#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_and_0_0/synth/system_logic_and_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_logic_and_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_and_1_0/synth/system_logic_and_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_logic_and_1_0' (293#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_logic_and_1_0/synth/system_logic_and_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_0_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_0_0/synth/system_out_mux_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_0_0' (294#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_0_0/synth/system_out_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_out_mux_1_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_1_0/synth/system_out_mux_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_out_mux_1_0' (295#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_out_mux_1_0/synth/system_out_mux_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_rate_gen_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_rate_gen_0/synth/system_rate_gen_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'util_pulse_gen' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/util_pulse_gen.v:37]
	Parameter PULSE_WIDTH bound to: 1 - type: integer 
	Parameter PULSE_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_pulse_gen' (296#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library/common/util_pulse_gen.v:37]
INFO: [Synth 8-6155] done synthesizing module 'system_rate_gen_0' (297#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_rate_gen_0/synth/system_rate_gen_0.v:58]
WARNING: [Synth 8-7023] instance 'rate_gen' of module 'system_rate_gen_0' has 7 connections declared, but only 6 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3952]
INFO: [Synth 8-6155] done synthesizing module 'tx_fir_interpolator_imp_1308SRJ' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:3830]
WARNING: [Synth 8-7023] instance 'tx_fir_interpolator' of module 'tx_fir_interpolator_imp_1308SRJ' has 17 connections declared, but only 14 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2555]
INFO: [Synth 8-6157] synthesizing module 'system_tx_upack_0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_tx_upack_0/synth/system_tx_upack_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_upack2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d463/util_upack2.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_upack2_impl' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d463/util_upack2_impl.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_shell__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized0' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized0' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized1' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized0' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized0' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized2' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized2' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_network__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl__parameterized1' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect__parameterized1' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized3' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized3' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect__parameterized1' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network__parameterized1' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell__parameterized0' (298#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2_impl' (299#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d463/util_upack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_upack2' (300#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/d463/util_upack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_tx_upack_0' (301#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_tx_upack_0/synth/system_tx_upack_0.v:57]
WARNING: [Synth 8-7023] instance 'tx_upack' of module 'system_tx_upack_0' has 16 connections declared, but only 12 given [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2570]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_cmos_tx'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2033]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2343]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_ad9361'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1877]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_fir_decimator'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2366]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_fir_interpolator'. This will prevent further optimization [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:2555]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system' (302#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/synth/system.v:1407]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (303#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'system_top' (304#1) [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_top.v:38]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port rotate[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[7]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[1]
INFO: [Synth 8-3331] design pack_ctrl__parameterized1 has unconnected port prefix_count[0]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[23]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[22]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[21]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[17]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[16]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[15]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[11]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[10]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[9]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[5]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[4]
INFO: [Synth 8-3331] design pack_ctrl__parameterized0 has unconnected port prefix_count[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[3]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[2]
INFO: [Synth 8-3331] design util_upack2_impl has unconnected port fifo_rd_en[1]
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_4
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_5
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_6
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_7
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_8
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_9
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_10
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_11
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_12
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_13
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_14
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_15
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_16
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_17
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_18
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_19
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_20
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_21
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_22
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_23
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_24
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_25
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_26
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_27
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_28
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_29
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_30
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_31
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_32
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_33
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_34
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_35
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_36
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_37
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_38
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_39
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_40
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_41
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_42
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_43
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_44
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_45
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_46
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_47
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_48
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_49
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_50
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_51
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_52
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_53
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_54
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_55
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_56
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_57
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_58
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_59
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_60
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_61
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_62
INFO: [Synth 8-3331] design util_upack2 has unconnected port enable_63
INFO: [Synth 8-3331] design buff__parameterized3 has unconnected port READ_ADDR[0]
INFO: [Synth 8-3331] design buff__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design buff__parameterized2 has unconnected port READ_ADDR[0]
INFO: [Synth 8-3331] design buff__parameterized2 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized14 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized14 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized14 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized14 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized14 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized35 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff__parameterized1 has unconnected port RE
INFO: [Synth 8-3331] design buff__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized0 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized13 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized13 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized12 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized12 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized11 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized11 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized10 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized10 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized9 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized9 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized8 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized8 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized7 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized7 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized26 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized26 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized26 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized26 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized26 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized25 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized25 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized25 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized25 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized25 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized3 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized3 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized3 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized38 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized38 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized38 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized38 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized38 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized37 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized37 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized37 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized37 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized37 has unconnected port CLK
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized22 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized22 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized22 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized22 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized22 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized36 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized36 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized36 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized36 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized36 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized20 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized20 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized20 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized20 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized20 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized2 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized19 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized19 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized19 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized19 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized19 has unconnected port CLK
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized34 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized34 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized34 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized34 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized34 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port CED
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design rounder__parameterized0 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[16]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[15]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[14]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[13]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[12]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[11]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[10]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[9]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[8]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[7]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[6]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[5]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[4]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[3]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port WEB
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port SCLR_B
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CE
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized43 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized43 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized42 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized42 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized41 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized41 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized39 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized39 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized28 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized28 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized40 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized40 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized33 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized4 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized32 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized31 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized16 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design dpr_mem has unconnected port CE_B
INFO: [Synth 8-3331] design dpr_mem has unconnected port SCLR_A
INFO: [Synth 8-3331] design dpr_mem has unconnected port SCLR_B
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized30 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation__parameterized1 has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
INFO: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
INFO: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
INFO: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
INFO: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized18 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized18 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff__parameterized0 has unconnected port RE
INFO: [Synth 8-3331] design buff__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized21 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized6 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized6 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff has unconnected port RE
INFO: [Synth 8-3331] design buff has unconnected port SCLR
INFO: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc has unconnected port CED
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized1 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized1 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized1 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized1 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port CED
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized24 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized24 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized24 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized24 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized24 has unconnected port CLK
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][57]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][56]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][55]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][54]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][53]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][52]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][51]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][50]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][49]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[fab][48]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][62]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][61]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][60]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][59]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][58]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][57]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][56]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][55]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][54]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][53]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][57]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][56]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][55]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][54]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][53]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][52]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][51]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][50]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][49]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][48]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][62]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][61]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][60]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][59]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][58]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][57]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][56]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][55]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][54]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][53]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized17 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized15 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized15 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design wrap_buff has unconnected port BUFF_CLR
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[15]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[14]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[13]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[12]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[11]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[10]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[9]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[8]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[7]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[6]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[5]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[4]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[3]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port WEB
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem has unconnected port WE
INFO: [Synth 8-3331] design sp_mem has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem has unconnected port SCLR_B
INFO: [Synth 8-3331] design cntrl_delay has unconnected port CE
INFO: [Synth 8-3331] design cntrl_delay has unconnected port SCLR
INFO: [Synth 8-3331] design cntrl_delay has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized29 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized29 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized23 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized23 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized23 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized23 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized23 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized27 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized27 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized5 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized5 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized5 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized5 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized5 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized3 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized3 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized3 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized3 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_12_delay__parameterized2 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation__parameterized1 has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[31]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[30]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[29]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[28]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[27]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[26]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[25]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[24]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[23]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[22]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[21]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[20]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[19]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[18]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[17]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[16]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[15]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[14]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[13]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[12]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[11]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[10]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[9]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[8]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[7]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[6]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[5]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[4]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
INFO: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized51 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized50 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized49 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized48 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized47 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized46 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized45 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized44 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port SSRA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port SSRB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port DINB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port DINB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port DINB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port DINB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port SLEEP
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_prim_wrapper__parameterized43 has unconnected port ECCPIPECE
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTA[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEA[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port RSTB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port WEB[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTSBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTDBITERR
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port CLKB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[74]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[73]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[72]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[71]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[70]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[69]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[68]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[67]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[66]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[65]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[64]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[63]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[62]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[61]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[60]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[59]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[58]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[57]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[56]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[55]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[54]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[53]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[52]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[51]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[50]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[49]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[48]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[47]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[46]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[45]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[44]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[43]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[42]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[41]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[40]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[39]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[38]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[37]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[36]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[35]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[34]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[33]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[32]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[31]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[30]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[29]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[28]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[27]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[26]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[25]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[24]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[23]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[22]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[21]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[20]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[19]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[18]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[17]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[16]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[15]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[14]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[13]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[12]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[11]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[10]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[9]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DOUTA_I[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port SBITERR_I
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port DBITERR_I
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[11]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[10]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[9]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[8]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[7]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[6]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[5]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[4]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[3]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[2]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[1]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_output_block__parameterized0 has unconnected port RDADDRECC_I[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port RSTA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port ENA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port REGCEA
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port RSTB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port REGCEB
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port WEB[0]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[74]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[73]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[72]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[71]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[70]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[69]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[68]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[67]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[66]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[65]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[64]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[63]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[62]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[61]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[60]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[59]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[58]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[57]
INFO: [Synth 8-3331] design blk_mem_gen_v8_4_3_blk_mem_input_block__parameterized0 has unconnected port DINB[56]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:58 ; elapsed = 00:03:30 . Memory (MB): peak = 2624.367 ; gain = 901.449 ; free physical = 5300 ; free virtual = 13029
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:03:33 . Memory (MB): peak = 2624.367 ; gain = 901.449 ; free physical = 5379 ; free virtual = 13108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:01 ; elapsed = 00:03:33 . Memory (MB): peak = 2624.367 ; gain = 901.449 ; free physical = 5379 ; free virtual = 13108
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2771 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_constr.xdc]
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2656.383 ; gain = 0.000 ; free physical = 5046 ; free virtual = 12776
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 564 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  CFGLUT5 => SRLC32E: 37 instances
  DSP48E => DSP48E1: 24 instances
  FD => FDRE: 11 instances
  FDR => FDRE: 118 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 22 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2656.383 ; gain = 0.000 ; free physical = 5044 ; free virtual = 12775
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:28 ; elapsed = 00:03:58 . Memory (MB): peak = 2656.383 ; gain = 933.465 ; free physical = 5319 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:28 ; elapsed = 00:03:58 . Memory (MB): peak = 2656.383 ; gain = 933.465 ; free physical = 5319 ; free virtual = 13051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active/inst/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active/inst/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 132).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 140).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_gpio_power/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 156).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 164).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 185).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 188).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 194).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 197).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0/inst. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/dont_touch.xdc, line 200).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx/inst/instance_modapt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx/inst/instance_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cmos_tx/inst/instance_q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_gpio_power. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/cdc_sync_active. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/rate_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/logic_and_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_fir_interpolator/out_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/VCC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/interp_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/tx_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/cdc_sync_active. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/rx_fir_decimator/out_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/decim_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/logic_or. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:03:59 . Memory (MB): peak = 2656.383 ; gain = 933.465 ; free physical = 5318 ; free virtual = 13049
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:853]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:41 ; elapsed = 00:04:14 . Memory (MB): peak = 2656.383 ; gain = 933.465 ; free physical = 5269 ; free virtual = 13008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           1|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       488|
|4     |ad_dds                                     |           4|      5900|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      2669|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      2649|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      2649|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      2706|
|9     |axi_ad9361_tx__GC0                         |           1|      2306|
|10    |axi_ad9361__GC0                            |           1|     25393|
|11    |system__GCB0                               |           1|     28478|
|12    |system__GCB1                               |           1|      8241|
|13    |system__GCB2                               |           1|     19177|
|14    |system__GCB3                               |           1|     17446|
|15    |ad_iobuf                                   |           1|        28|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/488f/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/i_upack/i_pack_shell/gen_prefix_count[3].prefix_count_reg' and it is trimmed from '2' to '1' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:217]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:97]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/d_acc_data_reg[2]' (FDC) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/d_xfer_data_reg[2]' (FDCE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/up_data_status_int_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_txi_19/i_up_dac_common/i_xfer_status/up_data_status_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/\i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_zero_d_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[5]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/i_rx/up_status_or_reg)
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[0]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[2]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[3]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[4]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[5]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[6]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[7]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[8]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[9]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[10]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[11]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[12]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[13]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[14]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[15]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[16]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[17]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[18]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[19]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[20]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[21]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[22]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[23]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[24]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[25]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[26]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[27]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[28]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/\i_up_axi/up_rdata_d_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[30]' (FD) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_rdata_d_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/i_up_axi/up_axi_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_x_int_dly/gen_rtl.gen_reg.d_reg_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_x_int_dly/gen_rtl.gen_reg.d_reg_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_x_int_dly/gen_rtl.gen_reg.d_reg_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_x_int_dly/gen_rtl.gen_reg.d_reg_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_xy.gen_data_y_int_dly/gen_rtl.gen_reg.d_reg_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_modapt/U0/i_synth/\i_synth/gen_cordic.output_stage/gen_rotation.gen_translate.gen_phase_rot_reg/gen_rtl.gen_reg.d_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_cmos_tx/inst/instance_ila_1/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_0/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]' (FDE) to 'i_system_wrapper/system_i/i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_1/rx_fir_decimator/fir_decimation_1/U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.tx_occ_msb_2_reg' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.tx_occ_msb_3_reg' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.FIFO_IF_MODULE_I/Transmit_ip2bus_error_reg' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.CMD_ERR_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.MST_N_SLV_MODE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_EMPTY_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_EMPTY_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_FIFO_FULL_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPIXFER_DONE_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.RX_FIFO_FULL_S2AX_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_5_TXFIFO_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_1_CDC) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_6_RXFIFO_RST_AX2S_2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/MST_TRANS_INHIBIT_D1_I) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.dtre_i_reg' (FDR) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/sys_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_2/sys_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/sys_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_2/sys_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_gpio_power/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_gpio_power/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_gpio_power/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_gpio_power/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_gpio_power/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]__0' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]__0' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]__0' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]__0' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_regmap/i_regmap_request/up_dma_cyclic_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_2/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/needs_sync_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[0][0]' (FDRE) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[1][0]' (FDRE) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[5]' (FD) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[0][0]' (FDRE) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[1][0]' (FDRE) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[5]' (FD) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[6]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[7]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[13]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_3/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[8]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[8]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[13]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[13]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[13]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[13]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[7]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[8]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[8]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[9]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[10]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[11]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[11]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[12]' (FDSE) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[2]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[3]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[4]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[5]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[7]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[8]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[10]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[11]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[12]' (FDR) to 'i_system_wrapper/system_i/i_3/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[15]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[14]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[13]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[12]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[11]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[10]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[9]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[8]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[7]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[5]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[3]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[2]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[0]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[15]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[14]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[13]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[12]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[11]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[10]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[9]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[8]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[7]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[5]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[3]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[2]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_reg[0]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_in_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_q1_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_q0_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q0_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.start_px_reg' (FD) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.base_en_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.start_px_reg' (FD) to 'i_system_wrapper/system_i/i_3/tx_fir_interpolator/fir_interpolation_1/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.base_en_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_2/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:46 ; elapsed = 00:05:23 . Memory (MB): peak = 2656.391 ; gain = 933.473 ; free physical = 5118 ; free virtual = 12927
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9361_dac_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_ad9361_adc_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |          12|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       441|
|4     |ad_dds                                     |           4|      3737|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1937|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1923|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1923|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1952|
|9     |axi_ad9361_tx__GC0                         |           1|      1532|
|10    |axi_ad9361__GC0                            |           1|     17170|
|11    |system__GCB0                               |           1|     29238|
|12    |system__GCB1                               |           1|      7899|
|13    |system__GCB2                               |           1|     12172|
|14    |system__GCB3                               |           1|     11692|
|15    |ad_iobuf                                   |           1|        28|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:74]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:05:41 . Memory (MB): peak = 2656.391 ; gain = 933.473 ; free physical = 4837 ; free virtual = 12646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:11 ; elapsed = 00:05:49 . Memory (MB): peak = 2656.391 ; gain = 933.473 ; free physical = 4809 ; free virtual = 12620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |          12|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       441|
|4     |ad_dds                                     |           4|      3737|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1937|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1923|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1923|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1952|
|9     |axi_ad9361_tx__GC0                         |           1|      1532|
|10    |axi_ad9361__GC0                            |           1|     17170|
|11    |system__GCB0                               |           1|     29238|
|12    |system__GCB1                               |           1|      7899|
|13    |system__GCB2                               |           1|     12172|
|14    |system__GCB3                               |           1|     11692|
|15    |ad_iobuf                                   |           1|        28|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dac_data_sync_m_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_data_sync_m_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dac_data_sync_m_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_data_sync_m_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dac_data_sync_m_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dac_data_sync_m_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/tx_frame_p_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/tx_frame_p_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/sync_min_pulse_m_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/sync_min_pulse_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/sync_min_pulse_m_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/sync_min_pulse_m_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/sync_min_pulse_m_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/sync_min_pulse_m_reg[1]'
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:39 ; elapsed = 00:06:18 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4814 ; free virtual = 12624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [1] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [2] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [3] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [5] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [6] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [7] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [9] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \ila_core_inst/trace_read_addr [10] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:43 ; elapsed = 00:06:22 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4810 ; free virtual = 12619
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:43 ; elapsed = 00:06:23 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4810 ; free virtual = 12619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:50 ; elapsed = 00:06:30 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4802 ; free virtual = 12611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:50 ; elapsed = 00:06:30 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4802 ; free virtual = 12611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:52 ; elapsed = 00:06:31 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4799 ; free virtual = 12609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:52 ; elapsed = 00:06:32 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4799 ; free virtual = 12609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        24|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__10 |     1|
|4     |DSP48E__11 |     1|
|5     |DSP48E__12 |     1|
|6     |DSP48E__13 |     1|
|7     |DSP48E__14 |     1|
|8     |DSP48E__15 |     1|
|9     |DSP48E__16 |     1|
|10    |DSP48E__17 |     1|
|11    |DSP48E__18 |     1|
|12    |DSP48E__19 |     1|
|13    |DSP48E__2  |     1|
|14    |DSP48E__20 |     1|
|15    |DSP48E__21 |     1|
|16    |DSP48E__22 |     1|
|17    |DSP48E__23 |     1|
|18    |DSP48E__3  |     1|
|19    |DSP48E__4  |     1|
|20    |DSP48E__5  |     1|
|21    |DSP48E__6  |     1|
|22    |DSP48E__7  |     1|
|23    |DSP48E__8  |     1|
|24    |DSP48E__9  |     1|
|25    |BIBUF      |   130|
|26    |BUFG       |     3|
|27    |CARRY4     |  1819|
|28    |CFGLUT5    |   373|
|29    |DSP48E1    |     4|
|30    |DSP48E1_1  |     4|
|31    |DSP48E1_2  |     4|
|32    |DSP48E1_3  |    36|
|33    |IDDR       |    13|
|34    |IDELAYCTRL |     1|
|35    |IDELAYE2   |    13|
|36    |LUT1       |  2147|
|37    |LUT2       |  2407|
|38    |LUT3       |  7005|
|39    |LUT4       |  1670|
|40    |LUT5       |  1572|
|41    |LUT6       |  5875|
|42    |MUXCY      |   876|
|43    |MUXCY_L    |     9|
|44    |MUXF7      |   884|
|45    |MUXF8      |   340|
|46    |ODDR       |    16|
|47    |PS7        |     1|
|48    |RAM16X1D   |    70|
|49    |RAM32M     |    13|
|50    |RAM64M     |  1920|
|51    |RAM64X1D   |   384|
|52    |RAMB18E1   |     2|
|53    |RAMB36E1   |    51|
|54    |RAMB36E1_1 |     2|
|55    |SRL16      |     1|
|56    |SRL16E     |  2313|
|57    |SRLC16E    |     4|
|58    |SRLC32E    |    82|
|59    |XORCY      |   872|
|60    |FD         |     8|
|61    |FDCE       |  3811|
|62    |FDPE       |    35|
|63    |FDR        |    72|
|64    |FDRE       | 24043|
|65    |FDSE       |   286|
|66    |IBUF       |    15|
|67    |IBUFG      |     1|
|68    |IOBUF      |    16|
|69    |OBUF       |    31|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:52 ; elapsed = 00:06:32 . Memory (MB): peak = 2668.555 ; gain = 945.637 ; free physical = 4799 ; free virtual = 12609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:28 ; elapsed = 00:06:11 . Memory (MB): peak = 2668.555 ; gain = 913.621 ; free physical = 4869 ; free virtual = 12678
Synthesis Optimization Complete : Time (s): cpu = 00:05:52 ; elapsed = 00:06:32 . Memory (MB): peak = 2668.562 ; gain = 945.637 ; free physical = 4884 ; free virtual = 12693
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7827 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1 UUID: 334fc718-3bf0-596b-9721-061f996c60b6 
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/ila_0 UUID: f1f9ed16-5813-5c08-b893-b9c7b010f192 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.570 ; gain = 0.000 ; free physical = 4747 ; free virtual = 12557
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3117 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 235 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  CFGLUT5 => SRLC32E: 37 instances
  DSP48E => DSP48E1: 24 instances
  FD => FDRE: 8 instances
  FDR => FDRE: 72 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 70 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1920 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 384 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
5369 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:12 ; elapsed = 00:06:53 . Memory (MB): peak = 2700.570 ; gain = 1006.121 ; free physical = 5040 ; free virtual = 12849
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.570 ; gain = 0.000 ; free physical = 5040 ; free virtual = 12849
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2724.582 ; gain = 24.012 ; free physical = 5025 ; free virtual = 12847
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 16:14:50 2023...
[Fri Oct 27 16:14:51 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:06:46 ; elapsed = 00:07:21 . Memory (MB): peak = 2151.324 ; gain = 0.000 ; free physical = 6259 ; free virtual = 13999
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Netlist 29-17] Analyzing 6186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_cmos_tx_0/axi_ad9361_cmos_tx.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_gpio_power_0/system_axi_gpio_power_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_power/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_0/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_constr.xdc]
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/system_constr.xdc]
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3059.957 ; gain = 609.828 ; free physical = 5373 ; free virtual = 13113
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5454 ; free virtual = 13195
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2739 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 70 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1920 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 384 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 3292.070 ; gain = 1140.746 ; free physical = 5455 ; free virtual = 13195
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5249 ; free virtual = 12989
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5249 ; free virtual = 12989
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5241 ; free virtual = 12984
[Fri Oct 27 16:15:38 2023] Launched impl_1...
Run output will be captured here: /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5206 ; free virtual = 12963
[Fri Oct 27 16:15:38 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1391.562 ; gain = 0.000 ; free physical = 5040 ; free virtual = 12797
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Netlist 29-17] Analyzing 6186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2537.172 ; gain = 0.000 ; free physical = 3912 ; free virtual = 11669
Restored from archive | CPU: 0.170000 secs | Memory: 1.140427 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2537.172 ; gain = 0.000 ; free physical = 3912 ; free virtual = 11669
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.172 ; gain = 0.000 ; free physical = 3925 ; free virtual = 11682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2739 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 70 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1920 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 384 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2537.172 ; gain = 1145.609 ; free physical = 3925 ; free virtual = 11682
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/myh/Documents/antsdr/antsdr-fw_radar/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2630.953 ; gain = 93.781 ; free physical = 3912 ; free virtual = 11669

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2215f778a

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2630.953 ; gain = 0.000 ; free physical = 3912 ; free virtual = 11669

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2743.574 ; gain = 0.000 ; free physical = 3837 ; free virtual = 11601
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19e68cfdf

Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3836 ; free virtual = 11600

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 49 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1b84e4a00

Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3902 ; free virtual = 11665
INFO: [Opt 31-389] Phase Retarget created 286 cells and removed 1886 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 220bc3b77

Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3903 ; free virtual = 11666
INFO: [Opt 31-389] Phase Constant propagation created 1238 cells and removed 3514 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 196b10d80

Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3898 ; free virtual = 11662
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2142 cells
INFO: [Opt 31-1021] In phase Sweep, 1695 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 196b10d80

Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3901 ; free virtual = 11665
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 252884e58

Time (s): cpu = 00:01:27 ; elapsed = 00:01:43 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3901 ; free virtual = 11664
INFO: [Opt 31-389] Phase Shift Register Optimization created 33 cells and removed 3 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2209b0702

Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3900 ; free virtual = 11663
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             286  |            1886  |                                             88  |
|  Constant propagation         |            1238  |            3514  |                                             55  |
|  Sweep                        |               0  |            2142  |                                           1695  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              33  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2743.574 ; gain = 0.000 ; free physical = 3900 ; free virtual = 11663
Ending Logic Optimization Task | Checksum: 19299e4e8

Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 2743.574 ; gain = 68.637 ; free physical = 3900 ; free virtual = 11664

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.961 | TNS=0.000 |
WARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 53 newly gated: 2 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: 12d16a779

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3804 ; free virtual = 11568
Ending Power Optimization Task | Checksum: 12d16a779

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3287.020 ; gain = 543.445 ; free physical = 3843 ; free virtual = 11606

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d16a779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3843 ; free virtual = 11606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3843 ; free virtual = 11606
Ending Netlist Obfuscation Task | Checksum: 1ca667599

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3843 ; free virtual = 11606
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:07 . Memory (MB): peak = 3287.020 ; gain = 749.848 ; free physical = 3843 ; free virtual = 11607
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3843 ; free virtual = 11607
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3841 ; free virtual = 11607
INFO: [Common 17-1381] The checkpoint '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3287.020 ; gain = 0.000 ; free physical = 3834 ; free virtual = 11611
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3327.039 ; gain = 40.020 ; free physical = 3832 ; free virtual = 11608
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3830 ; free virtual = 11606
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4f46dac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3830 ; free virtual = 11606
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3830 ; free virtual = 11606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea1fac1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3754 ; free virtual = 11530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 219410321

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3642 ; free virtual = 11418

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 219410321

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3642 ; free virtual = 11418
Phase 1 Placer Initialization | Checksum: 219410321

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3642 ; free virtual = 11418

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fb18f315

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3608 ; free virtual = 11384

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3606 ; free virtual = 11383

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22d1a327f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3607 ; free virtual = 11383
Phase 2.2 Global Placement Core | Checksum: 1f716ae5a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3602 ; free virtual = 11378
Phase 2 Global Placement | Checksum: 1f716ae5a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:08 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3617 ; free virtual = 11393

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20a20872d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:14 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3610 ; free virtual = 11386

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29a61317f

Time (s): cpu = 00:03:24 ; elapsed = 00:01:50 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3599 ; free virtual = 11375

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21bbc777b

Time (s): cpu = 00:03:25 ; elapsed = 00:01:50 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3600 ; free virtual = 11376

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29cf8d509

Time (s): cpu = 00:03:25 ; elapsed = 00:01:51 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3600 ; free virtual = 11376

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2464937b2

Time (s): cpu = 00:03:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3571 ; free virtual = 11347

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a0f06942

Time (s): cpu = 00:03:34 ; elapsed = 00:02:03 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3574 ; free virtual = 11350

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dc680252

Time (s): cpu = 00:03:34 ; elapsed = 00:02:04 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3574 ; free virtual = 11350
Phase 3 Detail Placement | Checksum: 1dc680252

Time (s): cpu = 00:03:35 ; elapsed = 00:02:04 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3574 ; free virtual = 11350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 142376339

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 142376339

Time (s): cpu = 00:04:08 ; elapsed = 00:02:15 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3598 ; free virtual = 11375
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.698. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ed0810df

Time (s): cpu = 00:04:09 ; elapsed = 00:02:15 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3598 ; free virtual = 11375
Phase 4.1 Post Commit Optimization | Checksum: ed0810df

Time (s): cpu = 00:04:09 ; elapsed = 00:02:16 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3599 ; free virtual = 11375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ed0810df

Time (s): cpu = 00:04:10 ; elapsed = 00:02:16 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3599 ; free virtual = 11375

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ed0810df

Time (s): cpu = 00:04:10 ; elapsed = 00:02:17 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3605 ; free virtual = 11381

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3605 ; free virtual = 11381
Phase 4.4 Final Placement Cleanup | Checksum: e3082950

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3605 ; free virtual = 11381
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e3082950

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3605 ; free virtual = 11381
Ending Placer Task | Checksum: dadc535a

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3605 ; free virtual = 11381
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:17 ; elapsed = 00:02:21 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3654 ; free virtual = 11431
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3655 ; free virtual = 11431
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3543 ; free virtual = 11398
INFO: [Common 17-1381] The checkpoint '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3630 ; free virtual = 11426
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3617 ; free virtual = 11414
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3628 ; free virtual = 11425
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d4af4e3e ConstDB: 0 ShapeSum: 62d051c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5a7d0e87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3483 ; free virtual = 11281
Post Restoration Checksum: NetGraph: dbef083 NumContArr: 4cbe1e04 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5a7d0e87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3450 ; free virtual = 11248

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5a7d0e87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3411 ; free virtual = 11210

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5a7d0e87

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3411 ; free virtual = 11210
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aedd82d7

Time (s): cpu = 00:01:49 ; elapsed = 00:00:44 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3370 ; free virtual = 11168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.889  | TNS=0.000  | WHS=-0.329 | THS=-1180.097|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 238a5f15b

Time (s): cpu = 00:02:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3355 ; free virtual = 11153
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 229dbd3d9

Time (s): cpu = 00:02:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3353 ; free virtual = 11150
Phase 2 Router Initialization | Checksum: 2494bd730

Time (s): cpu = 00:02:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3327.039 ; gain = 0.000 ; free physical = 3353 ; free virtual = 11150

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43016
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43016
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a96ce4d

Time (s): cpu = 00:03:31 ; elapsed = 00:01:10 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3335 ; free virtual = 11133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4139
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.951  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2124b1e29

Time (s): cpu = 00:04:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3338 ; free virtual = 11135
Phase 4 Rip-up And Reroute | Checksum: 2124b1e29

Time (s): cpu = 00:04:22 ; elapsed = 00:01:34 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3338 ; free virtual = 11135

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ddb2a49d

Time (s): cpu = 00:04:31 ; elapsed = 00:01:36 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3339 ; free virtual = 11136
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d2b2d478

Time (s): cpu = 00:04:31 ; elapsed = 00:01:36 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3338 ; free virtual = 11136

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d2b2d478

Time (s): cpu = 00:04:31 ; elapsed = 00:01:36 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3338 ; free virtual = 11136
Phase 5 Delay and Skew Optimization | Checksum: 1d2b2d478

Time (s): cpu = 00:04:32 ; elapsed = 00:01:36 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3338 ; free virtual = 11136

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f807bd3

Time (s): cpu = 00:04:41 ; elapsed = 00:01:38 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3342 ; free virtual = 11140
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.963  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17b2fc24a

Time (s): cpu = 00:04:41 ; elapsed = 00:01:39 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3341 ; free virtual = 11138
Phase 6 Post Hold Fix | Checksum: 17b2fc24a

Time (s): cpu = 00:04:41 ; elapsed = 00:01:39 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3341 ; free virtual = 11138

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.8343 %
  Global Horizontal Routing Utilization  = 22.3221 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d19a9abb

Time (s): cpu = 00:04:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3340 ; free virtual = 11138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d19a9abb

Time (s): cpu = 00:04:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3340 ; free virtual = 11137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18edcdd9e

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3337 ; free virtual = 11135

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.963  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18edcdd9e

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3346 ; free virtual = 11143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:45 ; elapsed = 00:01:42 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3407 ; free virtual = 11204

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:55 ; elapsed = 00:01:46 . Memory (MB): peak = 3509.285 ; gain = 182.246 ; free physical = 3407 ; free virtual = 11204
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3509.285 ; gain = 0.000 ; free physical = 3408 ; free virtual = 11205
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3509.285 ; gain = 0.000 ; free physical = 3278 ; free virtual = 11173
INFO: [Common 17-1381] The checkpoint '/home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3509.285 ; gain = 0.000 ; free physical = 3378 ; free virtual = 11200
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3541.301 ; gain = 32.016 ; free physical = 3363 ; free virtual = 11185
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/myh/Documents/antsdr/antsdr-fw_radar/hdl/projects/ant/ant.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:00 ; elapsed = 00:00:42 . Memory (MB): peak = 3541.301 ; gain = 0.000 ; free physical = 3122 ; free virtual = 10953
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
WARNING: [Power 33-198] PS7 POWER property is not specified on the PS7 instance. Power reported will not be accurate.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3541.301 ; gain = 0.000 ; free physical = 3214 ; free virtual = 11050
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], i_system_wrapper/system_i/axi_cmos_tx/inst/instance_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 29 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_ad_iqcor/g_loop[0].i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-32] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [DRC REQP-32] with_OPMODE_USE_MULT_NONE: i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_rounder.i_rounder/i_rounder/g_dsp48.g_dsp48e1.i_dsp48e1: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 30 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12318976 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 3701.910 ; gain = 160.609 ; free physical = 3170 ; free virtual = 11012
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 16:24:59 2023...
[Fri Oct 27 16:25:04 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.99 ; elapsed = 00:09:27 . Memory (MB): peak = 3292.070 ; gain = 0.000 ; free physical = 5122 ; free virtual = 12961
INFO: [Netlist 29-17] Analyzing 6074 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3680.516 ; gain = 45.938 ; free physical = 4649 ; free virtual = 12510
Restored from archive | CPU: 2.670000 secs | Memory: 59.658447 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3680.516 ; gain = 45.938 ; free physical = 4649 ; free virtual = 12510
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3680.516 ; gain = 0.000 ; free physical = 4658 ; free virtual = 12518
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2713 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 19 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1920 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 384 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3680.516 ; gain = 388.445 ; free physical = 4658 ; free virtual = 12518
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3842.484 ; gain = 161.969 ; free physical = 4529 ; free virtual = 12379
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl
## set m_file [open "axi_ad9361_delay.log" w]
## set m_ios [get_ports -filter {NAME =~ rx_*_in*}]
## set m_ddr_ios [get_pins -hierarchical -filter {NAME =~ *i_rx_data_iddr/C || NAME =~ *i_rx_data_iddr/D}]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -to_pins  -max_paths 100 -nworst 1 -delay_type max -sort_by slack.
## set m_info [report_timing -no_header -return_string -from $m_ios -to $m_ddr_ios -max_paths 100]
## set m_sources {}
## set m_string $m_info
## while {[regexp {\s+Source:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_sources $m_value
## }
## set m_destinations {}
## set m_string $m_info
## while {[regexp {\s+Destination:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_destinations $m_value
## }
## set m_delays {}
## set m_string $m_info
## while {[regexp {\s+Data\s+Path\s+Delay:\s+(.*?)\s+(.*)} $m_string m1 m_value m_string] == 1} {
##   lappend m_delays $m_value
## }
## set m_size [llength $m_sources]
## if {[llength $m_destinations] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-destination size mismatch"
## }
## if {[llength $m_delays] != $m_size} {
##   puts "CRITICAL WARNING: axi_ad9361_delay.tcl, source-delay size mismatch"
## }
## for {set m_index 0} {$m_index < $m_size} {incr m_index} {
##   set m_delay [lindex $m_delays $m_index]
##   set m_source [lindex $m_sources $m_index]
##   set m_destination [lindex $m_destinations $m_index]
##   puts "$m_source $m_destination $m_delay"
##   puts $m_file "$m_source $m_destination $m_delay"
## }
rx_data_in[4] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/D 1.625ns
rx_data_in[1] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/D 1.621ns
rx_data_in[5] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/D 1.619ns
rx_data_in[0] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/D 1.615ns
rx_data_in[3] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/D 1.607ns
rx_data_in[2] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/D 1.599ns
rx_data_in[10] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/D 1.595ns
rx_frame_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/D 1.594ns
rx_data_in[11] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/D 1.594ns
rx_data_in[9] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/D 1.586ns
rx_data_in[8] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/D 1.583ns
rx_data_in[7] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/D 1.575ns
rx_data_in[6] i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/D 1.569ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[8].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[9].i_rx_data/i_rx_data_iddr/C 4.436ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[6].i_rx_data/i_rx_data_iddr/C 4.433ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[7].i_rx_data/i_rx_data_iddr/C 4.433ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[10].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[11].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C 4.431ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C 4.428ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C 4.428ns
rx_clk_in i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C 4.422ns
## puts $m_file "\nDetails:\n"
## puts $m_file $m_info
## close $m_file
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 16:25:32 2023...
