

module tb_RNG16;  
    reg clk;  
    reg rstn;  
    reg update;  
    wire finish;  
    wire [15:0] rand16;  

    // å®ä¾‹åŒ? RNG16 æ¨¡å—  
    RNG16 uut (  
        .clk(clk),  
        .rstn(rstn),  
        .update(update),  
        .finish(finish),  
        .rand16(rand16)  
    );  

    // ç”Ÿæˆæ—¶é’Ÿä¿¡å·  
    initial begin  
        clk = 0;  
        forever #5 clk = ~clk; // 100MHz æ—¶é’Ÿ  
    end  

    // æµ‹è¯•é€»è¾‘  
    initial begin  
        rstn = 0;   // å¤ä½  
        update = 0; // åˆå§‹ä¸ºä½  
        #10;  
        rstn = 1;   // å–æ¶ˆå¤ä½  
        #10;  
        update = 1; // è§¦å‘æ›´æ–°  
        #10;  
        update = 0; // æ¸…é™¤æ›´æ–°ä¿¡å·  


        
        // ç”Ÿæˆæ–°éšæœºæ•°  
        #10;  
        update = 1; // å†æ¬¡è§¦å‘æ›´æ–°  
        #10;  
        update = 0; // æ¸…é™¤æ›´æ–°ä¿¡å·  
        // ç»“æŸä»¿çœŸ  
        #30;  
        $finish;  
    end  
endmodule