Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Codes/Verilog/half_adder/half_adder.srcs/sim_1/new/half_adder_tb.v" Line 38
