
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\fht_bfly'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: fht_bfly            
Automatically selected fht_bfly as design top module.

2.2. Analyzing design hierarchy..
Top module:  \fht_bfly

2.3. Analyzing design hierarchy..
Top module:  \fht_bfly
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
Found and cleaned up 8 empty switches in `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
Found and cleaned up 8 empty switches in `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
Cleaned up 24 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:35$35 in module fht_bfly.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:30$33 in module fht_bfly.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 359 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
Creating decoders for process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
Creating decoders for process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
Creating decoders for process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:35$35'.
     1/1: $0\b_FF[7:0]
Creating decoders for process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:30$33'.
     1/1: $0\a_FF[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$4.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.sum' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$24.RCA.i' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$25.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$25.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$25.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$25.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$25.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$26.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$27.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$28.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$29.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$30.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$31.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$32.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
No latch inferred for signal `\fht_bfly.\twos_complement$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$3.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\twos_complement$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$14.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\twos_complement$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$14.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\twos_complement$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$14.ainv' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\twos_complement$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:40$14.plus1' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:100$15.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:100$15.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:100$15.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:100$15.sum' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:100$15.RCA.i' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$16.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$16.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$16.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$16.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$17.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$17.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$17.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$17.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$17.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$18.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$18.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$18.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$18.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$18.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$19.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$19.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$19.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$19.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$19.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$20.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$20.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$20.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$20.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$20.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$21.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$21.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$21.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$21.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$21.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$22.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$22.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$22.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$22.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$22.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$23.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$23.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$23.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$23.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$23.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$2.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.sum' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\rca_N$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:39$5.RCA.i' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$6.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$6.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$6.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$6.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\half_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:83$6.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$7.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$8.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$9.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$10.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$11.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$12.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.$result' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.a' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.b' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.ci' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.co' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
No latch inferred for signal `\fht_bfly.\full_adder$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:85$13.s' from process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fht_bfly.\b_FF' using process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:35$35'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\fht_bfly.\a_FF' using process `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:30$33'.
  created $dff cell `$procdff$528' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$353'.
Removing empty process `fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$201'.
Removing empty process `fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:0$37'.
Found and cleaned up 2 empty switches in `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:35$35'.
Removing empty process `fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:35$35'.
Found and cleaned up 2 empty switches in `\fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:30$33'.
Removing empty process `fht_bfly.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:30$33'.
Cleaned up 4 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fht_bfly.
<suppressed ~34 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fht_bfly.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fht_bfly'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fht_bfly..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:89$352.
    dead port 2/2 on $mux $ternary$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/two_dimensional_fast_hartley_transform_submodules/fht_bfly.v:89$352.
Removed 2 multiplexer ports.
<suppressed ~4 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fht_bfly.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fht_bfly'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$528 ($dff) from module fht_bfly (D = $procmux$522_Y, Q = \a_FF, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$531 ($sdff) from module fht_bfly (D = \a, Q = \a_FF).
Adding SRST signal on $procdff$527 ($dff) from module fht_bfly (D = $procmux$517_Y, Q = \b_FF, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$533 ($sdff) from module fht_bfly (D = \b, Q = \b_FF).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fht_bfly..
Removed 7 unused cells and 446 unused wires.
<suppressed ~8 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fht_bfly.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fht_bfly..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fht_bfly.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fht_bfly'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fht_bfly..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fht_bfly.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== fht_bfly ===

   Number of wires:                210
   Number of wire bits:            472
   Number of public wires:         136
   Number of public wire bits:     379
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $and                           36
     $eq                             2
     $mux                            2
     $not                            9
     $or                            14
     $sdffe                         16
     $xor                           37

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: b5a2c79fa2, CPU: user 0.08s system 0.00s, MEM: 14.01 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 47% 2x read_verilog (0 sec), 21% 4x opt_expr (0 sec), ...
