<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.09.20.21:49:56"
 outputDirectory="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX066K3F40E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="global_reset_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="global_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_ref_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="oct_rzqin" direction="input" role="oct_rzqin" width="1" />
  </interface>
  <interface name="mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="mem_a" direction="output" role="mem_a" width="17" />
   <port name="mem_act_n" direction="output" role="mem_act_n" width="1" />
   <port name="mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="mem_bg" direction="output" role="mem_bg" width="1" />
   <port name="mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="mem_odt" direction="output" role="mem_odt" width="1" />
   <port name="mem_reset_n" direction="output" role="mem_reset_n" width="1" />
   <port name="mem_par" direction="output" role="mem_par" width="1" />
   <port name="mem_alert_n" direction="input" role="mem_alert_n" width="1" />
   <port name="mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port name="mem_dqs_n" direction="bidir" role="mem_dqs_n" width="8" />
   <port name="mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port name="mem_dbi_n" direction="bidir" role="mem_dbi_n" width="8" />
  </interface>
  <interface name="status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="emif_usr_reset_n" kind="reset" start="1">
   <property name="associatedClock" value="" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="global_reset_n" />
   <property name="synchronousEdges" value="NONE" />
   <port name="emif_usr_reset_n" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="emif_usr_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="300000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="emif_usr_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="ctrl_amm_0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4294967296" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="emif_usr_clk" />
   <property name="associatedReset" value="emif_usr_reset_n" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="64" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="amm_ready_0" direction="output" role="waitrequest_n" width="1" />
   <port name="amm_read_0" direction="input" role="read" width="1" />
   <port name="amm_write_0" direction="input" role="write" width="1" />
   <port name="amm_address_0" direction="input" role="address" width="26" />
   <port name="amm_readdata_0" direction="output" role="readdata" width="512" />
   <port name="amm_writedata_0" direction="input" role="writedata" width="512" />
   <port name="amm_burstcount_0" direction="input" role="burstcount" width="7" />
   <port
       name="amm_byteenable_0"
       direction="input"
       role="byteenable"
       width="64" />
   <port
       name="amm_readdatavalid_0"
       direction="output"
       role="readdatavalid"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="ddr4_qsys" version="1.0" name="ddr4_qsys">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10AX066K3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/synth/ddr4_qsys.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/synth/ddr4_qsys.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_181_yfx3roi"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_arch_nf_181_shtwzja"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy --dir=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen//ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif"
   version="18.1"
   name="ddr4_qsys_altera_emif_181_yfx3roi">
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="MEM_READ_LATENCY" value="18.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PHY_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="false" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="68.0" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS_NO_OCT" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="10" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="DIAG_SIM_VERBOSE_LEVEL" value="5" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_LPDDR3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_DDR4_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR2_SIM_VERBOSE" value="true" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR4_TWLH_PS" value="0.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_TWLS_PS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TRFC_DLR_NS" value="90.0" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="DIAG_RLD3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.17" />
  <parameter name="MEM_NUM_OF_DATA_ENDPOINTS" value="1" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PHY_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SIM_VERBOSE" value="true" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="DIAG_QDR4_SIM_VERBOSE" value="true" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TRFC_DLR_CYC" value="108" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="7" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="DIAG_DDR3_CA_DESKEW_EN" value="false" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="DIAG_RLD2_SIM_VERBOSE" value="true" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.06" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD3_CA_DESKEW_EN" value="false" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_TWLH_CYC" value="0.13" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="CTRL_ECC_READDATAERROR_EN" value="false" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_QDR4_AVL_CHNLS" value="8" />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="0.0" />
  <parameter name="DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="0.0" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="0.0" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_TFAW_DLR_CYC" value="16" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_HMC_HRC" value="auto" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_LPDDR3_SIM_VERBOSE" value="true" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="SYS_INFO_DEVICE" value="10AX066K3F40E2SG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_ECC_READDATAERROR_EN" value="false" />
  <parameter name="CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.13" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="DIAG_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="DIAG_RLD2_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="CTRL_DDR4_ECC_READDATAERROR_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="MEM_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_IDEAL_VREF_IN_PCT" value="68.0" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="DIAG_EXPORT_PLL_LOCKED" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="DIAG_EXPORT_PLL_REF_CLK_OUT" value="false" />
  <parameter name="DIAG_QDR4_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="18" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter
     name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
     value="IO_STD_LVDS_NO_OCT" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/4 (60 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="DIAG_DDR3_SIM_VERBOSE" value="true" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="false" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.17" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="18" />
  <parameter name="PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_RLD3_CA_LEVEL_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_IDEAL_VREF_OUT_PCT" value="68.0" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TWLS_CYC" value="0.13" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value=",," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value=",," />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR4_MR6" value="395363" />
  <parameter name="MEM_DDR4_MR1" value="65793" />
  <parameter name="MEM_DDR4_MR0" value="2112" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="MEM_DDR4_MR2" value="131104" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value=",," />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.12" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="14" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_SIM_CHECKER_SKIP_TG" value="false" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="68.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="136" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="36" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value=",," />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value=",," />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="DIAG_RLD3_SIM_VERBOSE" value="true" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value=",," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value=",," />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="0.0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="1200.0" />
  <parameter name="PHY_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="0.0" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_WRITE_LATENCY" value="14" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="ddr4_qsys_emif_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TIS_PS" value="60" />
  <parameter name="MEM_DDR4_TIH_PS" value="95" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TRRD_DLR_CYC" value="4" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="4" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="PHY_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_181/synth/ddr4_qsys_altera_emif_181_yfx3roi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_181/synth/ddr4_qsys_altera_emif_181_yfx3roi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/hwtcl/altera_emif/altera_emif_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ddr4_qsys" as="emif_0" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_181_yfx3roi"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_arch_nf_181_shtwzja"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy --dir=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen//ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_arch_nf"
   version="18.1"
   name="ddr4_qsys_altera_emif_arch_nf_181_shtwzja">
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="CTRL_QDR4_WAR_TURNAROUND_DELAY_CYC" value="11" />
  <parameter name="DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PHY_QDR2_STARTING_VREFIN" value="70.0" />
  <parameter name="DIAG_DDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_QDR4_USE_ADDR_PARITY" value="false" />
  <parameter name="MEM_DDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
  <parameter name="SEC_HMC_CFG_TCL" value="18" />
  <parameter name="DIAG_VERBOSE_IOAUX" value="false" />
  <parameter name="MEM_LPDDR3_TQH_CYC" value="0.38" />
  <parameter name="PORT_MEM_Q_WIDTH" value="1" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_RLD2_TCKH_CYC" value="0.45" />
  <parameter name="MEM_DDR3_TIS_PS" value="60" />
  <parameter name="MEM_DDR3_TIH_PS" value="95" />
  <parameter name="PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TCCD_S_CYC" value="4" />
  <parameter name="PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PORT_MEM_RM_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_FAST_SIM" value="true" />
  <parameter
     name="PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter
     name="MEM_DDR4_FINE_GRANULARITY_REFRESH"
     value="DDR4_FINE_REFRESH_FIXED_1X" />
  <parameter name="PHY_DDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_RLD2_MR" value="0" />
  <parameter name="PLL_ADD_EXTRA_CLKS" value="false" />
  <parameter name="PHY_QDR4_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM" value="IO_STD_LVDS_NO_OCT" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT" value="29" />
  <parameter name="BOARD_DDR4_TIS_DERATING_PS" value="0" />
  <parameter name="DIAG_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="MEM_DDR4_TWTR_L_CYC" value="10" />
  <parameter name="MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
  <parameter name="MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="BOARD_DDR4_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="PHY_RLD2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_PER_DRAM_ADDR" value="false" />
  <parameter name="DIAG_SIM_VERBOSE_LEVEL" value="5" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_READDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DBI_N_WIDTH" value="8" />
  <parameter name="BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="SEC_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_TARGET_IS_ES3" value="false" />
  <parameter name="PHY_TARGET_IS_ES2" value="false" />
  <parameter name="PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DBI_N_WIDTH" value="1" />
  <parameter name="DIAG_LPDDR3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="DIAG_LPDDR3_INTERFACE_ID" value="0" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
  <parameter name="MEM_QDR2_DATA_PER_DEVICE" value="36" />
  <parameter name="SEC_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
  <parameter name="C2P_P2C_CLK_RATIO" value="4" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_BG" value="15" />
  <parameter name="SEQ_SIM_CPU_CLK_DIVIDE" value="1" />
  <parameter name="DIAG_DDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_PS" value="5500" />
  <parameter name="BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="NUM_OF_HMC_PORTS" value="1" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="MEM_DDR3_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_DDR3_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR2_SIM_VERBOSE" value="true" />
  <parameter name="PHY_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="SEC_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="MEM_DDR4_TWLH_PS" value="0.0" />
  <parameter name="MEM_DDR3_TDSH_CYC" value="0.18" />
  <parameter name="BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="DIAG_DDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_0" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_WDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_LPDDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter
     name="CTRL_DDR3_ADDR_ORDER_ENUM"
     value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="MEM_DDR4_TWLS_PS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
  <parameter name="PRI_RDATA_TILE_INDEX" value="1" />
  <parameter name="PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="DIAG_DDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="SEC_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="DIAG_QDR2_INTERFACE_ID" value="0" />
  <parameter name="BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_DDR3_SPEEDBIN_ENUM" value="DDR3_SPEEDBIN_2133" />
  <parameter name="PRI_HMC_CFG_PCH_TO_VALID" value="9" />
  <parameter name="LANES_USAGE_1" value="5" />
  <parameter name="LANES_USAGE_0" value="765762413" />
  <parameter name="MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="LANES_USAGE_3" value="0" />
  <parameter name="LANES_USAGE_2" value="0" />
  <parameter name="MEM_DDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="MEM_LPDDR3_TRRD_CYC" value="8" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR3_TTL_DM_WIDTH" value="1" />
  <parameter name="PHY_TARGET_SPEEDGRADE" value="E2" />
  <parameter name="CENTER_TIDS_1" value="0" />
  <parameter name="MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="CENTER_TIDS_2" value="0" />
  <parameter name="BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="MEM_DDR3_TTL_CS_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PHY_CORE_CLKS_SHARING_ENUM" value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_HAS_SIM_SUPPORT" value="true" />
  <parameter name="MEM_QDR2_WIDTH_EXPANDED" value="false" />
  <parameter name="CENTER_TIDS_0" value="5249028" />
  <parameter name="MEM_DDR4_TTL_DQ_WIDTH" value="64" />
  <parameter name="PLL_M_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DQ_PINLOC_9" value="45131815" />
  <parameter name="PORT_MEM_DQ_PINLOC_8" value="39883810" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_110" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_7" value="34635807" />
  <parameter name="MEM_LPDDR3_TDSS_CYC" value="0.2" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_111" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_6" value="31484954" />
  <parameter name="EX_DESIGN_GUI_QDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_112" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_5" value="26236949" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_113" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_4" value="20990994" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_114" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_3" value="15742989" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_115" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_2" value="10494984" />
  <parameter name="PORT_MEM_DQ_PINLOC_1" value="7346179" />
  <parameter name="PORT_MEM_DQ_PINLOC_0" value="2098240" />
  <parameter name="CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_AFI_WDATA_DBI_N_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_116" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_117" value="0" />
  <parameter name="SEC_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_118" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_119" value="0" />
  <parameter name="PLL_VCO_TO_MEM_CLK_FREQ_RATIO" value="1" />
  <parameter name="MEM_DDR4_R_ODT0_2X2" value="off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_120" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_121" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_122" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_123" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_124" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_125" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_126" value="0" />
  <parameter name="PHY_DDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="EX_DESIGN_GUI_DDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT0_1X1" value="on" />
  <parameter name="PLL_C_CNT_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PRST_1" value="1" />
  <parameter name="PLL_C_CNT_PRST_2" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_127" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_PRST_3" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_128" value="0" />
  <parameter name="PLL_C_CNT_PRST_4" value="1" />
  <parameter name="PORT_MEM_DK_N_PINLOC_2" value="0" />
  <parameter name="PLL_C_CNT_PRST_5" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_PRST_6" value="1" />
  <parameter name="PLL_C_CNT_PRST_7" value="1" />
  <parameter name="DIAG_RLD2_ABSTRACT_PHY" value="false" />
  <parameter name="PLL_C_CNT_PRST_8" value="1" />
  <parameter name="PHY_LPDDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="4" />
  <parameter name="MEM_NUM_OF_DATA_ENDPOINTS" value="1" />
  <parameter name="PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_DM_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_100" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_101" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_102" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_103" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_104" value="0" />
  <parameter name="PHY_QDR2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_OSC_FREQ_MHZ" value="450" />
  <parameter name="PRI_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="DIAG_BOARD_DELAY_CONFIG_STR" value="" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_105" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_106" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_107" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_108" value="0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_109" value="0" />
  <parameter name="BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="DIAG_CPA_OUT_1_EN" value="false" />
  <parameter name="INTERNAL_TESTING_MODE" value="false" />
  <parameter name="PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="MEM_DDR4_TCL" value="18" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_MRS_TO_VALID" value="7" />
  <parameter name="PHY_DDR4_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PHY_RLD2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_RLD2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_TMRD_CK_CYC" value="4" />
  <parameter name="CTRL_QDR2_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="DIAG_QDR2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_TDS_PS" value="-30" />
  <parameter name="PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_RLD3_TDH_PS" value="5" />
  <parameter name="PORT_AFI_CFG_N_WIDTH" value="1" />
  <parameter name="DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="BOARD_QDR2_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_SEQ_ODT_TABLE_LO" value="0" />
  <parameter name="BOARD_RLD3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_RCD_CKE_IBT_ENUM" value="DDR4_RCD_CKE_IBT_100" />
  <parameter name="BOARD_DDR3_WCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="DIAG_DDR4_SIM_VERBOSE" value="true" />
  <parameter name="PORT_CAL_MASTER_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_DDR4_READ_DBI" value="true" />
  <parameter name="PORT_AFI_LBK1_N_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="PINS_DB_OE_BYPASS_10" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_11" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_0" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_12" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_1" value="4101" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_0" value="6302724" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_3" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_2" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_5" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_4" value="0" />
  <parameter name="MEM_DDR4_RM_WIDTH" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_7" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_6" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_9" value="0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_8" value="0" />
  <parameter name="PORT_MEM_RPS_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="PORT_CTRL_ECC_RDATA_ID_WIDTH" value="13" />
  <parameter name="PORT_AFI_DM_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_LOW_3" value="4" />
  <parameter name="PLL_C_CNT_LOW_2" value="2" />
  <parameter name="PHY_RLD3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PLL_C_CNT_LOW_1" value="1" />
  <parameter name="PLL_C_CNT_LOW_0" value="2" />
  <parameter name="PHY_RLD3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PLL_C_CNT_LOW_8" value="256" />
  <parameter name="PLL_C_CNT_LOW_7" value="256" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_LOW_6" value="256" />
  <parameter name="PLL_C_CNT_LOW_5" value="256" />
  <parameter name="PLL_C_CNT_LOW_4" value="4" />
  <parameter name="PHY_HAS_DCC" value="true" />
  <parameter name="PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_LPDDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_QKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_8" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_7" value="false" />
  <parameter name="PRI_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_6" value="false" />
  <parameter name="PORT_HPS_EMIF_E2H_GP_WIDTH" value="1" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_5" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_4" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_3" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_2" value="false" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_1" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="EX_DESIGN_GUI_GEN_SYNTH" value="true" />
  <parameter name="PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PHY_QDR2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_D_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
  <parameter name="BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="PORT_CTRL_AMM_RDATA_WIDTH" value="512" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="MEM_DDR3_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="BOARD_DDR4_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="PHY_DDR4_USER_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="AC_PIN_MAP_SCHEME" value="use_0_1_2_lane" />
  <parameter name="BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="MEM_DDR3_CS_PER_DIMM" value="1" />
  <parameter name="PHY_RLD3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_DM_EN" value="true" />
  <parameter name="PHY_DDR3_AC_MODE_ENUM" value="unset" />
  <parameter name="PLL_C_CNT_EVEN_DUTY_EN_0" value="false" />
  <parameter name="PORT_CAL_DEBUG_OUT_WDATA_WIDTH" value="32" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
  <parameter name="DIAG_QDR4_SKIP_VREF_CAL" value="false" />
  <parameter name="MEM_DDR4_TQH_UI" value="0.74" />
  <parameter name="BOARD_QDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TRP_CYC" value="14" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_3" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_4" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_1" value="104 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_2" value="104 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_0" value="104 ps" />
  <parameter name="PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="MEM_DDR4_TRRD_S_CYC" value="7" />
  <parameter name="PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DBI_RD_ENABLE" value="true" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_7" value="0 ps" />
  <parameter name="PLL_VCO_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_8" value="0 ps" />
  <parameter name="DIAG_DDR3_CA_DESKEW_EN" value="false" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_5" value="0 ps" />
  <parameter name="PLL_C_CNT_PHASE_PS_STR_6" value="0 ps" />
  <parameter name="SEC_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="SEC_WDATA_TILE_INDEX" value="1" />
  <parameter name="MEM_DDR4_TCCD_L_CYC" value="6" />
  <parameter name="PLL_N_CNT_EVEN_DUTY_EN" value="false" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_LO" value="4" />
  <parameter name="MEM_RLD3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PORT_MEM_CQ_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_0" value="0" />
  <parameter name="MEM_LPDDR3_TDSH_CYC" value="0.2" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="DIAG_RLD2_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_DQS_NS" value="0.0" />
  <parameter name="MEM_DDR4_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="PINS_INVERT_WR_AUTOGEN_WCNT" value="13" />
  <parameter name="CTRL_LPDDR3_REORDER_EN" value="true" />
  <parameter name="DIAG_DDR3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_USE_CPA_LOCK" value="false" />
  <parameter name="MEM_RLD3_TQH_CYC" value="0.38" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="CTRL_LPDDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
  <parameter name="DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PRI_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_A_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter
     name="PHY_FPGA_SPEEDGRADE_GUI"
     value="E2 (Production) - change device under &apos;View&apos;-&gt;&apos;Device Family&apos;" />
  <parameter name="PRI_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="PINS_WDB_15" value="0" />
  <parameter name="PINS_WDB_14" value="0" />
  <parameter
     name="MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="PINS_WDB_13" value="54" />
  <parameter name="PINS_WDB_12" value="920202672" />
  <parameter name="PINS_WDB_11" value="920347830" />
  <parameter name="PINS_WDB_10" value="819686802" />
  <parameter name="PHY_DDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_19" value="0" />
  <parameter name="PINS_WDB_18" value="0" />
  <parameter name="PINS_WDB_17" value="0" />
  <parameter name="PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="DIAG_RLD3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_WDB_16" value="0" />
  <parameter name="MEM_LPDDR3_CS_WIDTH" value="1" />
  <parameter name="DIAG_DDR3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="SEC_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="BOARD_DDR4_USER_WCLK_ISI_NS" value="0.06" />
  <parameter name="MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
  <parameter name="MEM_RLD3_DM_EN" value="true" />
  <parameter name="DIAG_QDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_WDB_26" value="0" />
  <parameter name="PINS_WDB_25" value="0" />
  <parameter name="PINS_WDB_24" value="0" />
  <parameter name="PINS_WDB_23" value="0" />
  <parameter name="PINS_WDB_22" value="0" />
  <parameter name="PINS_WDB_21" value="0" />
  <parameter name="DIAG_DDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PINS_WDB_20" value="0" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
  <parameter name="PINS_WDB_29" value="0" />
  <parameter name="PINS_WDB_28" value="0" />
  <parameter name="OCT_SIZE" value="3" />
  <parameter name="PINS_WDB_27" value="0" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="MEM_DDR4_TIH_DC_MV" value="75" />
  <parameter name="PINS_WDB_37" value="0" />
  <parameter name="MEM_DDR4_SEQ_ODT_TABLE_HI" value="0" />
  <parameter name="PINS_WDB_36" value="0" />
  <parameter name="PINS_WDB_35" value="0" />
  <parameter name="BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PINS_WDB_34" value="0" />
  <parameter name="PINS_WDB_33" value="0" />
  <parameter name="PINS_WDB_32" value="0" />
  <parameter name="BOARD_RLD3_TIH_DERATING_PS" value="0" />
  <parameter name="PINS_WDB_31" value="0" />
  <parameter name="DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PINS_WDB_30" value="0" />
  <parameter name="PINS_WDB_38" value="0" />
  <parameter name="BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_RLD3_TDS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_LPDDR3_TFAW_NS" value="50.0" />
  <parameter name="PRI_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PORT_AFI_RPS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDH_PS" value="100" />
  <parameter name="MEM_QDR2_TCQD_NS" value="0.09" />
  <parameter name="BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_RDWR" value="9" />
  <parameter name="DIAG_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR4_RANKS_PER_DIMM" value="1" />
  <parameter name="BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_CA_PINLOC_AUTOGEN_WCNT" value="17" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_LPDDR3_TDS_PS" value="75" />
  <parameter name="SEC_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="BOARD_RLD3_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_TDQSQ_PS" value="66" />
  <parameter name="MEM_LPDDR3_TWLH_PS" value="175.0" />
  <parameter name="MEM_QDR2_K_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODTN" value="," />
  <parameter name="MEM_DDR3_TIS_AC_MV" value="135" />
  <parameter name="MEM_DDR4_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_WRITE_CMD_LATENCY" value="5" />
  <parameter name="MEM_QDR2_TSA_NS" value="0.23" />
  <parameter name="SEC_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="MEM_DDR4_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_RLD3_DQ_PER_RD_GROUP" value="9" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_0" value="0.0" />
  <parameter name="DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_5" value="0.0" />
  <parameter name="MEM_DDR4_TRP_NS" value="15.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_8" value="0.0" />
  <parameter name="REGISTER_AFI" value="true" />
  <parameter name="MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
  <parameter name="PORT_CTRL_ECC_READ_INFO_WIDTH" value="3" />
  <parameter name="PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_AP_WIDTH" value="1" />
  <parameter name="PHY_DDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="MEM_DDR4_RCD_ODT_IBT_ENUM" value="DDR4_RCD_ODT_IBT_100" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="SEC_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="MEM_RLD2_DM_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_WDATA_WIDTH" value="32" />
  <parameter name="CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
  <parameter name="MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
  <parameter name="PINS_C2L_DRIVEN_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT0" value="," />
  <parameter name="MEM_DDR3_R_ODT0_1X1" value="off" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_TWLS_PS" value="175.0" />
  <parameter name="MEM_LPDDR3_W_DERIVED_ODT3" value="," />
  <parameter name="PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_DDR3_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="DIAG_DDR4_INTERFACE_ID" value="0" />
  <parameter name="MEM_DDR3_TTL_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PINS_DB_IN_BYPASS_10" value="0" />
  <parameter name="SEC_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PINS_DB_IN_BYPASS_11" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_12" value="0" />
  <parameter name="MEM_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_0" value="50177" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CPU_CLK_DIVIDE" value="2" />
  <parameter name="PHY_DATA_CALIBRATED_OCT" value="true" />
  <parameter name="PHY_QDR4_STARTING_VREFIN" value="70.0" />
  <parameter name="PHY_RLD2_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="SEC_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="PHY_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="SEC_HMC_CFG_RD_AP_TO_VALID" value="14" />
  <parameter name="MEM_LPDDR3_DQS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="CTRL_DDR3_ECC_READDATAERROR_EN" value="false" />
  <parameter name="PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="CTRL_DDR4_STARVE_LIMIT" value="10" />
  <parameter name="BOARD_DDR4_USER_WDATA_ISI_NS" value="0.13" />
  <parameter name="PORT_MEM_RAS_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_TDQSQ_UI" value="0.17" />
  <parameter name="DIAG_DDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PORT_AFI_WDATA_DINV_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PRI_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="CTRL_LPDDR3_STARVE_LIMIT" value="10" />
  <parameter name="SEC_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PHY_RLD3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="MEM_RLD3_DATA_LATENCY_MODE_ENUM" value="RLD3_DL_RL16_WL17" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="MEM_DDR4_TDQSCK_DERV_PS" value="2" />
  <parameter name="MEM_DDR4_CKE_PER_DIMM" value="1" />
  <parameter name="PHY_QDR4_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD" value="17" />
  <parameter name="DIAG_QDR2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="MEM_DDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="CTRL_DDR3_USER_REFRESH_EN" value="false" />
  <parameter
     name="PHY_RLD3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_QDR4_DATA_INV_ENA" value="true" />
  <parameter name="PINS_RATE_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_R_ODT0_1X1" value="off" />
  <parameter name="DIAG_RLD3_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_RLD2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_RLD2_CONFIG_ENUM" value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
  <parameter name="PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TMRR_CK_CYC" value="4" />
  <parameter name="MEM_DDR4_TRAS_CYC" value="39" />
  <parameter name="PHY_RLD2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="MEM_RLD3_TDH_DC_MV" value="100" />
  <parameter name="PORT_AFI_RM_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_DDR3_TWR_CYC" value="16" />
  <parameter name="BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="DIAG_FAST_SIM_OVERRIDE" value="FAST_SIM_OVERRIDE_DEFAULT" />
  <parameter name="BOARD_QDR2_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_USE_TG_AVL_2" value="false" />
  <parameter name="BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PRI_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="MEM_RLD2_CS_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_CS_TO_CHIP_MAPPING" value="33825" />
  <parameter name="PHY_QDR4_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_MEM_DM_PINLOC_12" value="0" />
  <parameter
     name="MEM_DDR4_AC_PARITY_LATENCY"
     value="DDR4_AC_PARITY_LATENCY_DISABLE" />
  <parameter name="PORT_MEM_DM_PINLOC_11" value="0" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PORT_MEM_DM_PINLOC_10" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="CTRL_DDR4_ECC_EN" value="false" />
  <parameter name="PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
  <parameter name="PORT_AFI_WLAT_WIDTH" value="6" />
  <parameter name="PRI_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PRI_HMC_CFG_ROW_CMD_SLOT" value="1" />
  <parameter name="MEM_DDR4_TINIT_CK" value="600000" />
  <parameter name="PLL_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="MEM_DDR3_TRFC_NS" value="160.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_CHIP_ID_WIDTH" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_WIDTH" value="1" />
  <parameter name="PORT_MEM_K_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_2" value="0" />
  <parameter name="MEM_DDR4_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_DDR4_TTL_BANK_GROUP_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_REORDER_READ" value="enable" />
  <parameter name="PHY_RLD3_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_LOCAL_IF_CS_WIDTH" value="cs_width_0" />
  <parameter name="PORT_MEM_DQ_PINLOC_15" value="110207079" />
  <parameter name="BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_16" value="115455082" />
  <parameter name="PORT_MEM_DQ_PINLOC_13" value="101808221" />
  <parameter name="PORT_MEM_DQ_PINLOC_14" value="107056226" />
  <parameter name="PORT_MEM_DQ_PINLOC_11" value="91314261" />
  <parameter name="PHY_LPDDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQ_PINLOC_12" value="96562266" />
  <parameter name="PORT_MEM_DQ_PINLOC_10" value="48280620" />
  <parameter name="PHY_LPDDR3_PING_PONG_EN" value="false" />
  <parameter name="BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_DQ_PINLOC_19" value="129099897" />
  <parameter name="PORT_MEM_DQ_PINLOC_17" value="120703087" />
  <parameter
     name="PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQ_PINLOC_18" value="123851892" />
  <parameter name="BOARD_QDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PRI_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="MEM_DDR3_DQS_WIDTH" value="8" />
  <parameter name="PORT_MEM_DKB_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
  <parameter name="PRI_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="MEM_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="MEM_DDR3_TDQSCK_PS" value="180" />
  <parameter name="MEM_LPDDR3_TIS_AC_MV" value="150" />
  <parameter name="MEM_DDR3_R_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_TDQSS_CYC" value="0.27" />
  <parameter name="MEM_DDR3_CS_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_40" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
  <parameter name="MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_41" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
  <parameter name="DIAG_QDR2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
  <parameter name="PINS_C2L_DRIVEN_10" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
  <parameter name="MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
  <parameter name="PORT_MEM_DQ_PINLOC_48" value="0" />
  <parameter name="PINS_C2L_DRIVEN_12" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_46" value="0" />
  <parameter name="PINS_C2L_DRIVEN_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_44" value="0" />
  <parameter name="DIAG_LPDDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_43" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_AFI_WDATA_VALID_WIDTH" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_4" value="0" />
  <parameter name="PINS_USAGE_12" value="0" />
  <parameter name="PORT_MEM_K_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
  <parameter name="PORT_MEM_K_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
  <parameter name="PORT_MEM_K_PINLOC_3" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
  <parameter name="DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_K_PINLOC_2" value="0" />
  <parameter name="PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_MEM_Q_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_8" value="0" />
  <parameter name="BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_Q_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_2" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="PORT_MEM_Q_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR4_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_Q_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_0" value="0" />
  <parameter name="DIAG_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PINS_INVERT_WR_0" value="537002016" />
  <parameter name="PINS_INVERT_WR_1" value="2048" />
  <parameter name="PINS_INVERT_WR_2" value="536870912" />
  <parameter name="DIAG_QDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PINS_INVERT_WR_3" value="8390656" />
  <parameter name="DIAG_EXPORT_PLL_REF_CLK_OUT" value="false" />
  <parameter name="PINS_INVERT_WR_4" value="32" />
  <parameter name="PINS_INVERT_WR_5" value="0" />
  <parameter name="PINS_INVERT_WR_6" value="0" />
  <parameter name="PINS_INVERT_WR_7" value="0" />
  <parameter name="PINS_INVERT_WR_8" value="0" />
  <parameter name="PINS_INVERT_WR_9" value="0" />
  <parameter name="DBI_WR_ENABLE" value="false" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_OUT_WIDTH" value="8" />
  <parameter name="MEM_RLD2_BL" value="4" />
  <parameter name="PORT_MEM_DQ_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_25" value="0" />
  <parameter name="PRI_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQ_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_23" value="0" />
  <parameter name="PRI_HMC_CFG_MRR_TO_VALID" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_20" value="134347902" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_21" value="133249" />
  <parameter name="PORT_MEM_DQ_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_29" value="0" />
  <parameter name="MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
  <parameter name="MEM_DDR4_ALERT_PAR_EN" value="true" />
  <parameter name="DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PRI_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="PORT_MEM_DQ_PINLOC_30" value="0" />
  <parameter name="PORT_AFI_LBK0_N_WIDTH" value="1" />
  <parameter name="BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_USAGE_10" value="0" />
  <parameter name="PINS_USAGE_11" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_37" value="0" />
  <parameter name="BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PORT_MEM_DQ_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_35" value="0" />
  <parameter name="BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_DQ_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_33" value="0" />
  <parameter name="MEM_LPDDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PORT_MEM_DQ_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_32" value="0" />
  <parameter name="MEM_RLD2_TDS_NS" value="0.17" />
  <parameter name="BOARD_LPDDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PORT_MEM_REF_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQ_PINLOC_39" value="0" />
  <parameter name="BOARD_DDR4_WCLK_ISI_NS" value="0.038" />
  <parameter name="PRI_HMC_CFG_WR_TO_WR_DIFF_CHIP" value="3" />
  <parameter name="DIAG_RLD2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_WR_ODT_PERIOD" value="6" />
  <parameter name="PORT_MEM_DKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_2X2" value="off,on" />
  <parameter name="DIAG_QDR2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_DEFAULT_VREFOUT" value="true" />
  <parameter name="BOARD_QDR2_K_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
  <parameter name="MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
  <parameter name="SEC_HMC_CFG_MMR_CMD_TO_VALID" value="16" />
  <parameter name="CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="MEM_QDR2_TSD_NS" value="0.23" />
  <parameter
     name="PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PHY_DDR4_DATA_OUT_MODE_ENUM" value="OUT_OCT_34_CAL" />
  <parameter name="PORT_MEM_REF_N_WIDTH" value="1" />
  <parameter name="PHY_QDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter name="EX_DESIGN_GUI_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_AUTOGEN_WCNT" value="129" />
  <parameter name="PHY_DDR4_USER_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="SEC_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="DIAG_DDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_ZQ_CAL" value="449" />
  <parameter name="PHY_QDR4_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DKB_WIDTH" value="1" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_1" value="0" />
  <parameter name="CTRL_QDR4_AVL_SYMBOL_WIDTH" value="9" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_0" value="0" />
  <parameter name="MEM_LPDDR3_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TTL_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TDVWP_UI" value="0.72" />
  <parameter name="PHY_LPDDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PORT_CTRL_SELF_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="CTRL_RLD2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TRCD_CYC" value="18" />
  <parameter name="PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter name="PORT_MEM_DQS_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_11" value="0" />
  <parameter name="MEM_DDR3_R_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PORT_MEM_DQS_PINLOC_10" value="0" />
  <parameter name="PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
  <parameter name="BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_LDB_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_TRCD_CYC" value="17" />
  <parameter name="PRI_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="BOARD_DDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="PRI_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_1" value="145895565" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_0" value="149044251" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_3" value="139597959" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_2" value="142746762" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_5" value="83972192" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_4" value="113369220" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_USE_RS232_UART" value="false" />
  <parameter name="MEM_RLD3_WRITE_PROTOCOL_ENUM" value="RLD3_WRITE_1BANK" />
  <parameter name="DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_7" value="55630906" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_6" value="75572298" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_9" value="12" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_8" value="25202736" />
  <parameter name="MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="PRI_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="MEM_DDR4_TRCD_NS" value="15.0" />
  <parameter name="MEM_DDR3_DQ_WIDTH" value="72" />
  <parameter name="MEM_LPDDR3_TWL_CYC" value="6" />
  <parameter name="BOARD_LPDDR3_TDS_DERATING_PS" value="0" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP"
     value="Range 2 - 45% to 77.5%" />
  <parameter
     name="DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_LPDDR3_DM_EN" value="true" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR4_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="MEM_QDR2_THA_NS" value="0.18" />
  <parameter name="DIAG_DDR3_SIM_VERBOSE" value="true" />
  <parameter name="BOARD_LPDDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
  <parameter name="PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
  <parameter name="DIAG_DDR4_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="CTRL_LPDDR3_MMR_EN" value="false" />
  <parameter name="PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_DDR3_CKE_WIDTH" value="1" />
  <parameter name="PLL_REF_CLK_FREQ_PS_STR" value="3336 ps" />
  <parameter name="PRI_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK" value="1" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_RCD_CS_IBT_ENUM" value="DDR4_RCD_CS_IBT_100" />
  <parameter name="PHY_DDR3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_QDR4_DQ_PER_RD_GROUP" value="18" />
  <parameter name="PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
  <parameter name="SEC_HMC_CFG_USER_RFSH_EN" value="disable" />
  <parameter name="PHY_RLD2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_TIH_DC_MV" value="100" />
  <parameter name="PORT_HPS_EMIF_E2H_WIDTH" value="4096" />
  <parameter
     name="CTRL_LPDDR3_ADDR_ORDER_ENUM"
     value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="DIAG_RLD2_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ACT_N_PINLOC_0" value="52225" />
  <parameter name="PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="PORT_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RCD_COMMAND_LATENCY" value="1" />
  <parameter name="PHY_QDR2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
  <parameter name="MEM_LPDDR3_TRTP_CYC" value="6" />
  <parameter name="PORT_MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_RLD2_WIDTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_ARBITER_TYPE" value="twot" />
  <parameter name="PHY_QDR2_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
  <parameter name="CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="CTRL_DDR4_REORDER_EN" value="true" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_1" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_0" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_3" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_2" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_5" value="true" />
  <parameter name="PLL_C_CNT_BYPASS_EN_4" value="false" />
  <parameter name="PLL_C_CNT_BYPASS_EN_7" value="true" />
  <parameter name="BOARD_DDR4_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_C_CNT_BYPASS_EN_6" value="true" />
  <parameter name="MEM_DDR4_TMRD_CK_CYC" value="8" />
  <parameter name="PLL_C_CNT_BYPASS_EN_8" value="true" />
  <parameter name="PORT_MEM_A_PINLOC_4" value="79768647" />
  <parameter name="PORT_MEM_A_PINLOC_5" value="82917453" />
  <parameter name="PORT_MEM_A_PINLOC_2" value="70322241" />
  <parameter name="DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_A_PINLOC_3" value="73471044" />
  <parameter name="PORT_MEM_DQA_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_0" value="64024593" />
  <parameter name="PORT_MEM_A_PINLOC_1" value="67173438" />
  <parameter name="PORT_MEM_DQA_PINLOC_4" value="0" />
  <parameter name="BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_3" value="0" />
  <parameter name="MEM_DDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_5" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PORT_MEM_DQA_PINLOC_0" value="0" />
  <parameter name="MEM_DDR4_TWLS_CYC" value="0.13" />
  <parameter name="PORT_MEM_QKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_AC_ISI_NS" value="0.15" />
  <parameter name="PORT_MEM_QKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_3" value="0" />
  <parameter name="PORT_CTRL_MMR_SLAVE_BCOUNT_WIDTH" value="2" />
  <parameter name="MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
  <parameter name="PORT_MEM_QKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_LRDIMM_EXTENDED_CONFIG" value="000000000000000000" />
  <parameter name="PRI_HMC_CFG_MPS_TO_VALID" value="768" />
  <parameter name="PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
  <parameter name="PORT_MEM_RWB_N_PINLOC_0" value="0" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_WIDTH" value="36" />
  <parameter name="DIAG_USE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="DIAG_LPDDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_CP_SETTING" value="pll_cp_setting15" />
  <parameter name="MEM_QDR4_TQH_CYC" value="0.4" />
  <parameter name="MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
  <parameter name="PINS_GPIO_MODE_0" value="1" />
  <parameter name="PRI_HMC_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="PINS_GPIO_MODE_2" value="0" />
  <parameter name="PINS_GPIO_MODE_1" value="0" />
  <parameter name="PINS_GPIO_MODE_4" value="0" />
  <parameter name="PINS_GPIO_MODE_3" value="0" />
  <parameter name="PINS_GPIO_MODE_6" value="0" />
  <parameter name="PINS_GPIO_MODE_5" value="0" />
  <parameter name="PINS_GPIO_MODE_8" value="0" />
  <parameter name="PINS_GPIO_MODE_7" value="0" />
  <parameter name="SEC_HMC_CFG_SRF_TO_VALID" value="513" />
  <parameter name="PINS_GPIO_MODE_9" value="0" />
  <parameter name="MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
  <parameter name="MEM_DDR4_MR5" value="332832" />
  <parameter name="MEM_DDR4_MR4" value="264192" />
  <parameter name="PLL_C_CNT_OUT_EN_8" value="false" />
  <parameter name="MEM_DDR4_MR6" value="395363" />
  <parameter name="MEM_DDR4_MR1" value="65793" />
  <parameter name="PLL_C_CNT_OUT_EN_5" value="false" />
  <parameter name="MEM_DDR4_MR0" value="2112" />
  <parameter name="PLL_C_CNT_OUT_EN_4" value="true" />
  <parameter name="MEM_DDR4_MR3" value="197120" />
  <parameter name="PLL_C_CNT_OUT_EN_7" value="false" />
  <parameter name="MEM_DDR4_MR2" value="131104" />
  <parameter name="PLL_C_CNT_OUT_EN_6" value="false" />
  <parameter name="CTRL_DDR4_SELF_REFRESH_EN" value="false" />
  <parameter name="DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_BG_WIDTH" value="1" />
  <parameter name="PLL_N_CNT_BYPASS_EN" value="true" />
  <parameter name="PORT_CAL_DEBUG_ADDRESS_WIDTH" value="24" />
  <parameter name="PLL_C_CNT_OUT_EN_1" value="true" />
  <parameter name="MEM_RLD2_DQ_WIDTH" value="9" />
  <parameter name="PORT_DFT_NF_CORE_CLK_LOCKED_WIDTH" value="2" />
  <parameter name="PLL_C_CNT_OUT_EN_0" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_3" value="true" />
  <parameter name="PLL_C_CNT_OUT_EN_2" value="true" />
  <parameter name="PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_0" value="0" />
  <parameter name="CENTER_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
  <parameter name="BOARD_LPDDR3_AC_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="BOARD_DDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_R_ODTN_1X1" value="Rank 0" />
  <parameter name="SEC_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="CTRL_DDR3_STARVE_LIMIT" value="10" />
  <parameter name="PORT_CAL_DEBUG_RDATA_WIDTH" value="32" />
  <parameter name="MEM_QDR2_DATA_WIDTH" value="36" />
  <parameter name="BOARD_RLD3_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR4_WIDTH_EXPANDED" value="false" />
  <parameter name="MEM_LPDDR3_WLSELECT" value="Set A" />
  <parameter name="MEM_DDR4_TRAS_NS" value="32.0" />
  <parameter name="MEM_LPDDR3_TRFC_NS" value="210.0" />
  <parameter name="DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PHY_QDR4_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
  <parameter name="MEM_DDR3_NUM_OF_DIMMS" value="1" />
  <parameter
     name="PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_QDR4_CK_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="MEM_QDR4_DQ_PER_WR_GROUP" value="18" />
  <parameter name="PORT_CTRL_AMM_BYTEEN_WIDTH" value="64" />
  <parameter name="PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_WRITEDATA_WIDTH" value="8" />
  <parameter name="MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
  <parameter name="MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
  <parameter name="PHY_DDR4_PING_PONG_EN" value="false" />
  <parameter name="MEM_QDR2_TCCQO_NS" value="0.45" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="SEC_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_CHIP" value="4" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_REF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_DQ_PER_DQS" value="8" />
  <parameter name="BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED" value="true" />
  <parameter name="MEM_RLD3_TDS_AC_MV" value="150" />
  <parameter name="PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_QDR2_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD3_AC_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR4_TWR_NS" value="15.0" />
  <parameter name="MEM_LPDDR3_TRL_CYC" value="10" />
  <parameter name="CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
  <parameter name="MEM_LPDDR3_TDQSCK_DERV_PS" value="2" />
  <parameter name="BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_IN_WIDTH" value="32" />
  <parameter name="PINS_INVERT_OE_9" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_0" value="60417" />
  <parameter name="PLL_VCO_FREQ_MHZ_INT" value="1200" />
  <parameter name="PORT_MEM_PAR_PINLOC_1" value="0" />
  <parameter name="PINS_INVERT_OE_6" value="0" />
  <parameter name="PINS_INVERT_OE_5" value="0" />
  <parameter name="PINS_INVERT_OE_8" value="0" />
  <parameter name="PINS_INVERT_OE_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PINS_INVERT_OE_2" value="1055887359" />
  <parameter name="PINS_INVERT_OE_1" value="763101119" />
  <parameter name="PINS_INVERT_OE_4" value="4094" />
  <parameter name="PINS_INVERT_OE_3" value="1073479615" />
  <parameter name="PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_TDH_PS" value="55" />
  <parameter name="PINS_INVERT_OE_0" value="1056960510" />
  <parameter name="SEC_HMC_CFG_ENABLE_RC" value="enable" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TDS_PS" value="53" />
  <parameter name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="SEC_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter
     name="PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="PHY_QDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_RLD3_AC_ISI_NS" value="0.0" />
  <parameter name="PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PHY_RLD2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_SIM_CHECKER_SKIP_TG" value="false" />
  <parameter name="DIAG_QDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_AFI_RLAT_WIDTH" value="6" />
  <parameter name="PORT_AFI_AINV_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="PORT_AFI_ADDR_WIDTH" value="1" />
  <parameter name="PLL_BW_SEL" value="high" />
  <parameter name="MEM_LPDDR3_MR3" value="0" />
  <parameter name="MEM_LPDDR3_MR2" value="0" />
  <parameter name="MEM_LPDDR3_MR1" value="0" />
  <parameter name="PREV_PROTOCOL_ENUM" value="PROTOCOL_DDR4" />
  <parameter name="PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
  <parameter name="EX_DESIGN_GUI_RLD2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="SEQ_SIM_OSC_FREQ_MHZ" value="2390" />
  <parameter name="MEM_QDR4_TQKQ_MAX_PS" value="75" />
  <parameter name="PORT_MEM_DQB_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_TWR_CYC" value="18" />
  <parameter name="DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="MEM_QDR2_BWS_N_WIDTH" value="4" />
  <parameter name="PORT_MEM_BA_WIDTH" value="2" />
  <parameter name="PORT_MEM_DQB_PINLOC_16" value="0" />
  <parameter name="TRAIT_SUPPORTS_VID" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_CYC" value="3120" />
  <parameter name="PORT_MEM_DQB_PINLOC_15" value="0" />
  <parameter name="SEC_RDATA_LANE_INDEX" value="3" />
  <parameter name="PORT_MEM_DQB_PINLOC_14" value="0" />
  <parameter name="MEM_DDR4_VDIVW_TOTAL" value="136" />
  <parameter name="PORT_MEM_DQB_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_12" value="0" />
  <parameter name="MEM_DDR3_RM_WIDTH" value="0" />
  <parameter name="MEM_DDR4_TDSH_CYC" value="0.18" />
  <parameter name="MEM_DDR4_TFAW_CYC" value="36" />
  <parameter name="PORT_MEM_DQB_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_RTT_NOM_ENUM" value="DDR3_RTT_NOM_ODT_DISABLED" />
  <parameter name="PORT_MEM_DQB_PINLOC_19" value="0" />
  <parameter name="BOARD_DDR3_RCLK_SLEW_RATE" value="5.0" />
  <parameter name="DIAG_RLD2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_DQB_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_17" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
  <parameter name="PRI_HMC_CFG_RD_ODT_ON" value="3" />
  <parameter name="BOARD_QDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_CTRL_ECC_WB_POINTER_WIDTH" value="12" />
  <parameter name="BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_SIM_REGTEST_MODE" value="false" />
  <parameter name="PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_CTRL_MMR_SLAVE_ADDRESS_WIDTH" value="10" />
  <parameter name="MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
  <parameter name="MEM_RLD3_ADDR_WIDTH" value="20" />
  <parameter name="MEM_DDR4_RDIMM_CONFIG" value="" />
  <parameter name="MEM_QDR4_TISH_PS" value="150" />
  <parameter name="PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQB_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_40" value="0" />
  <parameter name="PRI_HMC_CFG_RD_TO_RD" value="3" />
  <parameter name="PORT_MEM_DQB_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_36" value="0" />
  <parameter name="DIAG_RLD3_SIM_VERBOSE" value="true" />
  <parameter name="PORT_MEM_DQB_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_31" value="0" />
  <parameter name="PRI_HMC_CFG_4_ACT_TO_ACT" value="17" />
  <parameter name="CTRL_MMR_EN" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_39" value="0" />
  <parameter name="PHY_TARGET_IS_PRODUCTION" value="true" />
  <parameter name="PORT_MEM_DQB_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_21" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_USE_TG_AVL_2" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_29" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_28" value="0" />
  <parameter name="PHY_QDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OE_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_8" value="0" />
  <parameter name="PHY_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PINS_DB_OE_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_OE_BYPASS_0" value="1" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR" value="7" />
  <parameter name="PINS_DB_OE_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_OE_BYPASS_5" value="0" />
  <parameter name="PINS_DB_OE_BYPASS_4" value="0" />
  <parameter name="PORT_MEM_DQS_N_WIDTH" value="8" />
  <parameter name="MEM_DDR3_TWLS_PS" value="125.0" />
  <parameter name="PORT_MEM_RM_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_8" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_7" value="0" />
  <parameter name="EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="BOARD_QDR2_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_RLD3_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_4" value="0" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PRI_HMC_CFG_TCL" value="18" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_3" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_6" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_5" value="0" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_0" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_2" value="1" />
  <parameter name="PLL_C_CNT_PH_MUX_PRST_1" value="1" />
  <parameter name="BOARD_DDR3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="PHY_RZQ" value="240" />
  <parameter name="MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
  <parameter name="MEM_RLD3_WIDTH_EXPANDED" value="false" />
  <parameter name="PORT_AFI_DM_N_WIDTH" value="1" />
  <parameter name="PORT_AFI_WDATA_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_AC_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_TWLH_PS" value="125.0" />
  <parameter name="PHY_DDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
  <parameter name="PINS_DATA_IN_MODE_7" value="153387017" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_5" value="0" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="PINS_DATA_IN_MODE_6" value="153391689" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_4" value="0" />
  <parameter name="PINS_DATA_IN_MODE_9" value="153129545" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_8" value="1059357256" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_2" value="131187813" />
  <parameter name="MEM_QDR4_TCKDK_MAX_PS" value="150" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_6" value="0" />
  <parameter name="CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_1" value="93365277" />
  <parameter name="PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_0" value="17830920" />
  <parameter name="PORT_AFI_RST_N_WIDTH" value="1" />
  <parameter name="MEM_QDR4_DK_PER_PORT_WIDTH" value="2" />
  <parameter name="DIAG_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
  <parameter name="PORT_MEM_LDB_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="PHY_DDR4_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
     value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_CTRL_MMR_SLAVE_WDATA_WIDTH" value="32" />
  <parameter
     name="DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_SPD_135_RCD_REV" value="0" />
  <parameter name="MEM_DDR4_TIS_AC_MV" value="100" />
  <parameter name="MEM_QDR4_TCSH_PS" value="170" />
  <parameter name="MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
  <parameter name="PINS_DB_IN_BYPASS_0" value="1" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_0" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
  <parameter name="PINS_DB_IN_BYPASS_3" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_4" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_1" value="762839040" />
  <parameter name="PINS_DB_IN_BYPASS_2" value="15699967" />
  <parameter name="PINS_DB_IN_BYPASS_7" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_8" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_5" value="0" />
  <parameter name="PINS_DB_IN_BYPASS_6" value="0" />
  <parameter
     name="PHY_QDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PINS_DB_IN_BYPASS_9" value="0" />
  <parameter name="MEM_LPDDR3_TRP_CYC" value="17" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_10" value="0" />
  <parameter name="PORT_MEM_CAS_N_PINLOC_1" value="0" />
  <parameter name="EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
  <parameter name="PHY_LPDDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
  <parameter name="MEM_DDR4_DQ_WIDTH" value="64" />
  <parameter name="PRI_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_DDR3_TRAS_CYC" value="36" />
  <parameter name="PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="PORT_AFI_SEQ_BUSY_WIDTH" value="4" />
  <parameter name="BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED" value="false" />
  <parameter name="SEC_HMC_CFG_RD_TO_RD_DIFF_BG" value="2" />
  <parameter name="MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
  <parameter
     name="MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
     value="DDR4_ALERT_N_PLACEMENT_AUTO" />
  <parameter name="MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_CK_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PINS_USAGE_AUTOGEN_WCNT" value="13" />
  <parameter name="PHY_TARGET_IS_ES" value="false" />
  <parameter name="DIAG_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_AUTOGEN_WCNT" value="7" />
  <parameter name="PLL_REF_CLK_FREQ_PS" value="3336" />
  <parameter name="BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PRI_HMC_CFG_WR_TO_PCH" value="19" />
  <parameter name="PHY_QDR2_USER_PING_PONG_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
  <parameter name="MEM_LPDDR3_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
  <parameter name="MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
  <parameter name="MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
  <parameter name="DIAG_DDR3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
  <parameter name="DIAG_RLD3_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
  <parameter name="PLL_SIM_PHY_CLK_VCO_PHASE_PS" value="105" />
  <parameter name="CRC_EN" value="crc_disable" />
  <parameter name="BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_TDQSQ_PS" value="135" />
  <parameter name="PINS_DATA_IN_MODE_1" value="167547401" />
  <parameter name="PINS_DATA_IN_MODE_0" value="153612873" />
  <parameter name="PINS_DATA_IN_MODE_3" value="153129545" />
  <parameter name="PINS_DATA_IN_MODE_2" value="1059357257" />
  <parameter name="PINS_DATA_IN_MODE_5" value="150736969" />
  <parameter name="PINS_DATA_IN_MODE_4" value="136614527" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="MEM_QDR4_DINV_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_MAX_POWERDOWN" value="false" />
  <parameter name="DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
  <parameter name="SEC_HMC_CFG_WR_TO_WR_DIFF_BG" value="2" />
  <parameter name="PORT_MEM_K_WIDTH" value="1" />
  <parameter name="PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PINS_RATE_7" value="0" />
  <parameter name="PINS_RATE_6" value="0" />
  <parameter name="PINS_RATE_9" value="0" />
  <parameter name="PINS_RATE_8" value="0" />
  <parameter name="MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
  <parameter name="PINS_RATE_3" value="0" />
  <parameter name="PINS_RATE_2" value="15699967" />
  <parameter name="PRI_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_LPDDR3_TRFC_CYC" value="168" />
  <parameter name="PINS_RATE_5" value="0" />
  <parameter name="PINS_RATE_4" value="0" />
  <parameter name="PHY_DDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS" value="true" />
  <parameter name="PINS_RATE_1" value="561512448" />
  <parameter name="EX_DESIGN_GUI_DDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_RATE_0" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="CTRL_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="MEM_LPDDR3_NWR" value="LPDDR3_NWR_NWR12" />
  <parameter name="MEM_DDR3_TINIT_CK" value="499" />
  <parameter name="DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
  <parameter name="MEM_DDR4_TDSS_CYC" value="0.18" />
  <parameter name="SEC_HMC_CFG_MEM_IF_ROWADDR_WIDTH" value="row_width_16" />
  <parameter name="NUM_OF_RTL_TILES" value="3" />
  <parameter name="MEM_RLD2_DQ_PER_WR_GROUP" value="9" />
  <parameter name="CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_LPDDR3_SPEEDBIN_ENUM" value="LPDDR3_SPEEDBIN_1600" />
  <parameter name="DIAG_DDR3_CAL_ADDR1" value="8" />
  <parameter name="DIAG_DDR3_CAL_ADDR0" value="0" />
  <parameter name="DIAG_DDR3_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD3_MR0" value="0" />
  <parameter name="MEM_DDR4_ADDR_WIDTH" value="17" />
  <parameter name="MEM_DDR4_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="CTRL_DDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="MEM_QDR2_THD_NS" value="0.18" />
  <parameter name="CTRL_QDR4_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="ddr4_qsys_emif_0" />
  <parameter name="MEM_RLD3_MR2" value="0" />
  <parameter name="PORT_CAL_DEBUG_BYTEEN_WIDTH" value="4" />
  <parameter name="MEM_RLD3_MR1" value="0" />
  <parameter name="PORT_DFT_NF_PLL_CNTSEL_WIDTH" value="4" />
  <parameter
     name="PHY_DDR4_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_LPDDR3_TWTR_CYC" value="6" />
  <parameter name="PHY_AC_CALIBRATED_OCT" value="true" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="MEM_DDR4_CFG_GEN_DBE" value="false" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_4" value="0" />
  <parameter name="BOARD_LPDDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LDA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="PINS_DATA_IN_MODE_24" value="0" />
  <parameter
     name="MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="PINS_DATA_IN_MODE_25" value="0" />
  <parameter name="PINS_DATA_IN_MODE_26" value="0" />
  <parameter name="PINS_DATA_IN_MODE_27" value="0" />
  <parameter name="PINS_DATA_IN_MODE_28" value="0" />
  <parameter name="PINS_DATA_IN_MODE_29" value="0" />
  <parameter name="PORT_MEM_A_WIDTH" value="17" />
  <parameter name="PINS_DATA_IN_MODE_20" value="0" />
  <parameter name="MEM_RLD3_TIH_DC_MV" value="100" />
  <parameter name="PINS_DATA_IN_MODE_21" value="0" />
  <parameter name="PINS_DATA_IN_MODE_22" value="0" />
  <parameter name="PINS_DATA_IN_MODE_23" value="0" />
  <parameter name="PORT_MEM_AP_WIDTH" value="1" />
  <parameter name="PHY_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_LPDDR3_TDQSS_CYC" value="1.25" />
  <parameter name="PINS_DATA_IN_MODE_13" value="9" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_4" value="0" />
  <parameter name="MEM_LPDDR3_TDS_AC_MV" value="150" />
  <parameter name="PINS_DATA_IN_MODE_14" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_3" value="0" />
  <parameter name="PINS_DATA_IN_MODE_15" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_6" value="0" />
  <parameter name="PINS_DATA_IN_MODE_16" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_5" value="0" />
  <parameter name="PINS_DATA_IN_MODE_17" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_0" value="24128520" />
  <parameter name="PINS_DATA_IN_MODE_18" value="0" />
  <parameter name="PINS_DATA_IN_MODE_19" value="0" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_2" value="137485419" />
  <parameter name="PORT_MEM_DBI_N_PINLOC_1" value="99662883" />
  <parameter name="PINS_DATA_IN_MODE_10" value="136614527" />
  <parameter name="PINS_DATA_IN_MODE_11" value="153395145" />
  <parameter name="PINS_DATA_IN_MODE_12" value="153612872" />
  <parameter name="PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_AFI_RDATA_VALID_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DLL_CODEWORD" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART_HEX" value="false" />
  <parameter name="PHY_QDR2_AC_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="BOARD_DDR3_WDATA_ISI_NS" value="0.0" />
  <parameter name="BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PINS_DATA_IN_MODE_35" value="0" />
  <parameter name="PINS_DATA_IN_MODE_36" value="0" />
  <parameter name="DIAG_RLD3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PINS_DATA_IN_MODE_37" value="0" />
  <parameter name="PINS_DATA_IN_MODE_38" value="0" />
  <parameter name="PORT_MEM_CQ_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PINS_DATA_IN_MODE_30" value="0" />
  <parameter name="PINS_DATA_IN_MODE_31" value="0" />
  <parameter name="PINS_DATA_IN_MODE_32" value="0" />
  <parameter name="BOARD_DDR3_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PINS_DATA_IN_MODE_33" value="0" />
  <parameter name="PINS_DATA_IN_MODE_34" value="0" />
  <parameter name="DLL_MODE" value="ctl_dynamic" />
  <parameter name="PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="DIAG_INTERFACE_ID" value="0" />
  <parameter name="PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_LPDDR3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
  <parameter name="MEM_RLD3_DQ_WIDTH" value="36" />
  <parameter name="PHY_CALIBRATED_OCT" value="true" />
  <parameter name="PORT_MEM_C_WIDTH" value="1" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_1" value="201326592" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_0" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_5" value="0" />
  <parameter name="SEC_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_4" value="0" />
  <parameter name="MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_3" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_2" value="0" />
  <parameter name="PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_9" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_8" value="0" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_7" value="0" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_6" value="0" />
  <parameter name="PORT_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_RLD3_DK_WIDTH" value="2" />
  <parameter name="PORT_CTRL_USER_REFRESH_BANK_WIDTH" value="16" />
  <parameter name="MEM_DDR4_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
  <parameter name="MEM_DDR4_TTL_CK_WIDTH" value="1" />
  <parameter name="PORT_MEM_CKE_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="PORT_MEM_CKE_PINLOC_0" value="55297" />
  <parameter name="PORT_MEM_CKE_PINLOC_5" value="0" />
  <parameter name="BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_CKE_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CKE_PINLOC_2" value="0" />
  <parameter name="PORT_CLKS_SHARING_MASTER_OUT_WIDTH" value="32" />
  <parameter name="PORT_MEM_K_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_DLL_EN" value="true" />
  <parameter name="MEM_QDR4_QK_WIDTH" value="4" />
  <parameter name="PHY_RLD3_USER_PING_PONG_EN" value="false" />
  <parameter name="MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
  <parameter name="PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="BOARD_QDR2_RCLK_ISI_NS" value="0.0" />
  <parameter name="BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="PINS_DB_OUT_BYPASS_6" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_7" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_8" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_9" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_2" value="15699967" />
  <parameter name="BOARD_QDR2_AC_ISI_NS" value="0.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PINS_DB_OUT_BYPASS_3" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_4" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_5" value="0" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_0" value="1" />
  <parameter name="PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_1" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_0" value="1" />
  <parameter name="PINS_DB_OUT_BYPASS_1" value="762839040" />
  <parameter name="DIAG_DDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="MEM_DDR3_TRRD_CYC" value="6" />
  <parameter name="DIAG_TIMING_REGTEST_MODE" value="false" />
  <parameter name="PORT_MEM_DQB_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_47" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_42" value="0" />
  <parameter name="PRI_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
  <parameter name="PHY_PERIODIC_OCT_RECAL" value="false" />
  <parameter name="MEM_QDR4_DATA_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQS_TRACKING_EN" value="disable" />
  <parameter name="MEM_DDR4_TRRD_DLR_CYC" value="4" />
  <parameter name="LANES_PER_TILE" value="4" />
  <parameter name="PHY_RLD3_IO_VOLTAGE" value="1.2" />
  <parameter name="BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
  <parameter name="PHY_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_QDR4_QK_PER_PORT_WIDTH" value="2" />
  <parameter name="MEM_RLD3_DM_WIDTH" value="2" />
  <parameter name="MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
  <parameter name="PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PHY_DDR4_DATA_IN_MODE_ENUM" value="IN_OCT_60_CAL" />
  <parameter name="MEM_DDR4_RTT_PARK" value="DDR4_RTT_PARK_ODT_DISABLED" />
  <parameter name="MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_DDR4_MPS_ADDR_MIRROR" value="0" />
  <parameter name="PHY_RLD3_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_LPDDR3_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR2_RDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_BWS_N_WIDTH" value="1" />
  <parameter name="PHY_DDR4_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_RLD2_DK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_CKE_WIDTH" value="1" />
  <parameter name="CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
  <parameter
     name="CTRL_RLD3_ADDR_ORDER_ENUM"
     value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
  <parameter name="MEM_READ_LATENCY" value="18.0" />
  <parameter name="CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_DQS_PINLOC_8" value="0" />
  <parameter name="PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQS_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_SKEW_WITHIN_QK_NS" value="0.0" />
  <parameter name="PORT_MEM_RAS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_6" value="0" />
  <parameter name="BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
  <parameter name="PORT_MEM_DQS_PINLOC_5" value="0" />
  <parameter name="MEM_DDR3_TTL_ADDR_WIDTH" value="1" />
  <parameter name="PINS_C2L_DRIVEN_8" value="0" />
  <parameter name="PINS_C2L_DRIVEN_9" value="0" />
  <parameter name="MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="MEM_RLD2_DQ_PER_RD_GROUP" value="9" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="SILICON_REV" value="20nm4" />
  <parameter name="PHY_DATA_IO_STD_ENUM" value="IO_STD_POD_12" />
  <parameter name="PRI_HMC_CFG_SLOT_ROTATE_EN" value="0" />
  <parameter name="PHY_LPDDR3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_INVERT_OE_12" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BANKADDR_WIDTH" value="bank_width_2" />
  <parameter name="PINS_INVERT_OE_10" value="0" />
  <parameter name="PINS_INVERT_OE_11" value="0" />
  <parameter name="SEC_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PINS_C2L_DRIVEN_0" value="251457486" />
  <parameter name="PINS_C2L_DRIVEN_1" value="259007" />
  <parameter name="PINS_C2L_DRIVEN_2" value="234881024" />
  <parameter name="PINS_C2L_DRIVEN_3" value="1060893631" />
  <parameter name="PINS_C2L_DRIVEN_4" value="4046" />
  <parameter name="PINS_C2L_DRIVEN_5" value="0" />
  <parameter name="PINS_C2L_DRIVEN_6" value="0" />
  <parameter name="PINS_C2L_DRIVEN_7" value="0" />
  <parameter name="PLL_SIM_PHYCLK_0_FREQ_PS" value="1680" />
  <parameter name="MEM_DDR4_MPR_READ_FORMAT" value="DDR4_MPR_READ_FORMAT_SERIAL" />
  <parameter name="PHY_QDR4_IO_VOLTAGE" value="1.2" />
  <parameter name="PORT_DFT_NF_CORE_CLK_BUF_OUT_WIDTH" value="2" />
  <parameter name="MEM_DDR4_VREFDQ_TRAINING_VALUE" value="68.0" />
  <parameter name="PHY_RLD3_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="DIAG_DDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_WTCL" value="10" />
  <parameter name="MEM_DDR3_W_ODT0_2X2" value="on,off" />
  <parameter name="PORT_MEM_RM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_RM_PINLOC_5" value="0" />
  <parameter name="MEM_QDR4_TCKQK_MAX_PS" value="225" />
  <parameter name="PORT_MEM_RM_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQS_PINLOC_0" value="16781320" />
  <parameter name="PORT_AFI_CS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_2" value="130138212" />
  <parameter name="SEC_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DINVA_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_1" value="92315676" />
  <parameter name="MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
  <parameter name="PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
  <parameter name="MEM_DDR4_COL_ADDR_WIDTH" value="10" />
  <parameter name="DIAG_QDR2_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="BOARD_LPDDR3_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="DIAG_DDR4_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="DIAG_DDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD2_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
  <parameter name="BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT" value="29" />
  <parameter name="PORT_CTRL_MMR_SLAVE_RDATA_WIDTH" value="32" />
  <parameter name="PHY_HMC_CLK_RATIO" value="2" />
  <parameter name="BOARD_LPDDR3_RDATA_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_USER_REFRESH_EN" value="false" />
  <parameter name="PORT_MEM_CAS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_DATA_LATENCY" value="LPDDR3_DL_RL12_WL6" />
  <parameter name="BOARD_RLD3_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR3_AC_PAR_EN" value="false" />
  <parameter name="MEM_QDR4_SPEEDBIN_ENUM" value="QDR4_SPEEDBIN_2133" />
  <parameter name="MEM_QDR4_AC_ODT_MODE_ENUM" value="QDR4_ODT_25_PCT" />
  <parameter name="DIAG_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="PRI_HMC_CFG_ENABLE_ECC" value="disable" />
  <parameter name="PHY_LPDDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="MEM_DDR4_DB_DQ_DRV_ENUM" value="DDR4_DB_DRV_STR_RZQ_7" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR3_TREFI_US" value="7.8" />
  <parameter name="DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="PLL_N_CNT_HIGH" value="256" />
  <parameter name="DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="PORT_MEM_QKB_N_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
  <parameter name="PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEQ_SYNTH_CAL_CLK_DIVIDE" value="8" />
  <parameter name="PINS_DB_IN_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_SRF_ENTRY_EXIT_BLOCK" value="presrfexit" />
  <parameter name="MEM_DDR3_TFAW_CYC" value="27" />
  <parameter name="PRI_AC_TILE_INDEX" value="1" />
  <parameter name="PRI_HMC_CFG_SLOT_OFFSET" value="2" />
  <parameter name="PRI_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_DDR3_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_TQSH_CYC" value="0.38" />
  <parameter name="DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE" value="false" />
  <parameter name="PORT_CTRL_AMM_WDATA_WIDTH" value="512" />
  <parameter name="PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_4" value="0" />
  <parameter name="CTRL_DDR3_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TRFC_DLR_NS" value="90.0" />
  <parameter name="PRI_HMC_CFG_ACT_TO_RDWR" value="9" />
  <parameter name="PORT_AFI_CA_WIDTH" value="1" />
  <parameter name="PHY_DDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PINS_DATA_IN_MODE_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_DM_PINLOC_7" value="0" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PORT_MEM_DM_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DM_PINLOC_8" value="0" />
  <parameter name="PLL_M_CNT_LOW" value="2" />
  <parameter name="PHY_QDR2_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_RLD3_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PHY_QDR2_DEFAULT_IO" value="true" />
  <parameter name="PORT_MEM_D_PINLOC_4" value="0" />
  <parameter name="PHY_RLD2_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_D_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
  <parameter name="PORT_MEM_D_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_7" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_6" value="0" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_WRITE_ODT_RANK" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_DEVICE_DEPTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_9" value="0" />
  <parameter name="PHY_LPDDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="MEM_RLD2_DEVICE_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
  <parameter name="MEM_DDR3_CFG_GEN_SBE" value="false" />
  <parameter name="HMC_TIDS_1" value="0" />
  <parameter name="HMC_TIDS_0" value="5511685" />
  <parameter name="PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="HMC_TIDS_2" value="0" />
  <parameter name="MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
  <parameter name="PORT_AFI_BG_WIDTH" value="1" />
  <parameter name="MEM_DDR4_SPEEDBIN_ENUM" value="DDR4_SPEEDBIN_2400" />
  <parameter name="CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_RLD3_SKEW_WITHIN_AC_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_RD_ODT_ON" value="3" />
  <parameter name="PORT_MEM_D_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PHY_DDR3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_C_PINLOC_1" value="0" />
  <parameter name="MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
  <parameter name="PORT_MEM_C_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TREFI_US" value="3.9" />
  <parameter name="PORT_MEM_C_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_C_PINLOC_4" value="0" />
  <parameter name="MEM_RLD3_TIS_AC_MV" value="150" />
  <parameter name="PHY_DDR3_CAL_ADDR1" value="8" />
  <parameter name="PHY_DDR3_CAL_ADDR0" value="0" />
  <parameter name="MEM_RLD2_TWL" value="9" />
  <parameter name="MEM_LPDDR3_TDH_DC_MV" value="100" />
  <parameter name="BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
  <parameter name="BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_POWER_SAVING_EXIT_CYC" value="3" />
  <parameter name="SEQ_SIM_CAL_CLK_DIVIDE" value="32" />
  <parameter name="MEM_LPDDR3_R_ODT0_1X1" value="off" />
  <parameter name="PHY_DDR3_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
  <parameter name="HMC_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
  <parameter name="MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
  <parameter
     name="MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
     value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
  <parameter name="PORT_DFT_NF_PA_DPRIO_REG_ADDR_WIDTH" value="9" />
  <parameter name="PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_USER_AC_ISI_NS" value="0.17" />
  <parameter name="MEM_DDR4_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_QDR2_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_QDR4_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_TFAW_NS" value="25.0" />
  <parameter name="PORT_MEM_WPS_N_PINLOC_0" value="0" />
  <parameter name="PRI_RDATA_LANE_INDEX" value="3" />
  <parameter name="PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_DQS_BURST_WIDTH" value="1" />
  <parameter name="PORT_MEM_DKB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_47" value="0" />
  <parameter name="PINS_OCT_MODE_12" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_48" value="0" />
  <parameter name="PINS_OCT_MODE_11" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_3" value="0" />
  <parameter name="PINS_OCT_MODE_10" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKB_PINLOC_5" value="0" />
  <parameter name="MEM_RLD3_QK_WIDTH" value="4" />
  <parameter name="BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="PHY_QDR4_CONFIG_ENUM" value="CONFIG_PHY_AND_SOFT_CTRL" />
  <parameter name="PORT_MEM_DKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="FAMILY_ENUM" value="FAMILY_ARRIA10" />
  <parameter name="PHY_DDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_RLD2_ADDR_WIDTH" value="21" />
  <parameter name="MEM_LPDDR3_TRP_NS" value="18.0" />
  <parameter name="MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
  <parameter name="CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_RLD3_BL" value="2" />
  <parameter name="MEM_RLD3_TIS_PS" value="85" />
  <parameter name="SEC_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="PORT_MEM_QK_WIDTH" value="1" />
  <parameter name="BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_Q_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="PINS_DB_OUT_BYPASS_11" value="0" />
  <parameter name="PINS_DB_OUT_BYPASS_12" value="0" />
  <parameter name="PRI_HMC_CFG_PCH_ALL_TO_VALID" value="9" />
  <parameter name="PHY_RLD2_PING_PONG_EN" value="false" />
  <parameter name="PINS_DB_OUT_BYPASS_10" value="0" />
  <parameter name="PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="PHY_RLD2_IO_VOLTAGE" value="1.8" />
  <parameter name="MEM_LPDDR3_TQSH_CYC" value="0.38" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_DDR3_MR3" value="0" />
  <parameter name="MEM_DDR3_MR2" value="0" />
  <parameter name="MEM_DDR3_MR1" value="0" />
  <parameter name="MEM_DDR3_MR0" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_1" value="0" />
  <parameter name="MEM_RLD3_TIH_PS" value="65" />
  <parameter name="PINS_PER_LANE" value="12" />
  <parameter name="PORT_MEM_K_N_PINLOC_0" value="0" />
  <parameter name="BOARD_DDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_K_N_PINLOC_5" value="0" />
  <parameter name="MEM_RLD2_TRL" value="8" />
  <parameter name="PORT_MEM_K_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_K_N_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR4_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter
     name="MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
     value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
  <parameter name="MEM_RLD2_TRC" value="8" />
  <parameter name="PHY_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="DIAG_DDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PRI_HMC_CFG_SB_CG_DISABLE" value="disable" />
  <parameter name="PORT_MEM_LDA_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
  <parameter name="PORT_MEM_ODT_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_BG" value="7" />
  <parameter
     name="PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="MEM_LPDDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="DIAG_RLD2_USE_TG_AVL_2" value="false" />
  <parameter name="PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_WIDTH" value="1" />
  <parameter name="MEM_QDR2_BWS_N_PER_DEVICE" value="4" />
  <parameter name="MEM_DDR3_TTL_CK_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_DIMMS" value="1" />
  <parameter name="PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
  <parameter name="DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
  <parameter name="MEM_DDR4_TDQSCKDS" value="450" />
  <parameter name="MEM_QDR2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TDQSCKDL" value="1200" />
  <parameter name="MEM_DDR4_TDQSCKDM" value="900" />
  <parameter name="BOARD_QDR4_CK_SLEW_RATE" value="4.0" />
  <parameter
     name="MEM_DDR4_DB_RTT_PARK_ENUM"
     value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
  <parameter name="PINS_RATE_10" value="0" />
  <parameter name="PINS_RATE_12" value="0" />
  <parameter name="PINS_RATE_11" value="0" />
  <parameter name="BOARD_RLD3_RCLK_SLEW_RATE" value="7.0" />
  <parameter name="PHY_QDR2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PORT_AFI_RDATA_EN_FULL_WIDTH" value="1" />
  <parameter name="DIAG_QDR4_INTERFACE_ID" value="0" />
  <parameter name="CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="SEC_HMC_CFG_PDN_PERIOD" value="0" />
  <parameter name="PHY_QDR4_CK_IO_STD_ENUM" value="unset" />
  <parameter
     name="EX_DESIGN_GUI_DDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="DIAG_SYNTH_FOR_SIM" value="false" />
  <parameter name="PORT_MEM_QK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="BOARD_LPDDR3_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_AFI_RDATA_DINV_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_QDR4_DEVICE_DEPTH" value="1" />
  <parameter name="PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_QDR2_ADDR_WIDTH" value="19" />
  <parameter name="LANES_USAGE_AUTOGEN_WCNT" value="4" />
  <parameter name="PORT_MEM_DK_N_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_RDATA_WIDTH" value="32" />
  <parameter name="DIAG_DDR3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_6" value="0.0 MHz" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_7" value="0.0 MHz" />
  <parameter name="PRI_WDATA_TILE_INDEX" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_4" value="6672 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_5" value="0.0 MHz" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_0" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_1" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_8" value="0.0 MHz" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6" value="50.0" />
  <parameter name="PORT_MEM_BWS_N_PINLOC_2" value="0" />
  <parameter name="PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="BOARD_LPDDR3_TDH_DERATING_PS" value="0" />
  <parameter name="PORT_AFI_C_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_GEAR_DOWN_EN" value="disable" />
  <parameter name="PORT_MEM_DKA_N_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5" value="50.0" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3" value="50.0" />
  <parameter name="BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_2" value="3336 ps" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0" value="50.0" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_3" value="6672 ps" />
  <parameter name="DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_0" value="3336 ps" />
  <parameter name="PLL_C_CNT_FREQ_PS_STR_1" value="1668 ps" />
  <parameter name="PORT_AFI_PAR_WIDTH" value="1" />
  <parameter name="PHY_RLD2_DEFAULT_IO" value="true" />
  <parameter name="DIAG_RLD2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_CAL_DEBUG_OUT_ADDRESS_WIDTH" value="24" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DKA_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED" value="false" />
  <parameter name="PRI_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="DIAG_QDR4_SIM_VERBOSE" value="true" />
  <parameter name="MEM_DDR3_TINIT_US" value="500" />
  <parameter name="PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR4_TRFC_DLR_CYC" value="108" />
  <parameter name="PORT_MEM_DQA_WIDTH" value="1" />
  <parameter name="PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TWR_NS" value="15.0" />
  <parameter name="PHY_DDR4_USER_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR2_CQ_WIDTH" value="1" />
  <parameter name="PORT_MEM_WE_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_WE_N_PINLOC_1" value="0" />
  <parameter
     name="DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
  <parameter name="PORT_AFI_ACT_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_HPS_EMIF_H2E_WIDTH" value="4096" />
  <parameter name="PHY_RLD3_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_ENABLE_SOFT_M20K" value="true" />
  <parameter name="PORT_MEM_QKB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKB_PINLOC_2" value="0" />
  <parameter name="MEM_LPDDR3_TWR_CYC" value="12" />
  <parameter name="PORT_MEM_QKB_PINLOC_0" value="0" />
  <parameter name="PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter
     name="CTRL_DDR4_ADDR_ORDER_ENUM"
     value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
  <parameter name="MEM_LPDDR3_DQ_PER_DQS" value="8" />
  <parameter name="PORT_MEM_QKB_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
  <parameter name="PHY_QDR4_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PLL_M_CNT_HIGH" value="2" />
  <parameter name="PORT_MEM_QKB_PINLOC_5" value="0" />
  <parameter name="PORT_AFI_RRANK_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
  <parameter name="MEM_DDR3_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
  <parameter name="CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
  <parameter name="PRI_HMC_CFG_ZQCS_TO_VALID" value="65" />
  <parameter name="MEM_DDR3_TRCD_CYC" value="14" />
  <parameter name="MEM_DDR4_READ_PREAMBLE" value="2" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
  <parameter name="PRI_HMC_CFG_WR_AP_TO_VALID" value="28" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_12" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
  <parameter name="BOARD_QDR2_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
  <parameter name="DIAG_RLD2_SIM_VERBOSE" value="true" />
  <parameter name="PORT_MEM_DQS_N_PINLOC_10" value="0" />
  <parameter name="DIAG_QDR2_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="MEM_DDR4_ALERT_N_AC_LANE" value="0" />
  <parameter name="PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_ADDRESS_MIRROR_BITVEC" value="0" />
  <parameter name="PORT_MEM_DINVA_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="PRI_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DDR3_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DDR3_CK_WIDTH" value="1" />
  <parameter name="PORT_MEM_REF_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_DDR3_TDH_DC_MV" value="100" />
  <parameter name="MEM_QDR4_ADDR_INV_ENA" value="false" />
  <parameter name="BOARD_DDR3_TDS_DERATING_PS" value="0" />
  <parameter name="DIAG_RLD3_CA_DESKEW_EN" value="false" />
  <parameter name="BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
  <parameter name="MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
  <parameter name="CTRL_DDR4_MMR_EN" value="false" />
  <parameter name="MEM_DDR4_TTL_ADDR_WIDTH" value="17" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="SEC_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="PORT_MEM_CS_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_CS_N_PINLOC_4" value="0" />
  <parameter name="MEM_DDR4_TWLH_CYC" value="0.13" />
  <parameter name="PORT_MEM_CS_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CS_N_PINLOC_0" value="51201" />
  <parameter name="PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CKE_TO_CS" value="6" />
  <parameter name="PHY_QDR2_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR4_WDATA_ISI_NS" value="0.0" />
  <parameter name="MEM_RLD3_AREF_PROTOCOL_ENUM" value="RLD3_AREF_BAC" />
  <parameter name="PORT_AFI_CAS_N_WIDTH" value="1" />
  <parameter name="PHY_QDR2_IO_VOLTAGE" value="1.5" />
  <parameter name="PHY_QDR2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="DIAG_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PHY_USERMODE_OCT" value="false" />
  <parameter name="PORT_MEM_PE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_DDR4_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="DIAG_LPDDR3_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_AP_PINLOC_0" value="0" />
  <parameter name="PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_RLD3_DEFAULT_IO" value="true" />
  <parameter name="DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="MEM_DDR3_TCL" value="14" />
  <parameter name="BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_ECC_READDATAERROR_EN" value="false" />
  <parameter name="MEM_QDR4_AVL_CHNLS" value="8" />
  <parameter name="MEM_DDR3_TRCD_NS" value="13.09" />
  <parameter name="BOARD_DDR4_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_QDR4_ADDR_WIDTH" value="21" />
  <parameter name="PHY_RLD2_AC_IO_STD_ENUM" value="unset" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter name="DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
  <parameter name="PRI_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="BOARD_QDR2_RCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR4_TFAW_DLR_CYC" value="16" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_HMC_HRC" value="auto" />
  <parameter name="MEM_DDR3_W_ODT0_1X1" value="on" />
  <parameter name="DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PRI_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter
     name="EX_DESIGN_GUI_DDR3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
  <parameter name="BOARD_QDR4_RCLK_ISI_NS" value="0.0" />
  <parameter name="SEC_HMC_CFG_MPS_EXIT_CS_TO_CKE" value="5" />
  <parameter name="PHY_REF_CLK_FREQ_MHZ" value="300.0" />
  <parameter name="PLL_SIM_PHYCLK_FB_FREQ_PS" value="3360" />
  <parameter name="PHY_QDR2_CK_MODE_ENUM" value="unset" />
  <parameter name="PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="PORT_MEM_PAR_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="DIAG_RLD3_INTERFACE_ID" value="0" />
  <parameter name="DIAG_LPDDR3_SIM_VERBOSE" value="true" />
  <parameter name="BOARD_RLD3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_DDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_QKB_WIDTH" value="1" />
  <parameter name="PHY_RLD2_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="SYS_INFO_DEVICE" value="10AX066K3F40E2SG" />
  <parameter name="PHY_RLD3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TDQSCKDS" value="450" />
  <parameter name="MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
  <parameter name="BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="MEM_DDR3_TDQSCKDM" value="900" />
  <parameter name="PORT_AFI_RAS_N_WIDTH" value="1" />
  <parameter name="MEM_DDR3_TDQSCKDL" value="1200" />
  <parameter name="CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_10" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_11" value="0" />
  <parameter name="PINS_AC_HMC_DATA_OVERRIDE_ENA_12" value="0" />
  <parameter name="DIAG_RLD3_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_DDR3_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="SEC_HMC_CFG_RD_ODT_PERIOD" value="7" />
  <parameter name="SEC_HMC_CFG_WR_TO_PCH" value="19" />
  <parameter name="BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
  <parameter name="PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
  <parameter name="PORT_MEM_QKA_WIDTH" value="1" />
  <parameter name="MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
  <parameter name="PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
  <parameter name="MEM_RLD3_DEVICE_DEPTH" value="1" />
  <parameter name="EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
  <parameter name="BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="PORT_CAL_DEBUG_OUT_BYTEEN_WIDTH" value="4" />
  <parameter name="CTRL_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_RDATA_ISI_NS" value="0.075" />
  <parameter name="PRI_HMC_CFG_MPR_TO_VALID" value="16" />
  <parameter name="PORT_MEM_DINVB_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_WE_N_WIDTH" value="1" />
  <parameter name="PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQA_PINLOC_20" value="0" />
  <parameter name="MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_19" value="0" />
  <parameter name="DIAG_QDR4_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
  <parameter name="MEM_QDR2_BWS_EN" value="true" />
  <parameter name="MEM_DDR3_TQSH_CYC" value="0.4" />
  <parameter name="BOARD_DDR3_TIH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_DDR4_W_ODT0_2X2" value="on,off" />
  <parameter name="MEM_RLD3_TQKQ_MAX_PS" value="75" />
  <parameter name="DIAG_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_DDR4_RCD_CA_IBT_ENUM" value="DDR4_RCD_CA_IBT_100" />
  <parameter name="MEM_DDR4_TTL_BANK_ADDR_WIDTH" value="2" />
  <parameter name="PHY_RLD2_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_QDR4_DINV_WIDTH" value="4" />
  <parameter name="PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="IO_STD_CMOS_12" />
  <parameter name="MEM_LPDDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="PHY_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="DIAG_BYPASS_USER_STAGE" value="true" />
  <parameter name="BOARD_LPDDR3_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_QKA_N_WIDTH" value="1" />
  <parameter name="PHY_DDR3_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PRI_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PORT_MEM_CQ_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_0" value="0" />
  <parameter name="DIAG_ABSTRACT_PHY_RLAT" value="18" />
  <parameter name="SHORT_QSYS_INTERFACE_NAMES" value="true" />
  <parameter name="PLL_M_CNT_BYPASS_EN" value="false" />
  <parameter name="SEC_WDATA_LANE_INDEX" value="3" />
  <parameter name="MEM_LPDDR3_CK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_MEM_CLK_DISABLE_ENTRY_CYC" value="15" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QKA_N_PINLOC_3" value="0" />
  <parameter name="DIAG_RLD3_SIM_CAL_MODE_ENUM" value="SIM_CAL_MODE_SKIP" />
  <parameter name="CTRL_DDR4_ECC_READDATAERROR_EN" value="false" />
  <parameter name="MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_DDR4_TREFI_US" value="7.8" />
  <parameter name="SEC_HMC_CFG_16_ACT_TO_ACT" value="0" />
  <parameter name="PRI_HMC_CFG_DQSTRK_TO_VALID" value="4" />
  <parameter name="PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
  <parameter name="MEM_DDR4_CFG_GEN_SBE" value="false" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_RLD2_DM_EN" value="true" />
  <parameter name="BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
  <parameter name="DIAG_QDR2_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
  <parameter name="PORT_MEM_ODT_PINLOC_3" value="0" />
  <parameter name="PORT_AFI_BA_WIDTH" value="1" />
  <parameter name="PORT_MEM_ODT_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_0" value="53249" />
  <parameter name="PORT_MEM_ODT_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_ODT_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_PAR_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT1" value="," />
  <parameter name="PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT0" value="," />
  <parameter name="DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_DDR3_R_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_R_DERIVED_ODT2" value="," />
  <parameter name="PORT_MEM_CA_WIDTH" value="1" />
  <parameter name="PORT_CTRL_ECC_WRITE_INFO_WIDTH" value="15" />
  <parameter name="PHY_LPDDR3_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PORT_MEM_CS_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
  <parameter name="CTRL_DDR4_USER_PRIORITY_EN" value="false" />
  <parameter name="MEM_DDR4_USE_DEFAULT_ODT" value="true" />
  <parameter name="MEM_DDR4_RTT_WR_ENUM" value="DDR4_RTT_WR_ODT_DISABLED" />
  <parameter name="BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="MEM_DDR3_R_DERIVED_ODTN" value="," />
  <parameter name="MEM_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter
     name="EX_DESIGN_GUI_RLD2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_DFT_NF_PLL_NUM_SHIFT_WIDTH" value="3" />
  <parameter name="BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_RESET_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN" value="false" />
  <parameter name="DIAG_LPDDR3_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT0" value="(Drive) RZQ/7 (34 Ohm),-,-,-" />
  <parameter name="DIAG_QDR2_BYPASS_USER_STAGE" value="true" />
  <parameter name="MEM_QDR4_TWL_CYC" value="5" />
  <parameter name="PHY_DDR4_AC_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="PORT_MEM_DINVB_PINLOC_AUTOGEN_WCNT" value="3" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_R_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="PHY_CK_CALIBRATED_OCT" value="true" />
  <parameter name="MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
  <parameter name="SEC_HMC_CFG_OPEN_PAGE_EN" value="enable" />
  <parameter name="CTRL_USER_PRIORITY_EN" value="false" />
  <parameter name="PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ0" value="15" />
  <parameter name="DIAG_QDR4_BYPASS_USER_STAGE" value="true" />
  <parameter name="PHY_QDR4_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_DDR4_IDEAL_VREF_IN_PCT" value="68.0" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ3" value="61440" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ2" value="3840" />
  <parameter name="PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="PRI_HMC_CFG_RLD3_REFRESH_SEQ1" value="240" />
  <parameter name="PHY_PING_PONG_EN" value="false" />
  <parameter name="DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="MEM_QDR4_DEVICE_WIDTH" value="1" />
  <parameter name="PORT_MEM_A_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_16" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_15" value="0" />
  <parameter name="PHY_QDR4_RZQ_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_DQA_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_46" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
  <parameter name="MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
  <parameter name="DIAG_EXPORT_PLL_LOCKED" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_47" value="0" />
  <parameter name="PRI_HMC_CFG_ADDR_ORDER" value="chip_row_bank_col" />
  <parameter name="PORT_MEM_DQA_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_12" value="0" />
  <parameter name="PORT_MEM_A_PINLOC_11" value="0" />
  <parameter name="MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
  <parameter name="PORT_MEM_CS_N_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_TDQSCKDL" value="614" />
  <parameter name="BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TDQSCKDM" value="511" />
  <parameter name="MEM_LPDDR3_TDQSCKDS" value="220" />
  <parameter name="MEM_DDR4_R_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter
     name="DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="BOARD_DDR4_SKEW_WITHIN_DQS_NS" value="0.02" />
  <parameter name="DIAG_QDR4_INFI_TG2_ERR_TEST" value="false" />
  <parameter name="PORT_AFI_PE_N_WIDTH" value="1" />
  <parameter name="MEM_RLD2_QK_WIDTH" value="1" />
  <parameter name="DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_DQA_PINLOC_30" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_31" value="0" />
  <parameter
     name="MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
     value="QDR4_OUTPUT_DRIVE_25_PCT" />
  <parameter name="EX_DESIGN_GUI_RLD3_PREV_PRESET" value="TARGET_DEV_KIT_NONE" />
  <parameter name="PORT_MEM_DQA_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_21" value="0" />
  <parameter name="MEM_DDR3_TRAS_NS" value="33.0" />
  <parameter name="PORT_MEM_DQA_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_25" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_26" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_DQSTRK_DISABLE" value="disable" />
  <parameter name="PORT_MEM_DQA_PINLOC_29" value="0" />
  <parameter name="CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PHY_LPDDR3_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_EXT_DOCS" value="false" />
  <parameter name="DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PORT_MEM_DQA_PINLOC_41" value="0" />
  <parameter name="MEM_DDR4_TTL_RM_WIDTH" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_42" value="0" />
  <parameter name="MEM_LPDDR3_DRV_STR" value="LPDDR3_DRV_STR_40D_40U" />
  <parameter name="PORT_MEM_DQA_PINLOC_40" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_32" value="0" />
  <parameter name="MEM_QDR4_BL" value="2" />
  <parameter name="PORT_MEM_DKA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DKA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_36" value="0" />
  <parameter name="PORT_MEM_DQA_PINLOC_37" value="0" />
  <parameter name="PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
  <parameter name="SEC_RDATA_TILE_INDEX" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="MEM_DDR4_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_RLD2_TDH_NS" value="0.17" />
  <parameter name="DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="MEM_DDR3_ADDR_WIDTH" value="1" />
  <parameter name="MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
  <parameter name="MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_RLD3_DEVICE_WIDTH" value="1" />
  <parameter name="PORT_CTRL_AMM_BCOUNT_WIDTH" value="7" />
  <parameter name="MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
  <parameter name="MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
  <parameter name="MEM_DDR3_DLL_EN" value="true" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
  <parameter name="PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="SEC_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="SEC_HMC_CFG_4_ACT_TO_ACT" value="17" />
  <parameter name="DIAG_EXPORT_VJI" value="false" />
  <parameter name="DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
  <parameter name="PLL_VCO_FREQ_PS_STR" value="834 ps" />
  <parameter name="PHY_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PHY_QDR2_PING_PONG_EN" value="false" />
  <parameter name="DIAG_EXPOSE_DFT_SIGNALS" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
  <parameter name="MEM_DDR4_TREFI_CYC" value="9360" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
  <parameter name="BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
  <parameter name="DIAG_QDR2_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_RLD2_TQKH_HCYC" value="0.9" />
  <parameter name="MEM_DDR3_TTL_DQ_WIDTH" value="72" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="MEM_TTL_DATA_WIDTH" value="64" />
  <parameter name="PORT_MEM_RPS_N_PINLOC_0" value="0" />
  <parameter name="BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter
     name="MEM_DDR4_VREFDQ_TRAINING_RANGE"
     value="DDR4_VREFDQ_TRAINING_RANGE_1" />
  <parameter name="MEM_LPDDR3_TIH_PS" value="100" />
  <parameter name="PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="DIAG_QDR4_USE_TG_AVL_2" value="false" />
  <parameter name="MEM_DDR3_TTL_ODT_WIDTH" value="1" />
  <parameter name="MEM_DDR4_DQS_WIDTH" value="8" />
  <parameter name="PRI_HMC_CFG_WR_ODT_ON" value="0" />
  <parameter name="PORT_MEM_WE_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR4_DQ_PER_DQS" value="8" />
  <parameter name="PRI_HMC_CFG_SHORT_DQSTRK_CTRL_EN" value="disable" />
  <parameter name="MEM_LPDDR3_TIS_PS" value="75" />
  <parameter name="DIAG_SOFT_NIOS_MODE" value="SOFT_NIOS_MODE_DISABLED" />
  <parameter name="PINS_GPIO_MODE_11" value="0" />
  <parameter name="MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
  <parameter name="PINS_GPIO_MODE_10" value="0" />
  <parameter name="PINS_GPIO_MODE_12" value="0" />
  <parameter name="PHY_DDR4_USER_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_RLD3_CONFIG_ENUM" value="CONFIG_PHY_ONLY" />
  <parameter name="BOARD_QDR2_SKEW_WITHIN_Q_NS" value="0.0" />
  <parameter name="PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
  <parameter name="SEC_HMC_CFG_DQSTRK_TO_VALID_LAST" value="26" />
  <parameter name="PORT_MEM_DK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PLL_FBCLK_MUX_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="PRI_HMC_CFG_ACT_TO_PCH" value="20" />
  <parameter name="PLL_FBCLK_MUX_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="MEM_DDR4_TRRD_L_CYC" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODTN" value="Rank 0,-,-,-" />
  <parameter name="PORT_MEM_LBK0_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT2" value="-,-,-,-" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT3" value="-,-,-,-" />
  <parameter name="MEM_DDR4_TRTP_CYC" value="9" />
  <parameter
     name="PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
     value="IO_STD_LVDS_NO_OCT" />
  <parameter name="DIAG_DDR4_CAL_ADDR0" value="0" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT0" value="(Nominal) RZQ/4 (60 Ohm),-,-,-" />
  <parameter name="DIAG_DDR4_CAL_ADDR1" value="8" />
  <parameter name="MEM_DDR4_W_DERIVED_ODT1" value="-,-,-,-" />
  <parameter name="BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR4_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
  <parameter name="UNUSED_DQS_BUSES_LANELOC_AUTOGEN_WCNT" value="11" />
  <parameter name="PORT_MEM_D_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_12" value="0" />
  <parameter name="PHY_DDR4_DEFAULT_IO" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_11" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_16" value="0" />
  <parameter name="MEM_DDR4_ALERT_N_AC_PIN" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_15" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_D_PINLOC_19" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_18" value="0" />
  <parameter name="PORT_CTRL_ECC_CMD_INFO_WIDTH" value="3" />
  <parameter name="EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
  <parameter name="PORT_MEM_QK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_4" value="0" />
  <parameter name="PREAMBLE_MODE" value="preamble_one_cycle" />
  <parameter name="PORT_MEM_QK_PINLOC_5" value="0" />
  <parameter name="CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_20" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_QK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_23" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_21" value="0" />
  <parameter name="BOARD_LPDDR3_TIH_DERATING_PS" value="0" />
  <parameter name="DIAG_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_28" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_25" value="0" />
  <parameter name="BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
  <parameter name="PHY_DDR4_USER_PING_PONG_EN" value="false" />
  <parameter name="CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_USER_RCLK_ISI_NS" value="0.17" />
  <parameter name="CTRL_DDR3_REORDER_EN" value="true" />
  <parameter name="BOARD_DDR4_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="CTRL_DDR3_SELF_REFRESH_EN" value="false" />
  <parameter name="BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
  <parameter name="DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="MEM_DDR4_TINIT_US" value="500" />
  <parameter name="MEM_DDR4_TRP_CYC" value="18" />
  <parameter name="SEC_HMC_CFG_COL_CMD_SLOT" value="2" />
  <parameter name="DIAG_QDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR4_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
  <parameter name="PORT_MEM_BA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_BA_PINLOC_1" value="0" />
  <parameter name="BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_BA_PINLOC_0" value="86066178" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="" />
  <parameter name="PRI_HMC_CFG_PDN_TO_VALID" value="5" />
  <parameter name="MEM_DDR3_CFG_GEN_DBE" value="false" />
  <parameter name="DIAG_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="BOARD_DDR4_RDATA_SLEW_RATE" value="4.0" />
  <parameter name="MEM_DDR3_NUM_OF_LOGICAL_RANKS" value="1" />
  <parameter name="EX_DESIGN_GUI_QDR2_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="PORT_CTRL_USER_REFRESH_REQ_WIDTH" value="4" />
  <parameter name="DIAG_RLD3_CA_LEVEL_EN" value="false" />
  <parameter
     name="EX_DESIGN_GUI_RLD3_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="BOARD_DDR4_TIH_DERATING_PS" value="0" />
  <parameter name="PHY_DDR3_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="MEM_LPDDR3_TMRW_CK_CYC" value="10" />
  <parameter name="BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PHY_DDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR4_IDEAL_VREF_OUT_PCT" value="68.0" />
  <parameter name="MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
  <parameter name="PRI_HMC_CFG_ARF_TO_VALID" value="211" />
  <parameter name="PHY_QDR4_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_QK_N_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED" value="true" />
  <parameter name="PHY_DDR4_USER_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="EX_DESIGN_GUI_TARGET_DEV_KIT" value="TARGET_DEV_KIT_NONE" />
  <parameter name="MEM_DDR3_ODT_WIDTH" value="1" />
  <parameter name="PINS_OCT_MODE_2" value="1040187392" />
  <parameter name="PORT_MEM_DINVB_PINLOC_1" value="0" />
  <parameter name="PLL_C_CNT_HIGH_0" value="2" />
  <parameter name="PINS_OCT_MODE_3" value="1073479615" />
  <parameter name="PORT_MEM_DINVB_PINLOC_0" value="0" />
  <parameter name="PLL_C_CNT_HIGH_1" value="1" />
  <parameter name="PINS_OCT_MODE_0" value="1056960510" />
  <parameter name="PLL_C_CNT_HIGH_2" value="2" />
  <parameter name="PINS_OCT_MODE_1" value="262079" />
  <parameter name="SEC_HMC_CFG_RB_RESERVED_ENTRY" value="8" />
  <parameter name="PLL_C_CNT_HIGH_3" value="4" />
  <parameter name="MEM_QDR2_TWL_CYC" value="1" />
  <parameter name="PLL_C_CNT_HIGH_8" value="256" />
  <parameter name="PINS_OCT_MODE_8" value="0" />
  <parameter name="PINS_OCT_MODE_9" value="0" />
  <parameter name="PINS_OCT_MODE_6" value="0" />
  <parameter name="PLL_C_CNT_HIGH_4" value="4" />
  <parameter name="PINS_OCT_MODE_7" value="0" />
  <parameter name="PLL_C_CNT_HIGH_5" value="256" />
  <parameter name="PINS_OCT_MODE_4" value="4094" />
  <parameter name="PLL_C_CNT_HIGH_6" value="256" />
  <parameter name="PINS_OCT_MODE_5" value="0" />
  <parameter name="PLL_C_CNT_HIGH_7" value="256" />
  <parameter name="CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
  <parameter name="PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
  <parameter name="BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="MEM_LPDDR3_TINIT_US" value="500" />
  <parameter name="PORT_MEM_DINVB_PINLOC_2" value="0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
  <parameter name="MEM_DDR4_W_ODTN_1X1" value="Rank 0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
  <parameter name="CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
  <parameter name="DIAG_DDR4_USE_TG_AVL_2" value="false" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
  <parameter name="PHY_QDR2_DATA_IO_STD_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
  <parameter name="DIAG_DDR4_ABSTRACT_PHY" value="false" />
  <parameter name="MEM_DDR3_CTRL_CFG_READ_ODT_RANK" value="0" />
  <parameter name="MEM_DATA_MASK_EN" value="true" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT0" value="," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT1" value="," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT2" value="," />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODT3" value="," />
  <parameter name="PORT_MEM_AINV_PINLOC_0" value="0" />
  <parameter name="PORT_AFI_WE_N_WIDTH" value="1" />
  <parameter name="PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
  <parameter
     name="DIAG_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT" value="false" />
  <parameter name="PHY_RLD2_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="LANE_TIDS_1" value="168067584" />
  <parameter name="LANE_TIDS_0" value="403177984" />
  <parameter name="MEM_LPDDR3_R_DERIVED_ODTN" value="," />
  <parameter name="LANE_TIDS_3" value="9746" />
  <parameter name="LANE_TIDS_2" value="35717208" />
  <parameter name="LANE_TIDS_5" value="0" />
  <parameter name="LANE_TIDS_4" value="0" />
  <parameter name="LANE_TIDS_7" value="0" />
  <parameter name="LANE_TIDS_6" value="0" />
  <parameter name="LANE_TIDS_9" value="0" />
  <parameter name="LANE_TIDS_8" value="0" />
  <parameter name="BOARD_DDR4_USER_RDATA_ISI_NS" value="0.12" />
  <parameter name="MEM_LPDDR3_CTRL_CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_QDR4_DK_WIDTH" value="4" />
  <parameter name="PORT_MEM_QKA_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PORT_MEM_QK_N_PINLOC_2" value="0" />
  <parameter name="PINS_WDB_AUTOGEN_WCNT" value="39" />
  <parameter name="PORT_MEM_QK_N_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_QK_N_PINLOC_5" value="0" />
  <parameter name="MEM_QDR2_TCQH_NS" value="0.71" />
  <parameter name="PINS_DB_OUT_BYPASS_AUTOGEN_WCNT" value="13" />
  <parameter name="PORT_MEM_QK_N_PINLOC_0" value="0" />
  <parameter name="SEC_HMC_CFG_ACT_TO_ACT_DIFF_BG" value="4" />
  <parameter name="PORT_MEM_QK_N_PINLOC_1" value="0" />
  <parameter name="BOARD_DDR4_WDATA_ISI_NS" value="0.09" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD_DIFF_CHIP" value="5" />
  <parameter name="PORT_MEM_CKE_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_LPDDR3_TRAS_NS" value="42.5" />
  <parameter name="PHY_RLD3_AC_IO_STD_ENUM" value="unset" />
  <parameter name="PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
  <parameter name="MEM_DDR3_CKE_PER_DIMM" value="1" />
  <parameter name="PORT_MEM_DQB_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_7" value="0" />
  <parameter name="MEM_DDR4_R_ODT1_2X2" value="off,off" />
  <parameter name="PORT_MEM_DQB_PINLOC_8" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_9" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_DQB_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_W_ODT0_1X1" value="on" />
  <parameter name="PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter
     name="DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
  <parameter name="MEM_DDR4_CK_WIDTH" value="1" />
  <parameter name="SEC_HMC_CFG_SRF_AUTOEXIT_EN" value="disable" />
  <parameter name="PORT_CTRL_AMM_ADDRESS_WIDTH" value="26" />
  <parameter name="MEM_RLD3_SPEEDBIN_ENUM" value="RLD3_SPEEDBIN_093E" />
  <parameter name="MEM_DDR4_TRFC_NS" value="350.0" />
  <parameter name="MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
  <parameter name="MEM_QDR4_TRL_CYC" value="8" />
  <parameter name="PORT_MEM_CA_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_6" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_3" value="0" />
  <parameter name="MEM_QDR4_CR0" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_9" value="0" />
  <parameter name="MEM_QDR4_CR1" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_8" value="0" />
  <parameter name="MEM_QDR4_CR2" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_7" value="0" />
  <parameter name="SEC_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="MEM_DDR4_WRITE_DBI" value="false" />
  <parameter name="PHY_DDR4_CK_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="MEM_DDR3_TTL_CKE_WIDTH" value="1" />
  <parameter name="MEM_RLD3_DQ_PER_DEVICE" value="36" />
  <parameter name="DIAG_EXTRA_CONFIGS" value="" />
  <parameter name="PORT_MEM_AINV_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="MEM_LPDDR3_ADDR_WIDTH" value="10" />
  <parameter name="PORT_MEM_WPS_N_WIDTH" value="1" />
  <parameter name="BOARD_LPDDR3_RDATA_SLEW_RATE" value="2.0" />
  <parameter name="DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PRI_HMC_CFG_WB_RESERVED_ENTRY" value="8" />
  <parameter name="MEM_DDR4_SPD_139_DB_REV" value="0" />
  <parameter name="MEM_DDR4_LRDIMM_EXTENDED_CONFIG" value="" />
  <parameter name="SEC_AC_TILE_INDEX" value="1" />
  <parameter name="SEC_HMC_CFG_PCH_ALL_TO_VALID" value="9" />
  <parameter name="MEM_LPDDR3_TINIT_CK" value="499" />
  <parameter name="PORT_MEM_CK_PINLOC_5" value="0" />
  <parameter name="MEM_DDR4_SELF_RFSH_ABORT" value="false" />
  <parameter name="MEM_LPDDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
  <parameter name="MEM_DDR4_CAL_MODE" value="0" />
  <parameter name="MEM_DDR3_TRFC_CYC" value="171" />
  <parameter name="SEC_HMC_CFG_PCH_TO_VALID" value="9" />
  <parameter name="BOARD_QDR4_RDATA_SLEW_RATE" value="2.5" />
  <parameter name="PORT_MEM_CK_PINLOC_0" value="57345" />
  <parameter name="PORT_MEM_CK_PINLOC_3" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_CK_PINLOC_1" value="0" />
  <parameter name="PHY_RLD3_CK_IO_STD_ENUM" value="unset" />
  <parameter name="PORT_MEM_CK_PINLOC_2" value="0" />
  <parameter name="PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="MEM_DDR4_WTCL" value="14" />
  <parameter name="MEM_RLD3_DEPTH_EXPANDED" value="false" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR4" value="264192" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR5" value="5152" />
  <parameter name="PRI_HMC_CFG_SB_DDR4_MR3" value="197120" />
  <parameter
     name="PHY_DDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
  <parameter
     name="PHY_QDR2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_QDR4_CK_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TTL_RM_WIDTH" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
  <parameter name="PRI_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="MEM_LPDDR3_TRAS_CYC" value="34" />
  <parameter name="PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
  <parameter name="USER_CLK_RATIO" value="4" />
  <parameter name="PORT_MEM_DQA_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="MEM_DDR4_DB_RTT_NOM_ENUM" value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
  <parameter name="CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_DDR3_W_ODTN_4X4" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="IS_ED_SLAVE" value="false" />
  <parameter name="MEM_DDR3_W_ODTN_4X2" value="Rank 0,Rank 1,Rank 2,Rank 3" />
  <parameter name="PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
  <parameter name="DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="PRI_HMC_CFG_RD_AP_TO_VALID" value="14" />
  <parameter name="PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
  <parameter name="MEM_RLD3_CS_WIDTH" value="1" />
  <parameter name="MEM_DDR3_CTRL_CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="PHY_LPDDR3_STARTING_VREFIN" value="70.0" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
  <parameter name="HMC_TIDS_AUTOGEN_WCNT" value="3" />
  <parameter name="PORT_MEM_AP_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_REF_DELAY" value="0" />
  <parameter name="MEM_LPDDR3_CKE_WIDTH" value="1" />
  <parameter name="MEM_LPDDR3_MR11" value="0" />
  <parameter name="PORT_MEM_ALERT_N_PINLOC_AUTOGEN_WCNT" value="2" />
  <parameter name="MEM_DDR3_DM_EN" value="true" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter
     name="MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
     value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
  <parameter name="DIAG_QDR4_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PHY_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PHY_DDR4_STARTING_VREFIN" value="68.0" />
  <parameter name="PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="PORT_MEM_CK_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="MEM_QDR2_TCQDOH_NS" value="-0.09" />
  <parameter name="PHY_DDR4_AC_IO_STD_ENUM" value="IO_STD_SSTL_12" />
  <parameter name="PLL_SIM_CAL_SLAVE_CLK_FREQ_PS" value="6720" />
  <parameter name="PORT_CTRL_AST_RD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_WRITE_CRC" value="false" />
  <parameter name="MEM_DDR3_TTL_DQS_WIDTH" value="8" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
  <parameter name="CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
  <parameter name="DIAG_QDR2_TG_DATA_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_25" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_24" value="0" />
  <parameter name="MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_27" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_26" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_29" value="0" />
  <parameter name="CTRL_RLD3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_28" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_20" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_23" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_22" value="0" />
  <parameter name="PORT_MEM_PE_N_WIDTH" value="1" />
  <parameter name="PHY_QDR4_DEFAULT_IO" value="true" />
  <parameter name="MEM_DDR3_TDS_AC_MV" value="135" />
  <parameter name="MEM_DDR3_W_DERIVED_ODTN" value="," />
  <parameter name="PRI_HMC_CFG_WR_TO_RD_DIFF_BG" value="15" />
  <parameter name="MEM_DDR3_R_ODTN_1X1" value="Rank 0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_36" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_35" value="0" />
  <parameter name="MEM_RLD2_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_38" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_37" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_32" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_31" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_34" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_33" value="0" />
  <parameter name="PINS_INVERT_WR_12" value="0" />
  <parameter name="PINS_INVERT_WR_11" value="0" />
  <parameter name="BOARD_LPDDR3_WDATA_ISI_NS" value="0.0" />
  <parameter
     name="DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
     value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
  <parameter name="PINS_INVERT_WR_10" value="0" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT0" value="," />
  <parameter name="PLL_M_CNT_IN_SRC" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="MEM_DDR4_TQH_CYC" value="0.38" />
  <parameter name="MEM_DDR3_W_DERIVED_ODT3" value="," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT1" value="," />
  <parameter name="MEM_DDR3_W_DERIVED_ODT2" value="," />
  <parameter name="SEC_HMC_CFG_WR_TO_WR" value="3" />
  <parameter name="BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
  <parameter name="CTRL_DDR3_ECC_EN" value="false" />
  <parameter name="MEM_DDR4_DB_RTT_WR_ENUM" value="DDR4_DB_RTT_WR_RZQ_3" />
  <parameter name="MEM_QDR4_DQ_WIDTH" value="72" />
  <parameter name="BOARD_DDR3_WDATA_SLEW_RATE" value="2.0" />
  <parameter name="BOARD_RLD3_TIS_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_14" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_13" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_16" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_15" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_18" value="0" />
  <parameter name="MEM_DDR3_TWR_NS" value="15.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_17" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_19" value="0" />
  <parameter name="MEM_LPDDR3_TFAW_CYC" value="40" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_10" value="0" />
  <parameter name="DIAG_USE_ABSTRACT_PHY" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_12" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_11" value="0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_4" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_3" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_2" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_1" value="0.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_8" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_7" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_6" value="1200.0" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_5" value="1200.0" />
  <parameter name="SEC_HMC_CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="DIAG_RS232_UART_BAUDRATE" value="57600" />
  <parameter name="PINS_USAGE_2" value="1055887359" />
  <parameter name="MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
  <parameter name="PINS_USAGE_1" value="763101119" />
  <parameter name="MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
  <parameter name="PINS_USAGE_0" value="1056960511" />
  <parameter name="PORT_CTRL_AST_WR_DATA_WIDTH" value="1" />
  <parameter name="PINS_USAGE_6" value="0" />
  <parameter name="PINS_USAGE_5" value="0" />
  <parameter name="PINS_USAGE_4" value="4094" />
  <parameter name="PINS_USAGE_3" value="1073479615" />
  <parameter name="PINS_USAGE_9" value="0" />
  <parameter name="PINS_USAGE_8" value="0" />
  <parameter name="PINS_USAGE_7" value="0" />
  <parameter name="MEM_DDR4_TTL_DQS_WIDTH" value="8" />
  <parameter name="DIAG_ABSTRACT_PHY_WLAT" value="7" />
  <parameter name="MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
  <parameter name="PORT_MEM_AINV_WIDTH" value="1" />
  <parameter name="LANE_TIDS_AUTOGEN_WCNT" value="10" />
  <parameter name="PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_0" value="0.0" />
  <parameter
     name="PHY_RLD2_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_DDR4_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="EX_DESIGN_GUI_GEN_SIM" value="true" />
  <parameter
     name="EX_DESIGN_GUI_QDR2_SEL_DESIGN"
     value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
  <parameter name="PORT_MEM_DOFF_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
  <parameter name="PORT_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="MEM_LPDDR3_TRCD_NS" value="18.0" />
  <parameter name="EX_DESIGN_GUI_DDR4_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM" value="RLD3_OUTPUT_DRIVE_40" />
  <parameter name="DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN" value="true" />
  <parameter name="PORT_MEM_PE_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_PE_N_PINLOC_0" value="0" />
  <parameter name="PRI_HMC_CFG_ARF_PERIOD" value="4681" />
  <parameter name="MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
  <parameter name="MEM_LPDDR3_DQ_WIDTH" value="32" />
  <parameter name="PLL_N_CNT_LOW" value="256" />
  <parameter name="PORT_MEM_RWB_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
  <parameter name="SEC_HMC_CFG_RFSH_WARN_THRESHOLD" value="4" />
  <parameter name="PORT_MEM_DK_PINLOC_5" value="0" />
  <parameter name="PHY_QDR4_CK_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_DK_PINLOC_4" value="0" />
  <parameter name="MEM_QDR4_TASH_PS" value="170" />
  <parameter name="PORT_HPS_EMIF_H2E_GP_WIDTH" value="2" />
  <parameter name="MEM_RLD3_TCKQK_MAX_PS" value="135" />
  <parameter name="PORT_MEM_DK_PINLOC_3" value="0" />
  <parameter name="DIAG_QDR2_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PORT_MEM_DK_PINLOC_2" value="0" />
  <parameter name="PORT_MEM_DK_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_LBK1_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DK_PINLOC_0" value="0" />
  <parameter name="CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS" value="false" />
  <parameter name="EX_DESIGN_GUI_RLD3_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_TTL_NUM_OF_READ_GROUPS" value="8" />
  <parameter name="SEC_HMC_CFG_SRF_ZQCAL_DISABLE" value="disable" />
  <parameter name="MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
  <parameter name="PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM" value="unset" />
  <parameter name="PINS_WDB_9" value="918777270" />
  <parameter name="EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
  <parameter name="PINS_WDB_7" value="153387017" />
  <parameter name="PINS_WDB_8" value="316342856" />
  <parameter name="PINS_WDB_5" value="136581193" />
  <parameter name="DIAG_BYPASS_STRESS_STAGE" value="true" />
  <parameter name="PINS_WDB_6" value="153391689" />
  <parameter name="PINS_WDB_3" value="918777270" />
  <parameter name="PINS_WDB_4" value="148598162" />
  <parameter name="PINS_WDB_1" value="910912566" />
  <parameter name="PINS_WDB_2" value="316345782" />
  <parameter name="PINS_WDB_0" value="920202678" />
  <parameter name="PLL_PHY_CLK_VCO_PHASE" value="1" />
  <parameter name="PORT_MEM_DQS_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="BOARD_LPDDR3_CK_SLEW_RATE" value="4.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_90" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_92" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_91" value="0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="MEM_DDR3_TTL_NUM_OF_PHYSICAL_RANKS" value="1" />
  <parameter name="MEM_QDR2_TRL_CYC" value="2.5" />
  <parameter name="MEM_DDR4_WRITE_PREAMBLE" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_83" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_82" value="0" />
  <parameter name="MEM_LPDDR3_DM_WIDTH" value="1" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_85" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_84" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_87" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_86" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_89" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_88" value="0" />
  <parameter
     name="PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PORT_MEM_DQB_PINLOC_AUTOGEN_WCNT" value="49" />
  <parameter name="CTRL_QDR4_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter
     name="PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
     value="CORE_CLKS_SHARING_DISABLED" />
  <parameter name="PHY_RLD3_CK_MODE_ENUM" value="unset" />
  <parameter name="DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
  <parameter name="BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_AFI_RW_N_WIDTH" value="1" />
  <parameter name="BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED" value="false" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_94" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_93" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_96" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_95" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_98" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_97" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_99" value="0" />
  <parameter name="PRI_HMC_CFG_ZQCL_TO_VALID" value="257" />
  <parameter name="PORT_MEM_Q_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_WR_TO_RD" value="17" />
  <parameter name="PORT_MEM_Q_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_39" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_70" value="0" />
  <parameter name="MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
  <parameter name="DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_69" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_68" value="0" />
  <parameter name="MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
  <parameter name="BOARD_DDR3_TDH_DERATING_PS" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_61" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_60" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_63" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_40" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_62" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_41" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_65" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_42" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_64" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_43" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_67" value="0" />
  <parameter name="PORT_MEM_LBK1_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_44" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_66" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_24" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_25" value="0" />
  <parameter name="CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
  <parameter name="PORT_MEM_Q_PINLOC_26" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_27" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_28" value="0" />
  <parameter name="DIAG_RLD2_INTERFACE_ID" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_29" value="0" />
  <parameter name="BOARD_DDR4_RCLK_ISI_NS" value="0.15" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_81" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_80" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_79" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_72" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_71" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_74" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_73" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_30" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_76" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_31" value="0" />
  <parameter name="BOARD_DDR3_AC_ISI_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_75" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_32" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_78" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_33" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_77" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_14" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_15" value="0" />
  <parameter name="SEC_HMC_CFG_REORDER_RDATA" value="enable" />
  <parameter name="PORT_MEM_Q_PINLOC_16" value="0" />
  <parameter name="BOARD_QDR2_WDATA_ISI_NS" value="0.0" />
  <parameter name="DIAG_DDR3_CA_LEVEL_EN" value="false" />
  <parameter name="PORT_MEM_Q_PINLOC_17" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_18" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_19" value="0" />
  <parameter name="MEM_DDR4_W_ODT1_2X2" value="off,on" />
  <parameter name="MEM_DDR4_TRFC_CYC" value="420" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_47" value="0" />
  <parameter name="PORT_DFT_NF_IOAUX_PIO_IN_WIDTH" value="8" />
  <parameter name="BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_LPDDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_46" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_49" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_48" value="0" />
  <parameter name="PORT_AFI_ALERT_N_WIDTH" value="1" />
  <parameter name="PINS_INVERT_OE_AUTOGEN_WCNT" value="13" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_41" value="0" />
  <parameter name="DIAG_RLD2_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_40" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_20" value="0" />
  <parameter name="BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_21" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_22" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_44" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_23" value="0" />
  <parameter name="CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_0" value="84993" />
  <parameter name="MEM_DDR4_CS_WIDTH" value="1" />
  <parameter name="DBC_WB_RESERVED_ENTRY" value="8" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_58" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_57" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_59" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_5" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_4" value="0" />
  <parameter name="PORT_MEM_BG_PINLOC_3" value="0" />
  <parameter name="PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="PORT_MEM_BG_PINLOC_2" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_50" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_52" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_51" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_54" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_53" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_10" value="0" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_56" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_11" value="0" />
  <parameter name="MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
  <parameter name="UNUSED_MEM_PINS_PINLOC_55" value="0" />
  <parameter name="PORT_MEM_Q_PINLOC_12" value="0" />
  <parameter name="PLL_SIM_CAL_MASTER_CLK_FREQ_PS" value="6720" />
  <parameter name="MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
  <parameter name="BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED" value="true" />
  <parameter name="PORT_MEM_CQ_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_C_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="PHY_DDR3_AUTO_STARTING_VREFIN_EN" value="true" />
  <parameter name="IS_VID" value="false" />
  <parameter name="PORT_MEM_DM_PINLOC_AUTOGEN_WCNT" value="13" />
  <parameter name="MEM_WRITE_LATENCY" value="14" />
  <parameter name="PORT_MEM_DQS_WIDTH" value="8" />
  <parameter name="BOARD_QDR4_AC_ISI_NS" value="0.0" />
  <parameter name="DIAG_EFFICIENCY_MONITOR" value="EFFMON_MODE_DISABLED" />
  <parameter name="PORT_MEM_CK_N_PINLOC_2" value="0" />
  <parameter name="BOARD_DDR3_TIS_DERATING_PS" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_3" value="0" />
  <parameter name="PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
  <parameter name="DIAG_RLD3_ABSTRACT_PHY" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_0" value="58369" />
  <parameter name="DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
  <parameter name="PORT_MEM_CK_N_PINLOC_1" value="0" />
  <parameter name="PORT_MEM_CK_N_PINLOC_4" value="0" />
  <parameter name="MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
  <parameter name="PORT_MEM_CK_N_PINLOC_5" value="0" />
  <parameter name="BOARD_RLD3_WDATA_ISI_NS" value="0.0" />
  <parameter name="PORT_MEM_CA_PINLOC_16" value="0" />
  <parameter name="DIAG_ENABLE_JTAG_UART" value="false" />
  <parameter name="SEC_HMC_CFG_MEM_IF_COLADDR_WIDTH" value="col_width_10" />
  <parameter name="PORT_CLKS_SHARING_SLAVE_OUT_WIDTH" value="32" />
  <parameter name="PLL_SIM_VCO_FREQ_PS" value="840" />
  <parameter name="CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="MEM_RLD2_TAS_NS" value="0.3" />
  <parameter name="MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
  <parameter name="DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS" value="false" />
  <parameter name="MEM_QDR2_DEVICE_WIDTH" value="1" />
  <parameter name="DIAG_DDR4_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="PHY_LPDDR3_DEFAULT_IO" value="true" />
  <parameter name="MEM_RLD2_DQ_PER_DEVICE" value="9" />
  <parameter name="MEM_DDR3_TIH_DC_MV" value="100" />
  <parameter name="MEM_DDR3_TQH_CYC" value="0.38" />
  <parameter name="SEC_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="PHY_LPDDR3_CONFIG_ENUM" value="CONFIG_PHY_AND_HARD_CTRL" />
  <parameter name="BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="PORT_MEM_DK_WIDTH" value="1" />
  <parameter name="PRI_HMC_CFG_RD_TO_WR_DIFF_CHIP" value="7" />
  <parameter name="MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
  <parameter name="BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_0" value="50" />
  <parameter name="PHY_DDR4_CK_MODE_ENUM" value="OUT_OCT_40_CAL" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_5" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_6" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_7" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_8" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_1" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_2" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_3" value="50" />
  <parameter name="PLL_C_CNT_DUTY_CYCLE_4" value="50" />
  <parameter name="MEM_RLD2_TAH_NS" value="0.3" />
  <parameter name="MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
  <parameter name="BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
  <parameter name="BOARD_QDR4_WCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_DDR4_TTL_CKE_WIDTH" value="1" />
  <parameter name="PORT_MEM_CFG_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PORT_MEM_RWA_N_PINLOC_0" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_31" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_30" value="0" />
  <parameter name="DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
  <parameter name="DIAG_RLD3_BYPASS_DEFAULT_PATTERN" value="false" />
  <parameter name="PORT_MEM_D_PINLOC_35" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_34" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_33" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_32" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_39" value="0" />
  <parameter name="PORT_MEM_DM_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_38" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_37" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_36" value="0" />
  <parameter name="SEC_HMC_CFG_MPS_ZQCAL_DISABLE" value="disable" />
  <parameter name="PRI_HMC_CFG_ACT_TO_ACT_DIFF_BANK" value="4" />
  <parameter name="PORT_AFI_LD_N_WIDTH" value="1" />
  <parameter name="MEM_DDR4_CS_PER_DIMM" value="1" />
  <parameter name="DQS_PACK_MODE" value="packed" />
  <parameter name="PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
  <parameter name="PRI_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_AFI_WPS_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_D_PINLOC_42" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_41" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_40" value="0" />
  <parameter name="MEM_DDR4_TIS_PS" value="60" />
  <parameter name="PORT_MEM_D_PINLOC_46" value="0" />
  <parameter name="MEM_DDR4_TIH_PS" value="95" />
  <parameter name="PORT_MEM_D_PINLOC_45" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_44" value="0" />
  <parameter name="MEM_DDR3_TRP_NS" value="13.09" />
  <parameter name="PORT_MEM_D_PINLOC_43" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_48" value="0" />
  <parameter name="PORT_MEM_D_PINLOC_47" value="0" />
  <parameter name="ABPHY_WRITE_PROTOCOL" value="0" />
  <parameter name="CTRL_QDR2_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="MEM_DDR4_TFAW_NS" value="30.0" />
  <parameter name="MEM_DDR3_TDQSS_CYC" value="0.27" />
  <parameter name="PORT_MEM_K_N_PINLOC_AUTOGEN_WCNT" value="6" />
  <parameter name="SEC_HMC_CFG_RLD3_MULTIBANK_MODE" value="singlebank" />
  <parameter name="SEC_HMC_CFG_PING_PONG_MODE" value="pingpong_off" />
  <parameter name="PORT_MEM_LBK0_N_PINLOC_AUTOGEN_WCNT" value="1" />
  <parameter name="PLL_SIM_PHYCLK_1_FREQ_PS" value="3360" />
  <parameter name="MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
  <parameter name="MEM_RLD3_DQ_PER_WR_GROUP" value="18" />
  <parameter name="DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_AFI_DOFF_N_WIDTH" value="1" />
  <parameter name="DIAG_ECLIPSE_DEBUG" value="false" />
  <parameter name="MEM_QDR2_BL" value="4" />
  <parameter name="DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
  <parameter name="PORT_MEM_BWS_N_WIDTH" value="1" />
  <parameter name="MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
  <parameter name="HMC_CTRL_DIMM_TYPE" value="component" />
  <parameter name="MEM_DDR3_TWTR_CYC" value="8" />
  <parameter name="BOARD_RLD3_CK_SLEW_RATE" value="4.0" />
  <parameter name="SEC_HMC_CFG_STARVE_LIMIT" value="10" />
  <parameter name="MEM_TTL_NUM_OF_WRITE_GROUPS" value="8" />
  <parameter name="DIAG_QDR4_TG_BE_PATTERN_LENGTH" value="8" />
  <parameter name="PHY_DDR3_IO_VOLTAGE" value="1.5" />
  <parameter name="PRI_HMC_CFG_RD_TO_PCH" value="5" />
  <parameter name="MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
  <parameter name="MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
  <parameter name="BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
  <parameter name="BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
  <parameter name="MEM_QDR4_TCKDK_MIN_PS" value="-150" />
  <parameter
     name="PHY_USER_PERIODIC_OCT_RECAL_ENUM"
     value="PERIODIC_OCT_RECAL_AUTO" />
  <parameter name="PRI_HMC_CFG_REORDER_DATA" value="enable" />
  <parameter name="PORT_MEM_DKA_WIDTH" value="1" />
  <parameter name="CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS" value="0" />
  <parameter name="PORT_CTRL_AST_CMD_DATA_WIDTH" value="1" />
  <parameter name="MEM_DDR4_TDQSCK_PS" value="165" />
  <parameter name="PORT_MEM_D_WIDTH" value="1" />
  <parameter name="PORT_CAL_MASTER_ADDRESS_WIDTH" value="16" />
  <parameter name="MEM_DDR3_TRTP_CYC" value="8" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DIAG_RLD3_BYPASS_REPEAT_STAGE" value="true" />
  <parameter name="DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
  <parameter name="PORT_AFI_WRANK_WIDTH" value="1" />
  <parameter name="PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="SLEW_RATE_FAST" />
  <parameter name="MEM_DDR3_TREFI_CYC" value="8320" />
  <parameter name="BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
  <parameter name="OCT_CONTROL_WIDTH" value="16" />
  <parameter name="DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
  <parameter name="DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
  <parameter name="PORT_MEM_CA_PINLOC_11" value="0" />
  <parameter name="PHY_RLD2_AC_MODE_ENUM" value="unset" />
  <parameter name="PORT_MEM_CA_PINLOC_10" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_13" value="0" />
  <parameter name="PORT_MEM_CA_PINLOC_12" value="0" />
  <parameter name="BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
  <parameter name="PORT_MEM_CA_PINLOC_15" value="0" />
  <parameter name="PRI_HMC_CFG_MEM_IF_BGADDR_WIDTH" value="bg_width_1" />
  <parameter name="PORT_MEM_CA_PINLOC_14" value="0" />
  <parameter name="SWAP_DQS_A_B" value="false" />
  <parameter name="PORT_MEM_RWA_N_WIDTH" value="1" />
  <parameter name="PORT_MEM_DQ_WIDTH" value="64" />
  <parameter name="PINS_GPIO_MODE_AUTOGEN_WCNT" value="13" />
  <parameter name="SEC_HMC_CFG_PERIOD_DQSTRK_INTERVAL" value="512" />
  <parameter name="DQS_BUS_MODE_ENUM" value="DQS_BUS_MODE_X8_X9" />
  <parameter name="PHY_RLD2_USER_PING_PONG_EN" value="false" />
  <parameter name="PORT_MEM_DOFF_N_PINLOC_0" value="0" />
  <parameter name="CTRL_DDR3_AVL_PROTOCOL_ENUM" value="CTRL_AVL_PROTOCOL_MM" />
  <parameter name="PRI_WDATA_LANE_INDEX" value="3" />
  <parameter name="BOARD_RLD3_TDH_DERATING_PS" value="0" />
  <parameter name="MEM_DDR3_TDQSQ_PS" value="75" />
  <parameter name="MEM_DDR4_TWTR_S_CYC" value="4" />
  <parameter name="EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
  <parameter name="PLL_BW_CTRL" value="pll_bw_res_setting2" />
  <parameter name="DIAG_DDR3_TG_BE_PATTERN_LENGTH" value="8" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_top.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_io_aux.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_encrypted_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_nf5es_encrypted_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_cal_counter.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_oct.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_utils.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_parameters.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_pin_map.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_io_timing.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_timing.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_timing_core.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_sim.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_sim.txt"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_synth.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_synth.txt"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_cal.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_readme.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_top.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_io_aux.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_encrypted_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/twentynm_io_12_lane_nf5es_encrypted_abphy.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_cal_counter.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_oct.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_ip_parameters.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_utils.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_parameters.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_pin_map.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_io_timing.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_timing.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_report_timing_core.tcl"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_sim.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_sim.txt"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_synth.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_params_synth.txt"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_seq_cal.hex"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_arch_nf_181/synth/ddr4_qsys_altera_emif_arch_nf_181_shtwzja_readme.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_arch_nf/altera_emif_arch_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ddr4_qsys_altera_emif_181_yfx3roi" as="arch" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_arch_nf_181_shtwzja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_emif_cal_slave_nf"
   version="18.1"
   name="ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq">
  <parameter
     name="SOFT_RAM_HEXFILE"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="AUTO_DEVICE" value="10AX066K3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ENABLE_JTAG_UART" value="false" />
  <parameter name="ENABLE_SOFT_RAM" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_cal_slave_nf_181/synth/ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_emif_cal_slave_nf_181/synth/ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/emif/ip_cal_slave/ip_core_nf/altera_emif_cal_slave_nf_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ddr4_qsys_altera_emif_181_yfx3roi"
     as="cal_slave_component" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy --dir=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen//ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_mm_bridge_181/synth/ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_mm_bridge_181/synth/ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"
     as="ioaux_master_bridge" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_REVE_SILICON 0 IS_SDM_LITE 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 1 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_CLOCK_REGION 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_SUPPORTS_VID_CALC 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DSPF_ROUTING_MODELS 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_U2B2_TIMING_MODELS 1 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter
     name="autoInitializationFileName"
     value="altera_emif_cal_slave_nf_ioaux_soft_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter
     name="initializationFileName"
     value="../../emif/ip_arch_nf/src/seq_cal_soft_m20k.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="true" />
  <parameter name="deviceFamily" value="Arria 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16383" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_onchip_memory2_181/synth/ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_onchip_memory2_181/synth/seq_cal_soft_m20k.hex"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_onchip_memory2_181/synth/ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_avalon_onchip_memory2_181/synth/seq_cal_soft_m20k.hex"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"
     as="ioaux_soft_ram" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy"</message>
   <message level="Info" culprit="ioaux_soft_ram">Starting RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
   <message level="Info" culprit="ioaux_soft_ram">  Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy --dir=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen//ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ioaux_soft_ram">Done RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="18.1"
   name="ddr4_qsys_altera_mm_interconnect_181_p7jgxoq">
  <parameter name="AUTO_DEVICE" value="10AX066K3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ioaux_master_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {ioaux_master_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {ioaux_soft_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ioaux_soft_ram_s1_translator} {SYNC_RESET} {0};add_instance {ioaux_master_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ioaux_master_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ioaux_master_bridge_m0_translator.avalon_universal_master_0} {ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {maximumAdditionalLatency} {0};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {clockCrossingAdapter} {AUTO};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {insertDefaultSlave} {FALSE};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {interconnectResetSource} {DEFAULT};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {enableEccProtection} {FALSE};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {interconnectType} {STANDARD};set_connection_parameter_value {ioaux_master_bridge_m0_translator.avalon_universal_master_0/ioaux_soft_ram_s1_translator.avalon_universal_slave_0} {syncResets} {FALSE};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_master_bridge_m0_translator.reset} {reset};add_connection {ioaux_master_bridge_reset_reset_bridge.out_reset} {ioaux_soft_ram_s1_translator.reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_m0_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_soft_ram_s1_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {ioaux_master_bridge_reset_reset_bridge.clk} {clock};add_interface {ioaux_master_bridge_m0} {avalon} {slave};set_interface_property {ioaux_master_bridge_m0} {EXPORT_OF} {ioaux_master_bridge_m0_translator.avalon_anti_master_0};add_interface {ioaux_soft_ram_s1} {avalon} {master};set_interface_property {ioaux_soft_ram_s1} {EXPORT_OF} {ioaux_soft_ram_s1_translator.avalon_anti_slave_0};add_interface {ioaux_master_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ioaux_master_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {ioaux_master_bridge_reset_reset_bridge.in_reset};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ioaux_master_bridge.m0} {0};set_module_assignment {interconnect_id.ioaux_soft_ram.s1} {0};" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_mm_interconnect_181/synth/ddr4_qsys_altera_mm_interconnect_181_p7jgxoq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_mm_interconnect_181/synth/ddr4_qsys_altera_mm_interconnect_181_p7jgxoq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"</message>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_reset_controller_181/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"
     as="rst_controller" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="18.1"
   name="ddr4_qsys_altera_merlin_master_translator_181_mhudjri">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_merlin_master_translator_181/synth/ddr4_qsys_altera_merlin_master_translator_181_mhudjri.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_merlin_master_translator_181/synth/ddr4_qsys_altera_merlin_master_translator_181_mhudjri.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"
     as="ioaux_master_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a">
  <generatedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_merlin_slave_translator_181/synth/ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys/altera_merlin_slave_translator_181/synth/ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/software/quartus/qts18.1pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"
     as="ioaux_soft_ram_s1_translator" />
  <messages>
   <message level="Info" culprit="ddr4_qsys">"Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"</message>
  </messages>
 </entity>
</deploy>
